Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 03:14:26 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.407        0.000                      0                 1559        0.024        0.000                      0                 1559       48.750        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              72.407        0.000                      0                 1555        0.024        0.000                      0                 1555       48.750        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.112        0.000                      0                    4        0.698        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       72.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.407ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.166ns  (logic 4.773ns (17.570%)  route 22.393ns (82.430%))
  Logic Levels:           23  (LUT3=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.775    16.578    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.328    16.906 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.375    17.281    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.405 r  sm/D_registers_q[7][9]_i_16/O
                         net (fo=4, routed)           0.601    18.007    sm/D_registers_q[7][9]_i_16_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.118    18.125 r  sm/D_registers_q[7][9]_i_10/O
                         net (fo=4, routed)           0.844    18.968    sm/D_registers_q[7][9]_i_10_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.326    19.294 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.276    19.570    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    19.694 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.587    20.281    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.302    20.707    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.831 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.754    21.585    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.709 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.470    22.179    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.303 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.859    23.162    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.286 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.707    23.994    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.118 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.406    24.524    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.648 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.713    25.361    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.485 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.460    25.946    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.070 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          2.641    28.710    sm/M_alum_out[0]
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.152    28.862 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.477    30.339    sm/D_states_q[3]_i_20_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.332    30.671 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.117    31.788    sm/D_states_q[2]_i_2_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.150    31.938 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.383    32.321    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X50Y70         FDSE (Setup_fdse_C_D)       -0.252   104.727    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.727    
                         arrival time                         -32.321    
  -------------------------------------------------------------------
                         slack                                 72.407    

Slack (MET) :             72.798ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.011ns  (logic 4.747ns (17.574%)  route 22.264ns (82.426%))
  Logic Levels:           23  (LUT3=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.775    16.578    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.328    16.906 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.375    17.281    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.405 r  sm/D_registers_q[7][9]_i_16/O
                         net (fo=4, routed)           0.601    18.007    sm/D_registers_q[7][9]_i_16_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.118    18.125 r  sm/D_registers_q[7][9]_i_10/O
                         net (fo=4, routed)           0.844    18.968    sm/D_registers_q[7][9]_i_10_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.326    19.294 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.276    19.570    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    19.694 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.587    20.281    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.302    20.707    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.831 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.754    21.585    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.709 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.470    22.179    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.303 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.859    23.162    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.286 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.707    23.994    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.118 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.406    24.524    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.648 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.713    25.361    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.485 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.460    25.946    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.070 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          2.641    28.710    sm/M_alum_out[0]
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.152    28.862 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.477    30.339    sm/D_states_q[3]_i_20_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.332    30.671 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.759    31.430    sm/D_states_q[2]_i_2_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    31.554 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.612    32.166    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X50Y70         FDSE (Setup_fdse_C_D)       -0.016   104.963    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.963    
                         arrival time                         -32.166    
  -------------------------------------------------------------------
                         slack                                 72.798    

Slack (MET) :             73.148ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.758ns  (logic 4.747ns (17.741%)  route 22.011ns (82.259%))
  Logic Levels:           23  (LUT3=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.775    16.578    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.328    16.906 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.375    17.281    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.405 r  sm/D_registers_q[7][9]_i_16/O
                         net (fo=4, routed)           0.601    18.007    sm/D_registers_q[7][9]_i_16_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.118    18.125 r  sm/D_registers_q[7][9]_i_10/O
                         net (fo=4, routed)           0.844    18.968    sm/D_registers_q[7][9]_i_10_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.326    19.294 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.276    19.570    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    19.694 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.587    20.281    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.302    20.707    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.831 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.754    21.585    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.709 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.470    22.179    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.303 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.859    23.162    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.286 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.707    23.994    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.118 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.406    24.524    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.648 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.713    25.361    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.485 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.460    25.946    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.070 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          2.641    28.710    sm/M_alum_out[0]
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.152    28.862 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.477    30.339    sm/D_states_q[3]_i_20_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.332    30.671 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.117    31.788    sm/D_states_q[2]_i_2_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    31.912 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.912    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X50Y70         FDSE (Setup_fdse_C_D)        0.081   105.060    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.060    
                         arrival time                         -31.912    
  -------------------------------------------------------------------
                         slack                                 73.148    

Slack (MET) :             73.699ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.203ns  (logic 4.747ns (18.116%)  route 21.456ns (81.883%))
  Logic Levels:           23  (LUT3=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.775    16.578    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.328    16.906 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.375    17.281    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.405 r  sm/D_registers_q[7][9]_i_16/O
                         net (fo=4, routed)           0.601    18.007    sm/D_registers_q[7][9]_i_16_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.118    18.125 r  sm/D_registers_q[7][9]_i_10/O
                         net (fo=4, routed)           0.844    18.968    sm/D_registers_q[7][9]_i_10_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.326    19.294 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.276    19.570    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    19.694 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.587    20.281    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.302    20.707    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.831 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.754    21.585    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.709 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.470    22.179    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.303 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.859    23.162    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.286 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.707    23.994    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.118 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.406    24.524    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.648 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.713    25.361    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.485 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.460    25.946    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.070 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          2.641    28.710    sm/M_alum_out[0]
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.152    28.862 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.477    30.339    sm/D_states_q[3]_i_20_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.332    30.671 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.562    31.233    sm/D_states_q[2]_i_2_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    31.357 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    31.357    sm/D_states_d__0[2]
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X50Y70         FDSE (Setup_fdse_C_D)        0.077   105.056    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -31.357    
  -------------------------------------------------------------------
                         slack                                 73.699    

Slack (MET) :             74.261ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.358ns  (logic 4.636ns (18.282%)  route 20.722ns (81.718%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.348    16.151    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.328    16.479 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.453    16.933    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.057 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.591    17.648    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.772 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.430    18.202    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.309    18.635    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.759 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    19.334    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.458 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.418    19.876    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.000 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.761    20.761    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124    20.885 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.475    21.360    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.117    21.477 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.686    22.163    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.374    22.537 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.576    23.114    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.326    23.440 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.681    24.121    sm/M_alum_out[23]
    SLICE_X47Y46         LUT5 (Prop_lut5_I2_O)        0.124    24.245 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           1.337    25.581    sm/D_states_q[7]_i_46_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.124    25.705 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.661    26.366    sm/D_states_q[7]_i_36_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.490 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.690    28.180    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.304 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640    28.944    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.068 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.444    30.512    sm/accel_edge_n_0
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.430   104.834    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.179   105.014    
                         clock uncertainty           -0.035   104.978    
    SLICE_X51Y71         FDSE (Setup_fdse_C_CE)      -0.205   104.773    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -30.512    
  -------------------------------------------------------------------
                         slack                                 74.261    

Slack (MET) :             74.261ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.358ns  (logic 4.636ns (18.282%)  route 20.722ns (81.718%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.348    16.151    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.328    16.479 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.453    16.933    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.057 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.591    17.648    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.772 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.430    18.202    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.309    18.635    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.759 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    19.334    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.458 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.418    19.876    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.000 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.761    20.761    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124    20.885 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.475    21.360    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.117    21.477 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.686    22.163    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.374    22.537 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.576    23.114    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.326    23.440 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.681    24.121    sm/M_alum_out[23]
    SLICE_X47Y46         LUT5 (Prop_lut5_I2_O)        0.124    24.245 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           1.337    25.581    sm/D_states_q[7]_i_46_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.124    25.705 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.661    26.366    sm/D_states_q[7]_i_36_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.490 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.690    28.180    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.304 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640    28.944    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.068 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.444    30.512    sm/accel_edge_n_0
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.430   104.834    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.179   105.014    
                         clock uncertainty           -0.035   104.978    
    SLICE_X51Y71         FDSE (Setup_fdse_C_CE)      -0.205   104.773    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        104.773    
                         arrival time                         -30.512    
  -------------------------------------------------------------------
                         slack                                 74.261    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.337ns  (logic 4.636ns (18.297%)  route 20.701ns (81.703%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.348    16.151    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.328    16.479 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.453    16.933    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.057 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.591    17.648    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.772 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.430    18.202    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.309    18.635    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.759 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    19.334    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.458 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.418    19.876    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.000 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.761    20.761    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124    20.885 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.475    21.360    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.117    21.477 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.686    22.163    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.374    22.537 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.576    23.114    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.326    23.440 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.681    24.121    sm/M_alum_out[23]
    SLICE_X47Y46         LUT5 (Prop_lut5_I2_O)        0.124    24.245 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           1.337    25.581    sm/D_states_q[7]_i_46_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.124    25.705 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.661    26.366    sm/D_states_q[7]_i_36_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.490 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.690    28.180    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.304 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640    28.944    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.068 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.423    30.491    sm/accel_edge_n_0
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.774    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -30.491    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.337ns  (logic 4.636ns (18.297%)  route 20.701ns (81.703%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.348    16.151    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.328    16.479 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.453    16.933    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.057 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.591    17.648    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.772 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.430    18.202    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.309    18.635    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.759 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    19.334    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.458 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.418    19.876    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.000 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.761    20.761    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124    20.885 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.475    21.360    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.117    21.477 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.686    22.163    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.374    22.537 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.576    23.114    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.326    23.440 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.681    24.121    sm/M_alum_out[23]
    SLICE_X47Y46         LUT5 (Prop_lut5_I2_O)        0.124    24.245 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           1.337    25.581    sm/D_states_q[7]_i_46_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.124    25.705 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.661    26.366    sm/D_states_q[7]_i_36_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.490 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.690    28.180    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.304 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640    28.944    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.068 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.423    30.491    sm/accel_edge_n_0
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.774    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -30.491    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.337ns  (logic 4.636ns (18.297%)  route 20.701ns (81.703%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.348    16.151    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.328    16.479 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.453    16.933    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.057 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.591    17.648    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.772 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.430    18.202    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.309    18.635    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.759 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    19.334    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.458 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.418    19.876    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.000 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.761    20.761    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.124    20.885 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.475    21.360    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.117    21.477 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.686    22.163    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.374    22.537 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.576    23.114    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.326    23.440 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.681    24.121    sm/M_alum_out[23]
    SLICE_X47Y46         LUT5 (Prop_lut5_I2_O)        0.124    24.245 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           1.337    25.581    sm/D_states_q[7]_i_46_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.124    25.705 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.661    26.366    sm/D_states_q[7]_i_36_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.490 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.690    28.180    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.304 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640    28.944    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.068 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.423    30.491    sm/accel_edge_n_0
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.774    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -30.491    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.399ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 4.741ns (18.588%)  route 20.764ns (81.412%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=16 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.618     9.229    sm/M_display_reading
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.544     9.897    sm/ram_reg_i_155_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.118    10.015 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.505    10.520    sm/ram_reg_i_133_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.846 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.000    10.846    sm/ram_reg_i_106_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    11.055 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          1.374    12.428    L_reg/M_sm_ra1[2]
    SLICE_X41Y53         MUXF7 (Prop_muxf7_S_O)       0.449    12.877 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.604    15.482    sm/M_alum_a[1]
    SLICE_X56Y45         LUT5 (Prop_lut5_I2_O)        0.321    15.803 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.775    16.578    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.328    16.906 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.375    17.281    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.405 r  sm/D_registers_q[7][9]_i_16/O
                         net (fo=4, routed)           0.601    18.007    sm/D_registers_q[7][9]_i_16_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.118    18.125 r  sm/D_registers_q[7][9]_i_10/O
                         net (fo=4, routed)           0.844    18.968    sm/D_registers_q[7][9]_i_10_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.326    19.294 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.276    19.570    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    19.694 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.587    20.281    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.302    20.707    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.831 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.754    21.585    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.709 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.470    22.179    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.303 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.859    23.162    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.286 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.707    23.994    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.118 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.406    24.524    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.648 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.713    25.361    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.485 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.460    25.946    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.070 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          2.642    28.711    sm/M_alum_out[0]
    SLICE_X51Y69         LUT3 (Prop_lut3_I0_O)        0.152    28.863 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           0.445    29.308    sm/D_states_q[3]_i_10_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.326    29.634 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.902    30.536    sm/D_states_q[3]_i_2_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    30.660 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.660    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.179   105.015    
                         clock uncertainty           -0.035   104.979    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.079   105.058    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -30.660    
  -------------------------------------------------------------------
                         slack                                 74.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.220%)  route 0.311ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.311     1.945    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.817     2.006    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X46Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.816    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.220%)  route 0.311ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.311     1.945    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.817     2.006    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X46Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.816    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y54   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y45   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y45   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y48   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y51   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y48   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y48   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.112ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.766ns (11.863%)  route 5.691ns (88.137%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         3.115     8.763    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X47Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          2.078    10.965    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.089 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.498    11.587    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.432   104.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.700    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.700    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 93.112    

Slack (MET) :             93.112ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.766ns (11.863%)  route 5.691ns (88.137%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         3.115     8.763    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X47Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          2.078    10.965    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.089 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.498    11.587    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.432   104.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.700    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.700    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 93.112    

Slack (MET) :             93.112ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.766ns (11.863%)  route 5.691ns (88.137%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         3.115     8.763    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X47Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          2.078    10.965    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.089 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.498    11.587    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.432   104.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.700    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.700    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 93.112    

Slack (MET) :             93.112ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.766ns (11.863%)  route 5.691ns (88.137%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X50Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         3.115     8.763    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X47Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          2.078    10.965    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.089 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.498    11.587    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.432   104.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.700    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.700    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 93.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.819%)  route 0.428ns (67.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.240     1.903    sm/D_states_q_reg[3]_rep__1_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.948 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.188     2.137    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X57Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.819%)  route 0.428ns (67.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.240     1.903    sm/D_states_q_reg[3]_rep__1_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.948 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.188     2.137    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X57Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.819%)  route 0.428ns (67.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.240     1.903    sm/D_states_q_reg[3]_rep__1_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.948 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.188     2.137    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X57Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.819%)  route 0.428ns (67.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.240     1.903    sm/D_states_q_reg[3]_rep__1_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.948 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.188     2.137    fifo_reset_cond/AS[0]
    SLICE_X57Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.823     2.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X57Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.698    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.952ns  (logic 11.200ns (31.151%)  route 24.753ns (68.849%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.596    32.062    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    32.186 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.664    32.850    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.974 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.247    34.221    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.152    34.373 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.971    37.344    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.105 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.105    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.756ns  (logic 11.196ns (31.312%)  route 24.560ns (68.688%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    32.065    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.189 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.659    32.848    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.972 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.051    34.023    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.152    34.175 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.977    37.152    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.909 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.909    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.689ns  (logic 10.966ns (30.728%)  route 24.723ns (69.272%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    32.065    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.189 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.661    32.850    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.974 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.205    34.179    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.124    34.303 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.983    37.286    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.842 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.842    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.615ns  (logic 11.191ns (31.424%)  route 24.423ns (68.576%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    32.065    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.189 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.661    32.850    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.974 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.205    34.179    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.154    34.333 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.683    37.017    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.767 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.767    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.503ns  (logic 10.962ns (30.875%)  route 24.541ns (69.125%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.596    32.062    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    32.186 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.664    32.850    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.974 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.247    34.221    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124    34.345 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.760    37.105    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.656 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.656    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.479ns  (logic 10.964ns (30.904%)  route 24.515ns (69.096%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    32.065    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.189 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.661    32.850    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.974 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.200    34.174    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I1_O)        0.124    34.298 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.780    37.078    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.631 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.631    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.321ns  (logic 10.955ns (31.016%)  route 24.366ns (68.984%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.682     7.254    L_reg/M_sm_timer[7]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.299     7.553 f  L_reg/L_301f68a4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.818     8.371    L_reg/L_301f68a4_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.495 r  L_reg/L_301f68a4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.362     9.857    L_reg/L_301f68a4_remainder0_carry__1_i_7__1_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.981 r  L_reg/L_301f68a4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.937    10.919    L_reg/L_301f68a4_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.118    11.037 r  L_reg/L_301f68a4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.710    11.747    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.345 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.345    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.462 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.785 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    13.713    L_reg/L_301f68a4_remainder0_3[9]
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.306    14.019 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.034    15.053    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.007    16.184    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.308 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.679    16.986    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.138 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.017    18.155    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.354    18.509 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.963    19.473    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.332    19.805 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646    20.451    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.958 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.958    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.072 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.072    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.294 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.265    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.299    22.564 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.863    23.427    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.551 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.999    24.549    L_reg/i__carry_i_14__1_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.673 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.820    25.494    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.618 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.868    26.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.588    27.198    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.150    27.348 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.488 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.021 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.021    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.138 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.255 r  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.255    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.474 f  timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    30.475    timerseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.295    30.770 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.466 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    32.065    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.189 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.659    32.848    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.124    32.972 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.051    34.023    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124    34.147 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.782    36.929    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.473 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.473    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.918ns  (logic 12.239ns (35.049%)  route 22.680ns (64.951%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=16, routed)          1.617     7.224    L_reg/M_sm_pbc[6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.152     7.376 r  L_reg/L_301f68a4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.644     8.020    L_reg/L_301f68a4_remainder0_carry_i_27__0_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.332     8.352 f  L_reg/L_301f68a4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.888     9.241    L_reg/L_301f68a4_remainder0_carry_i_13__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.152     9.393 f  L_reg/L_301f68a4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.990    10.383    L_reg/L_301f68a4_remainder0_carry_i_19__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.354    10.737 r  L_reg/L_301f68a4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.144    11.881    L_reg/L_301f68a4_remainder0_carry_i_10__0_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_301f68a4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.207    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.063 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.356    14.420    L_reg/L_301f68a4_remainder0_1[5]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.306    14.726 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.984    15.710    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.412    16.245    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.118    16.363 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.853    17.216    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.354    17.570 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.887    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.352    18.809 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.099    19.908    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.606    20.840    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.347 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.347    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.461    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.795 f  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.772    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.303    23.075 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.361    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.485 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.137    24.622    L_reg/i__carry_i_14__0_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.152    24.774 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.176    24.950    L_reg/i__carry_i_25__1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.326    25.276 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.902    26.178    L_reg/i__carry_i_14__0_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    26.302 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    27.126    L_reg/i__carry_i_13__1_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I1_O)        0.152    27.278 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.980    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.326    28.306 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.306    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.856 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.856    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.970 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.970    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.084 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.084    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.306 f  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.126    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.336    31.459    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.583 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.822    32.405    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124    32.529 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.731    33.260    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I2_O)        0.150    33.410 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.911    36.321    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.748    40.068 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.068    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.831ns  (logic 11.361ns (32.618%)  route 23.470ns (67.382%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.446     7.053    L_reg/M_sm_pac[10]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.152     7.205 r  L_reg/L_301f68a4_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.753     7.958    L_reg/L_301f68a4_remainder0_carry_i_21_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.348     8.306 r  L_reg/L_301f68a4_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.337     9.644    L_reg/L_301f68a4_remainder0_carry__0_i_9_n_0
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.152     9.796 f  L_reg/L_301f68a4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.085    L_reg/L_301f68a4_remainder0_carry_i_15_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.348    10.433 r  L_reg/L_301f68a4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.095    11.529    L_reg/L_301f68a4_remainder0_carry_i_8_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.154    11.683 r  L_reg/L_301f68a4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.684    12.366    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.954 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.954    aseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.267 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.846    14.113    L_reg/L_301f68a4_remainder0[7]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.306    14.419 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.877    15.296    L_reg/i__carry__1_i_10_n_0
    SLICE_X46Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.790    16.211    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.335 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.115    17.449    L_reg/i__carry_i_16__0_n_0
    SLICE_X46Y38         LUT3 (Prop_lut3_I0_O)        0.152    17.601 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.300    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y38         LUT3 (Prop_lut3_I1_O)        0.374    18.674 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.872    19.546    L_reg/i__carry_i_11_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.328    19.874 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    20.341    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.848 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.848    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.962    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.275 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.237    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2[3]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.306    22.543 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.977    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.101 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.592    23.693    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.817 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.094    24.910    L_reg/i__carry_i_13_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.124    25.034 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.944    25.979    L_reg/i__carry_i_18_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124    26.103 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    26.941    L_reg/i__carry_i_13_n_0
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.152    27.093 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.489    27.582    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.326    27.908 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.908    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.441 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.441    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.558 r  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.558    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.777 f  aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.636    aseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.295    29.931 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.344    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.136    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124    31.260 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.801    32.061    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124    32.185 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.872    33.057    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124    33.181 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.234    36.414    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.983 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.983    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.786ns  (logic 12.202ns (35.076%)  route 22.585ns (64.924%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=16, routed)          1.617     7.224    L_reg/M_sm_pbc[6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.152     7.376 r  L_reg/L_301f68a4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.644     8.020    L_reg/L_301f68a4_remainder0_carry_i_27__0_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.332     8.352 f  L_reg/L_301f68a4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.888     9.241    L_reg/L_301f68a4_remainder0_carry_i_13__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.152     9.393 f  L_reg/L_301f68a4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.990    10.383    L_reg/L_301f68a4_remainder0_carry_i_19__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.354    10.737 r  L_reg/L_301f68a4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.144    11.881    L_reg/L_301f68a4_remainder0_carry_i_10__0_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_301f68a4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.207    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.063 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.356    14.420    L_reg/L_301f68a4_remainder0_1[5]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.306    14.726 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.984    15.710    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.412    16.245    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.118    16.363 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.853    17.216    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.354    17.570 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.887    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.352    18.809 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.099    19.908    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.606    20.840    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.347 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.347    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.461    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.795 f  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.772    L_reg/L_301f68a4_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.303    23.075 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.361    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.485 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.137    24.622    L_reg/i__carry_i_14__0_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.152    24.774 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.176    24.950    L_reg/i__carry_i_25__1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.326    25.276 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.902    26.178    L_reg/i__carry_i_14__0_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    26.302 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    27.126    L_reg/i__carry_i_13__1_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I1_O)        0.152    27.278 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.980    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.326    28.306 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.306    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.856 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.856    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.970 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.970    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.084 r  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.084    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.306 f  bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.126    bseg_driver/decimal_renderer/L_301f68a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.960    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.084 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.149    32.233    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.357 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.118    33.475    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.152    33.627 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.601    36.228    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    39.937 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.937    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_172739418[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.412ns (77.791%)  route 0.403ns (22.209%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.586     1.530    forLoop_idx_0_172739418[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_172739418[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  forLoop_idx_0_172739418[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.739    forLoop_idx_0_172739418[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  forLoop_idx_0_172739418[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=27, routed)          0.335     2.119    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.345 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.414ns (77.600%)  route 0.408ns (22.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.071    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.357 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.357    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_172739418[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.413ns (75.705%)  route 0.453ns (24.295%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.588     1.532    forLoop_idx_0_172739418[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  forLoop_idx_0_172739418[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_172739418[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.109     1.782    forLoop_idx_0_172739418[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  forLoop_idx_0_172739418[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=21, routed)          0.344     2.171    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.398 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.398    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1986720527[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.444ns (77.326%)  route 0.423ns (22.674%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.593     1.537    forLoop_idx_0_1986720527[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1986720527[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1986720527[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.774    forLoop_idx_0_1986720527[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  forLoop_idx_0_1986720527[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.350     2.169    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.404 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.404    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_172739418[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.409ns (74.840%)  route 0.474ns (25.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    forLoop_idx_0_172739418[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_172739418[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_172739418[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.136     1.813    forLoop_idx_0_172739418[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  forLoop_idx_0_172739418[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=25, routed)          0.338     2.196    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.419 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.419    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_172739418[2].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.408ns (74.001%)  route 0.495ns (25.999%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.590     1.534    forLoop_idx_0_172739418[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_172739418[2].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_172739418[2].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.136     1.811    forLoop_idx_0_172739418[2].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  forLoop_idx_0_172739418[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=26, routed)          0.359     2.215    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.437 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.437    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1986720527[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.438ns (73.708%)  route 0.513ns (26.292%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    forLoop_idx_0_1986720527[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1986720527[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1986720527[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.859    forLoop_idx_0_1986720527[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  forLoop_idx_0_1986720527[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.354     2.258    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.487 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.487    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.350ns (67.447%)  route 0.651ns (32.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.651     2.303    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.512 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.512    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.396ns (63.824%)  route 0.791ns (36.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.791     2.466    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.698 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.383ns (63.087%)  route 0.809ns (36.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.809     2.459    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.701 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_172739418[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.115ns  (logic 1.502ns (29.370%)  route 3.613ns (70.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.613     5.115    forLoop_idx_0_172739418[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y68         FDRE                                         r  forLoop_idx_0_172739418[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.498     4.902    forLoop_idx_0_172739418[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  forLoop_idx_0_172739418[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.500ns (29.354%)  route 3.610ns (70.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.610     5.110    forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.503     4.907    forLoop_idx_0_172739418[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.040ns  (logic 1.490ns (29.559%)  route 3.550ns (70.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.550     5.040    forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    forLoop_idx_0_172739418[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_172739418[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.488ns (29.818%)  route 3.501ns (70.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.501     4.989    forLoop_idx_0_172739418[3].cond_butt_dirs/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_172739418[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    forLoop_idx_0_172739418[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_172739418[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.385%)  route 1.874ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.874     3.369    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.385%)  route 1.874ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.874     3.369    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.385%)  route 1.874ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.874     3.369    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.385%)  route 1.874ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.874     3.369    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.385%)  route 1.874ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.874     3.369    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 1.493ns (45.180%)  route 1.812ns (54.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.812     3.305    cond_butt_next_play/sync/D[0]
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1986720527[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.230ns (34.828%)  route 0.430ns (65.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.430     0.660    forLoop_idx_0_1986720527[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1986720527[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    forLoop_idx_0_1986720527[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1986720527[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1986720527[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.929%)  route 0.459ns (66.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.459     0.695    forLoop_idx_0_1986720527[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1986720527[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    forLoop_idx_0_1986720527[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1986720527[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.263ns (26.239%)  route 0.740ns (73.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.740     1.003    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.263ns (26.239%)  route 0.740ns (73.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.740     1.003    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.263ns (26.239%)  route 0.740ns (73.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.740     1.003    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.263ns (26.239%)  route 0.740ns (73.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.740     1.003    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.263ns (26.239%)  route 0.740ns (73.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.740     1.003    reset_cond/AS[0]
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.261ns (25.568%)  route 0.760ns (74.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.021    cond_butt_next_play/sync/D[0]
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.257ns (13.838%)  route 1.603ns (86.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.603     1.860    forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     2.049    forLoop_idx_0_172739418[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_172739418[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.268ns (14.206%)  route 1.616ns (85.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.616     1.883    forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.856     2.046    forLoop_idx_0_172739418[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_172739418[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





