// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="write_mode_pre_merged_app_input_data_forwarder,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.846000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1512,HLS_SYN_LUT=1005}" *)

module write_mode_pre_merged_app_input_data_forwarder (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        buffered_device_pcie_read_resp_V_last_dout,
        buffered_device_pcie_read_resp_V_last_empty_n,
        buffered_device_pcie_read_resp_V_last_read,
        buffered_device_pcie_read_resp_V_data_V_dout,
        buffered_device_pcie_read_resp_V_data_V_empty_n,
        buffered_device_pcie_read_resp_V_data_V_read,
        release_buffered_device_pcie_read_resp_V_din,
        release_buffered_device_pcie_read_resp_V_full_n,
        release_buffered_device_pcie_read_resp_V_write,
        buffered_device_pcie_read_req_context_V_len_dout,
        buffered_device_pcie_read_req_context_V_len_empty_n,
        buffered_device_pcie_read_req_context_V_len_read,
        buffered_device_pcie_read_req_context_V_last_dout,
        buffered_device_pcie_read_req_context_V_last_empty_n,
        buffered_device_pcie_read_req_context_V_last_read,
        buffered_device_pcie_read_req_context_V_metadata_addr_dout,
        buffered_device_pcie_read_req_context_V_metadata_addr_empty_n,
        buffered_device_pcie_read_req_context_V_metadata_addr_read,
        pre_merged_app_input_data_V_data_V_din,
        pre_merged_app_input_data_V_data_V_full_n,
        pre_merged_app_input_data_V_data_V_write,
        pre_merged_app_input_data_V_len_din,
        pre_merged_app_input_data_V_len_full_n,
        pre_merged_app_input_data_V_len_write,
        pre_merged_app_input_data_V_eop_din,
        pre_merged_app_input_data_V_eop_full_n,
        pre_merged_app_input_data_V_eop_write,
        app_write_total_len_V_dout,
        app_write_total_len_V_empty_n,
        app_write_total_len_V_read,
        write_mode_device_pcie_write_req_apply_V_num_din,
        write_mode_device_pcie_write_req_apply_V_num_full_n,
        write_mode_device_pcie_write_req_apply_V_num_write,
        write_mode_device_pcie_write_req_apply_V_addr_din,
        write_mode_device_pcie_write_req_apply_V_addr_full_n,
        write_mode_device_pcie_write_req_apply_V_addr_write,
        write_mode_device_pcie_write_req_data_V_last_din,
        write_mode_device_pcie_write_req_data_V_last_full_n,
        write_mode_device_pcie_write_req_data_V_last_write,
        write_mode_device_pcie_write_req_data_V_data_V_din,
        write_mode_device_pcie_write_req_data_V_data_V_full_n,
        write_mode_device_pcie_write_req_data_V_data_V_write,
        reset_write_mode_pre_merged_app_input_data_forwarder_V_dout,
        reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n,
        reset_write_mode_pre_merged_app_input_data_forwarder_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   buffered_device_pcie_read_resp_V_last_dout;
input   buffered_device_pcie_read_resp_V_last_empty_n;
output   buffered_device_pcie_read_resp_V_last_read;
input  [511:0] buffered_device_pcie_read_resp_V_data_V_dout;
input   buffered_device_pcie_read_resp_V_data_V_empty_n;
output   buffered_device_pcie_read_resp_V_data_V_read;
output   release_buffered_device_pcie_read_resp_V_din;
input   release_buffered_device_pcie_read_resp_V_full_n;
output   release_buffered_device_pcie_read_resp_V_write;
input  [15:0] buffered_device_pcie_read_req_context_V_len_dout;
input   buffered_device_pcie_read_req_context_V_len_empty_n;
output   buffered_device_pcie_read_req_context_V_len_read;
input   buffered_device_pcie_read_req_context_V_last_dout;
input   buffered_device_pcie_read_req_context_V_last_empty_n;
output   buffered_device_pcie_read_req_context_V_last_read;
input  [63:0] buffered_device_pcie_read_req_context_V_metadata_addr_dout;
input   buffered_device_pcie_read_req_context_V_metadata_addr_empty_n;
output   buffered_device_pcie_read_req_context_V_metadata_addr_read;
output  [511:0] pre_merged_app_input_data_V_data_V_din;
input   pre_merged_app_input_data_V_data_V_full_n;
output   pre_merged_app_input_data_V_data_V_write;
output  [15:0] pre_merged_app_input_data_V_len_din;
input   pre_merged_app_input_data_V_len_full_n;
output   pre_merged_app_input_data_V_len_write;
output   pre_merged_app_input_data_V_eop_din;
input   pre_merged_app_input_data_V_eop_full_n;
output   pre_merged_app_input_data_V_eop_write;
input  [63:0] app_write_total_len_V_dout;
input   app_write_total_len_V_empty_n;
output   app_write_total_len_V_read;
output  [7:0] write_mode_device_pcie_write_req_apply_V_num_din;
input   write_mode_device_pcie_write_req_apply_V_num_full_n;
output   write_mode_device_pcie_write_req_apply_V_num_write;
output  [63:0] write_mode_device_pcie_write_req_apply_V_addr_din;
input   write_mode_device_pcie_write_req_apply_V_addr_full_n;
output   write_mode_device_pcie_write_req_apply_V_addr_write;
output   write_mode_device_pcie_write_req_data_V_last_din;
input   write_mode_device_pcie_write_req_data_V_last_full_n;
output   write_mode_device_pcie_write_req_data_V_last_write;
output  [511:0] write_mode_device_pcie_write_req_data_V_data_V_din;
input   write_mode_device_pcie_write_req_data_V_data_V_full_n;
output   write_mode_device_pcie_write_req_data_V_data_V_write;
input   reset_write_mode_pre_merged_app_input_data_forwarder_V_dout;
input   reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n;
output   reset_write_mode_pre_merged_app_input_data_forwarder_V_read;

reg ap_idle;
reg release_buffered_device_pcie_read_resp_V_write;
reg[511:0] pre_merged_app_input_data_V_data_V_din;
reg[15:0] pre_merged_app_input_data_V_len_din;
reg pre_merged_app_input_data_V_eop_din;
reg app_write_total_len_V_read;
reg[63:0] write_mode_device_pcie_write_req_apply_V_addr_din;
reg reset_write_mode_pre_merged_app_input_data_forwarder_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    release_buffered_device_pcie_read_resp_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_216;
reg   [0:0] empty_n_8_reg_690;
reg   [0:0] has_context_reg_204;
reg   [0:0] empty_n_9_reg_695;
reg   [0:0] empty_n_5_reg_717;
reg   [0:0] empty_n_3_reg_738;
reg    pre_merged_app_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_216;
reg   [0:0] ap_reg_pp0_iter1_empty_n_8_reg_690;
reg   [0:0] ap_reg_pp0_iter1_has_context_reg_204;
reg   [0:0] ap_reg_pp0_iter1_empty_n_9_reg_695;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_717;
reg   [0:0] tmp_4_reg_725;
reg   [0:0] ap_reg_pp0_iter1_tmp_4_reg_725;
reg   [0:0] has_write_total_len_load_reg_751;
reg   [0:0] tmp_6_reg_755;
reg   [0:0] ap_reg_pp0_iter1_empty_n_3_reg_738;
reg   [0:0] tmp_9_reg_759;
reg    pre_merged_app_input_data_V_len_blk_n;
reg    pre_merged_app_input_data_V_eop_blk_n;
reg    write_mode_device_pcie_write_req_apply_V_num_blk_n;
reg   [0:0] tmp_1_reg_729;
reg   [0:0] ap_reg_pp0_iter1_tmp_1_reg_729;
reg   [0:0] tmp_last_3_reg_721;
reg   [0:0] ap_reg_pp0_iter1_tmp_last_3_reg_721;
reg   [0:0] tmp_last_4_reg_706;
reg   [0:0] ap_reg_pp0_iter1_tmp_last_4_reg_706;
reg   [0:0] tmp_s_reg_763;
reg   [0:0] tmp_last_1_reg_742;
reg   [0:0] ap_reg_pp0_iter1_tmp_last_1_reg_742;
reg   [0:0] tmp_last_load_1_reg_767;
reg   [0:0] tmp_last_load_reg_771;
reg    write_mode_device_pcie_write_req_apply_V_addr_blk_n;
reg    write_mode_device_pcie_write_req_data_V_last_blk_n;
reg    write_mode_device_pcie_write_req_data_V_data_V_blk_n;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op123_write_state3;
reg    ap_predicate_op140_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    pre_merged_app_input_data_V_len1_status;
reg    ap_predicate_op179_write_state4;
wire    write_mode_device_pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op180_write_state4;
wire    write_mode_device_pcie_write_req_data_V_last1_status;
reg    ap_predicate_op183_write_state4;
reg    ap_predicate_op184_write_state4;
reg    ap_predicate_op188_write_state4;
reg    ap_predicate_op191_write_state4;
reg    ap_predicate_op193_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] tmp_len_1_reg_258;
reg   [15:0] tmp_len_reg_287;
reg   [511:0] reg_445;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] ap_phi_mux_reset_phi_fu_220_p4;
wire   [0:0] empty_n_8_fu_455_p1;
reg   [0:0] ap_phi_mux_has_context_phi_fu_208_p4;
wire   [0:0] empty_n_9_fu_459_p1;
reg   [511:0] ap_reg_pp0_iter1_reg_445;
reg   [15:0] tmp_len_2_reg_699;
reg   [63:0] tmp_metadata_addr_reg_711;
reg   [63:0] ap_reg_pp0_iter1_tmp_metadata_addr_reg_711;
wire   [0:0] grp_fu_409_p1;
wire   [0:0] grp_fu_413_p1;
wire   [0:0] tmp_4_fu_475_p2;
wire   [0:0] tmp_1_fu_481_p2;
wire   [15:0] context_len_2_fu_487_p2;
wire   [0:0] tmp_5_fu_502_p2;
reg   [0:0] tmp_5_reg_746;
wire   [0:0] has_write_total_len_load_load_fu_529_p1;
wire   [0:0] tmp_6_fu_553_p2;
wire   [0:0] tmp_9_fu_589_p2;
wire   [0:0] tmp_s_fu_595_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_has_context_s_phi_fu_317_p24;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_361_p24;
wire   [15:0] ap_phi_reg_pp0_iter0_context_0_1_reg_228;
reg   [15:0] ap_phi_reg_pp0_iter1_context_0_1_reg_228;
wire   [0:0] ap_phi_reg_pp0_iter0_has_context_2_reg_242;
reg   [0:0] ap_phi_reg_pp0_iter1_has_context_2_reg_242;
wire   [15:0] ap_phi_reg_pp0_iter0_tmp_len_1_reg_258;
reg   [15:0] ap_phi_reg_pp0_iter1_tmp_len_1_reg_258;
reg   [0:0] ap_phi_mux_has_context_7_phi_fu_276_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_has_context_7_reg_273;
reg   [15:0] ap_phi_mux_tmp_len_phi_fu_291_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_tmp_len_reg_287;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_301;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_301;
reg   [0:0] ap_phi_reg_pp0_iter1_has_context_s_reg_311;
wire   [0:0] ap_phi_reg_pp0_iter0_has_context_s_reg_311;
wire   [0:0] p_reset_1_fu_632_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_356;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_3_reg_356;
reg    buffered_device_pcie_read_req_context_V_len0_update;
wire   [0:0] grp_nbread_fu_132_p4_0;
reg    buffered_device_pcie_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_142_p3_0;
reg    ap_block_pp0_stage0_01001;
reg    pre_merged_app_input_data_V_len1_update;
reg    write_mode_device_pcie_write_req_apply_V_num1_update;
reg    write_mode_device_pcie_write_req_data_V_last1_update;
reg   [31:0] reset_cnt_fu_98;
wire   [31:0] p_s_fu_508_p3;
reg   [63:0] tmp_fu_102;
reg   [63:0] has_sent_bytes_fu_106;
wire   [63:0] has_sent_bytes_2_fu_573_p2;
wire   [63:0] has_sent_bytes_1_fu_616_p2;
reg   [0:0] has_write_total_len_fu_110;
reg   [0:0] tmp_last_fu_114;
reg   [63:0] tmp_addr_fu_118;
reg   [15:0] data_len_fu_122;
wire   [15:0] context_len_1_fu_601_p2;
wire   [31:0] reset_cnt_1_fu_496_p2;
wire   [63:0] tmp_3_fu_569_p1;
wire   [63:0] tmp_2_fu_612_p1;
wire   [0:0] not_s_fu_627_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_297;
reg    ap_condition_777;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (grp_fu_413_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_413_p1 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_context_0_1_reg_228 <= 16'd0;
    end else if (((tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_fu_481_p2 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_context_0_1_reg_228 <= context_len_2_fu_487_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_context_0_1_reg_228 <= ap_phi_reg_pp0_iter0_context_0_1_reg_228;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_413_p1 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_has_context_2_reg_242 <= 1'd0;
    end else if ((((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (grp_fu_413_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_fu_481_p2 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_has_context_2_reg_242 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_has_context_2_reg_242 <= ap_phi_reg_pp0_iter0_has_context_2_reg_242;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_4_fu_475_p2 == 1'd1) & (grp_fu_413_p1 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_has_context_s_reg_311 <= 1'd0;
    end else if ((((grp_fu_409_p1 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd1)) | ((grp_fu_409_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((grp_fu_413_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_4_fu_475_p2 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_has_context_s_reg_311 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_has_context_s_reg_311 <= ap_phi_reg_pp0_iter0_has_context_s_reg_311;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_301 <= reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_220_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_301 <= ap_phi_mux_reset_phi_fu_220_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_301 <= ap_phi_reg_pp0_iter0_reset_1_reg_301;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_409_p1 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd1)) | ((grp_fu_409_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((grp_fu_413_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_4_fu_475_p2 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_4_fu_475_p2 == 1'd1) & (grp_fu_413_p1 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_reset_3_reg_356 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_reset_3_reg_356 <= ap_phi_reg_pp0_iter0_reset_3_reg_356;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (grp_fu_413_p1 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)) | ((tmp_1_fu_481_p2 == 1'd0) & (tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_413_p1 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_tmp_len_1_reg_258 <= buffered_device_pcie_read_req_context_V_len_dout;
    end else if (((tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_fu_481_p2 == 1'd1) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_tmp_len_1_reg_258 <= 16'd64;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_tmp_len_1_reg_258 <= ap_phi_reg_pp0_iter0_tmp_len_1_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_595_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        data_len_fu_122 <= context_len_1_fu_601_p2;
    end else if ((((empty_n_8_reg_690 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_3_reg_721 == 1'd1) & (tmp_4_reg_725 == 1'd1) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_last_3_reg_721 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_725 == 1'd1) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)))) begin
        data_len_fu_122 <= 16'd0;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_4_reg_725 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1))) begin
        data_len_fu_122 <= ap_phi_reg_pp0_iter1_context_0_1_reg_228;
    end else if ((((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_6_fu_553_p2 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_5_reg_717 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_695 == 1'd1)))) begin
        data_len_fu_122 <= tmp_len_2_reg_699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_context_reg_204 <= ap_phi_mux_has_context_s_phi_fu_317_p24;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_context_reg_204 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        has_sent_bytes_fu_106 <= has_sent_bytes_1_fu_616_p2;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_4_reg_725 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1))) begin
        has_sent_bytes_fu_106 <= has_sent_bytes_2_fu_573_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_reg_690 == 1'd1) | (reset_reg_216 == 1'd1))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        has_sent_bytes_fu_106 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_6_fu_553_p2 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1))) begin
        has_write_total_len_fu_110 <= 1'd1;
    end else if (((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_write_total_len_fu_110 <= app_write_total_len_V_empty_n;
    end else if ((((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_reg_690 == 1'd1) | (reset_reg_216 == 1'd1))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        has_write_total_len_fu_110 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_8_fu_455_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_220_p4 == 1'd1)))) begin
        reset_cnt_fu_98 <= p_s_fu_508_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reset_reg_216 <= ap_phi_mux_reset_3_phi_fu_361_p24;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_216 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_777)) begin
        if (((tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1))) begin
            tmp_fu_102 <= has_sent_bytes_fu_106;
        end else if ((has_write_total_len_load_load_fu_529_p1 == 1'd0)) begin
            tmp_fu_102 <= app_write_total_len_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)))) begin
        tmp_len_reg_287 <= data_len_fu_122;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_595_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        tmp_len_reg_287 <= 16'd64;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_len_reg_287 <= ap_phi_reg_pp0_iter1_tmp_len_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_empty_n_3_reg_738 <= empty_n_3_reg_738;
        ap_reg_pp0_iter1_empty_n_5_reg_717 <= empty_n_5_reg_717;
        ap_reg_pp0_iter1_empty_n_8_reg_690 <= empty_n_8_reg_690;
        ap_reg_pp0_iter1_empty_n_9_reg_695 <= empty_n_9_reg_695;
        ap_reg_pp0_iter1_has_context_reg_204 <= has_context_reg_204;
        ap_reg_pp0_iter1_reg_445 <= reg_445;
        ap_reg_pp0_iter1_reset_reg_216 <= reset_reg_216;
        ap_reg_pp0_iter1_tmp_1_reg_729 <= tmp_1_reg_729;
        ap_reg_pp0_iter1_tmp_4_reg_725 <= tmp_4_reg_725;
        ap_reg_pp0_iter1_tmp_last_1_reg_742 <= tmp_last_1_reg_742;
        ap_reg_pp0_iter1_tmp_last_3_reg_721 <= tmp_last_3_reg_721;
        ap_reg_pp0_iter1_tmp_last_4_reg_706 <= tmp_last_4_reg_706;
        ap_reg_pp0_iter1_tmp_metadata_addr_reg_711 <= tmp_metadata_addr_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd1))) begin
        empty_n_3_reg_738 <= grp_nbread_fu_142_p3_0;
        tmp_last_1_reg_742 <= buffered_device_pcie_read_resp_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        empty_n_5_reg_717 <= grp_nbread_fu_142_p3_0;
        tmp_last_3_reg_721 <= buffered_device_pcie_read_resp_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_8_reg_690 <= reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_9_reg_695 <= grp_nbread_fu_132_p4_0;
        tmp_last_4_reg_706 <= buffered_device_pcie_read_req_context_V_last_dout;
        tmp_len_2_reg_699 <= buffered_device_pcie_read_req_context_V_len_dout;
        tmp_metadata_addr_reg_711 <= buffered_device_pcie_read_req_context_V_metadata_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_write_total_len_load_reg_751 <= has_write_total_len_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd1)) | ((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (empty_n_9_fu_459_p1 == 1'd1)))) begin
        reg_445 <= buffered_device_pcie_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_475_p2 == 1'd0) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        tmp_1_reg_729 <= tmp_1_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_409_p1 == 1'd1) & (empty_n_9_fu_459_p1 == 1'd1))) begin
        tmp_4_reg_725 <= tmp_4_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_fu_455_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_220_p4 == 1'd1)))) begin
        tmp_5_reg_746 <= tmp_5_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1))) begin
        tmp_6_reg_755 <= tmp_6_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op140_write_state3 == 1'b1))) begin
        tmp_9_reg_759 <= tmp_9_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_6_fu_553_p2 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_5_reg_717 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_695 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_3_reg_721 == 1'd1) & (tmp_4_reg_725 == 1'd1) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_last_3_reg_721 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_725 == 1'd1) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_4_reg_725 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)))) begin
        tmp_addr_fu_118 <= tmp_metadata_addr_reg_711;
        tmp_last_fu_114 <= tmp_last_4_reg_706;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        tmp_last_load_1_reg_767 <= tmp_last_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        tmp_last_load_reg_771 <= tmp_last_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_len_1_reg_258 <= ap_phi_reg_pp0_iter1_tmp_len_1_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        tmp_s_reg_763 <= tmp_s_fu_595_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        ap_phi_mux_has_context_7_phi_fu_276_p6 = 1'd0;
    end else if ((((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_595_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)))) begin
        ap_phi_mux_has_context_7_phi_fu_276_p6 = 1'd1;
    end else begin
        ap_phi_mux_has_context_7_phi_fu_276_p6 = ap_phi_reg_pp0_iter1_has_context_7_reg_273;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_context_phi_fu_208_p4 = ap_phi_mux_has_context_s_phi_fu_317_p24;
    end else begin
        ap_phi_mux_has_context_phi_fu_208_p4 = has_context_reg_204;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_690 == 1'd0) & (tmp_4_reg_725 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1))) begin
        ap_phi_mux_has_context_s_phi_fu_317_p24 = ap_phi_reg_pp0_iter1_has_context_2_reg_242;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        ap_phi_mux_has_context_s_phi_fu_317_p24 = ap_phi_mux_has_context_7_phi_fu_276_p6;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        ap_phi_mux_has_context_s_phi_fu_317_p24 = 1'd1;
    end else if ((((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_6_fu_553_p2 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_reg_690 == 1'd1) | (reset_reg_216 == 1'd1))))) begin
        ap_phi_mux_has_context_s_phi_fu_317_p24 = 1'd0;
    end else begin
        ap_phi_mux_has_context_s_phi_fu_317_p24 = ap_phi_reg_pp0_iter1_has_context_s_reg_311;
    end
end

always @ (*) begin
    if ((((empty_n_8_reg_690 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_589_p2 == 1'd1) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_6_fu_553_p2 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_553_p2 == 1'd1) & (has_write_total_len_load_load_fu_529_p1 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_4_reg_725 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_361_p24 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_reg_690 == 1'd1) | (reset_reg_216 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_361_p24 = p_reset_1_fu_632_p2;
    end else begin
        ap_phi_mux_reset_3_phi_fu_361_p24 = ap_phi_reg_pp0_iter1_reset_3_reg_356;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_220_p4 = ap_phi_mux_reset_3_phi_fu_361_p24;
    end else begin
        ap_phi_mux_reset_phi_fu_220_p4 = reset_reg_216;
    end
end

always @ (*) begin
    if ((((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (tmp_last_1_reg_742 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (tmp_s_fu_595_p2 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_1_reg_742 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)))) begin
        ap_phi_mux_tmp_len_phi_fu_291_p6 = data_len_fu_122;
    end else if (((empty_n_8_reg_690 == 1'd0) & (tmp_9_fu_589_p2 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_595_p2 == 1'd1) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1))) begin
        ap_phi_mux_tmp_len_phi_fu_291_p6 = 16'd64;
    end else begin
        ap_phi_mux_tmp_len_phi_fu_291_p6 = ap_phi_reg_pp0_iter1_tmp_len_reg_287;
    end
end

always @ (*) begin
    if (((app_write_total_len_V_empty_n == 1'b1) & (((empty_n_8_reg_690 == 1'd0) & (has_write_total_len_load_load_fu_529_p1 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_write_total_len_V_empty_n == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_8_reg_690 == 1'd1) | (reset_reg_216 == 1'd1)))))) begin
        app_write_total_len_V_read = 1'b1;
    end else begin
        app_write_total_len_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((buffered_device_pcie_read_req_context_V_metadata_addr_empty_n & buffered_device_pcie_read_req_context_V_len_empty_n & buffered_device_pcie_read_req_context_V_last_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_8_fu_455_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_220_p4 == 1'd1))) | ((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))))) begin
        buffered_device_pcie_read_req_context_V_len0_update = 1'b1;
    end else begin
        buffered_device_pcie_read_req_context_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((buffered_device_pcie_read_resp_V_last_empty_n & buffered_device_pcie_read_resp_V_data_V_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_8_fu_455_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_220_p4 == 1'd1))) | ((empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_208_p4 == 1'd1)) | ((ap_phi_mux_has_context_phi_fu_208_p4 == 1'd0) & (empty_n_8_fu_455_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (empty_n_9_fu_459_p1 == 1'd1))))) begin
        buffered_device_pcie_read_resp_V_last0_update = 1'b1;
    end else begin
        buffered_device_pcie_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_6_reg_755 == 1'd1) & (has_write_total_len_load_reg_751 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        pre_merged_app_input_data_V_data_V_blk_n = pre_merged_app_input_data_V_data_V_full_n;
    end else begin
        pre_merged_app_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op191_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op183_write_state4 == 1'b1)))) begin
        pre_merged_app_input_data_V_data_V_din = ap_reg_pp0_iter1_reg_445;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op179_write_state4 == 1'b1))) begin
        pre_merged_app_input_data_V_data_V_din = 512'd0;
    end else begin
        pre_merged_app_input_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_6_reg_755 == 1'd1) & (has_write_total_len_load_reg_751 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        pre_merged_app_input_data_V_eop_blk_n = pre_merged_app_input_data_V_eop_full_n;
    end else begin
        pre_merged_app_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op191_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op183_write_state4 == 1'b1)))) begin
        pre_merged_app_input_data_V_eop_din = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op179_write_state4 == 1'b1))) begin
        pre_merged_app_input_data_V_eop_din = 1'd1;
    end else begin
        pre_merged_app_input_data_V_eop_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op191_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op183_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op179_write_state4 == 1'b1)))) begin
        pre_merged_app_input_data_V_len1_update = 1'b1;
    end else begin
        pre_merged_app_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_6_reg_755 == 1'd1) & (has_write_total_len_load_reg_751 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        pre_merged_app_input_data_V_len_blk_n = pre_merged_app_input_data_V_len_full_n;
    end else begin
        pre_merged_app_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_write_state4 == 1'b1)) begin
            pre_merged_app_input_data_V_len_din = tmp_len_reg_287;
        end else if ((ap_predicate_op183_write_state4 == 1'b1)) begin
            pre_merged_app_input_data_V_len_din = tmp_len_1_reg_258;
        end else if ((ap_predicate_op179_write_state4 == 1'b1)) begin
            pre_merged_app_input_data_V_len_din = 16'd0;
        end else begin
            pre_merged_app_input_data_V_len_din = 'bx;
        end
    end else begin
        pre_merged_app_input_data_V_len_din = 'bx;
    end
end

always @ (*) begin
    if ((((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1)) | ((empty_n_8_reg_690 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1)))) begin
        release_buffered_device_pcie_read_resp_V_blk_n = release_buffered_device_pcie_read_resp_V_full_n;
    end else begin
        release_buffered_device_pcie_read_resp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op140_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op123_write_state3 == 1'b1)))) begin
        release_buffered_device_pcie_read_resp_V_write = 1'b1;
    end else begin
        release_buffered_device_pcie_read_resp_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_220_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        reset_write_mode_pre_merged_app_input_data_forwarder_V_read = 1'b1;
    end else begin
        reset_write_mode_pre_merged_app_input_data_forwarder_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_reg_771 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (tmp_9_reg_759 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((tmp_s_reg_763 == 1'd0) & (tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_1_reg_767 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_1_reg_729 == 1'd0) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        write_mode_device_pcie_write_req_apply_V_addr_blk_n = write_mode_device_pcie_write_req_apply_V_addr_full_n;
    end else begin
        write_mode_device_pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state4 == 1'b1)))) begin
        write_mode_device_pcie_write_req_apply_V_addr_din = tmp_addr_fu_118;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op184_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op180_write_state4 == 1'b1)))) begin
        write_mode_device_pcie_write_req_apply_V_addr_din = ap_reg_pp0_iter1_tmp_metadata_addr_reg_711;
    end else begin
        write_mode_device_pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op184_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op180_write_state4 == 1'b1)))) begin
        write_mode_device_pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        write_mode_device_pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_reg_771 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (tmp_9_reg_759 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((tmp_s_reg_763 == 1'd0) & (tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_1_reg_767 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_1_reg_729 == 1'd0) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        write_mode_device_pcie_write_req_apply_V_num_blk_n = write_mode_device_pcie_write_req_apply_V_num_full_n;
    end else begin
        write_mode_device_pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_reg_771 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (tmp_9_reg_759 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((tmp_s_reg_763 == 1'd0) & (tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_1_reg_767 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_1_reg_729 == 1'd0) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        write_mode_device_pcie_write_req_data_V_data_V_blk_n = write_mode_device_pcie_write_req_data_V_data_V_full_n;
    end else begin
        write_mode_device_pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op184_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op180_write_state4 == 1'b1)))) begin
        write_mode_device_pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        write_mode_device_pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_reg_771 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (tmp_9_reg_759 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((tmp_s_reg_763 == 1'd0) & (tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_load_1_reg_767 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1)) | ((ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)) | ((ap_reg_pp0_iter1_tmp_1_reg_729 == 1'd0) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1)))) begin
        write_mode_device_pcie_write_req_data_V_last_blk_n = write_mode_device_pcie_write_req_data_V_last_full_n;
    end else begin
        write_mode_device_pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op140_write_state3 == 1'b1)) | ((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op123_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op191_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op183_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op179_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op140_write_state3 == 1'b1)) | ((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op123_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op191_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op183_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op179_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op140_write_state3 == 1'b1)) | ((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op123_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op191_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op183_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op179_write_state4 == 1'b1)))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op140_write_state3 == 1'b1)) | ((release_buffered_device_pcie_read_resp_V_full_n == 1'b0) & (ap_predicate_op123_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op193_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op188_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((write_mode_device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op180_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op191_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op183_write_state4 == 1'b1)) | ((pre_merged_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op179_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_297 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_777 = ((empty_n_8_reg_690 == 1'd0) & (empty_n_9_reg_695 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_context_0_1_reg_228 = 'bx;

assign ap_phi_reg_pp0_iter0_has_context_2_reg_242 = 'bx;

assign ap_phi_reg_pp0_iter0_has_context_s_reg_311 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_301 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_3_reg_356 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_len_1_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter1_has_context_7_reg_273 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_len_reg_287 = 'bx;

always @ (*) begin
    ap_predicate_op123_write_state3 = ((empty_n_8_reg_690 == 1'd0) & (has_context_reg_204 == 1'd0) & (reset_reg_216 == 1'd0) & (empty_n_5_reg_717 == 1'd1) & (empty_n_9_reg_695 == 1'd1));
end

always @ (*) begin
    ap_predicate_op140_write_state3 = ((empty_n_8_reg_690 == 1'd0) & (reset_reg_216 == 1'd0) & (empty_n_3_reg_738 == 1'd1) & (has_context_reg_204 == 1'd1));
end

always @ (*) begin
    ap_predicate_op179_write_state4 = ((ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (tmp_6_reg_755 == 1'd1) & (has_write_total_len_load_reg_751 == 1'd1));
end

always @ (*) begin
    ap_predicate_op180_write_state4 = ((ap_reg_pp0_iter1_tmp_1_reg_729 == 1'd0) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1));
end

always @ (*) begin
    ap_predicate_op183_write_state4 = ((ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd0) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1));
end

always @ (*) begin
    ap_predicate_op184_write_state4 = ((ap_reg_pp0_iter1_has_context_reg_204 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_tmp_last_4_reg_706 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_3_reg_721 == 1'd1) & (ap_reg_pp0_iter1_tmp_4_reg_725 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_717 == 1'd1) & (ap_reg_pp0_iter1_empty_n_9_reg_695 == 1'd1));
end

always @ (*) begin
    ap_predicate_op188_write_state4 = ((tmp_s_reg_763 == 1'd0) & (tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (tmp_last_load_1_reg_767 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1));
end

always @ (*) begin
    ap_predicate_op191_write_state4 = ((tmp_9_reg_759 == 1'd0) & (ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_216 == 1'd0) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1));
end

always @ (*) begin
    ap_predicate_op193_write_state4 = ((ap_reg_pp0_iter1_empty_n_8_reg_690 == 1'd0) & (tmp_last_load_reg_771 == 1'd1) & (ap_reg_pp0_iter1_tmp_last_1_reg_742 == 1'd1) & (tmp_9_reg_759 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_738 == 1'd1) & (ap_reg_pp0_iter1_has_context_reg_204 == 1'd1));
end

assign ap_ready = 1'b0;

assign buffered_device_pcie_read_req_context_V_last_read = buffered_device_pcie_read_req_context_V_len0_update;

assign buffered_device_pcie_read_req_context_V_len_read = buffered_device_pcie_read_req_context_V_len0_update;

assign buffered_device_pcie_read_req_context_V_metadata_addr_read = buffered_device_pcie_read_req_context_V_len0_update;

assign buffered_device_pcie_read_resp_V_data_V_read = buffered_device_pcie_read_resp_V_last0_update;

assign buffered_device_pcie_read_resp_V_last_read = buffered_device_pcie_read_resp_V_last0_update;

assign context_len_1_fu_601_p2 = ($signed(data_len_fu_122) + $signed(16'd65472));

assign context_len_2_fu_487_p2 = ($signed(buffered_device_pcie_read_req_context_V_len_dout) + $signed(16'd65472));

assign empty_n_8_fu_455_p1 = reset_write_mode_pre_merged_app_input_data_forwarder_V_empty_n;

assign empty_n_9_fu_459_p1 = grp_nbread_fu_132_p4_0;

assign grp_fu_409_p1 = grp_nbread_fu_142_p3_0;

assign grp_fu_413_p1 = buffered_device_pcie_read_resp_V_last_dout;

assign grp_nbread_fu_132_p4_0 = (buffered_device_pcie_read_req_context_V_metadata_addr_empty_n & buffered_device_pcie_read_req_context_V_len_empty_n & buffered_device_pcie_read_req_context_V_last_empty_n);

assign grp_nbread_fu_142_p3_0 = (buffered_device_pcie_read_resp_V_last_empty_n & buffered_device_pcie_read_resp_V_data_V_empty_n);

assign has_sent_bytes_1_fu_616_p2 = (has_sent_bytes_fu_106 + tmp_2_fu_612_p1);

assign has_sent_bytes_2_fu_573_p2 = (has_sent_bytes_fu_106 + tmp_3_fu_569_p1);

assign has_write_total_len_load_load_fu_529_p1 = has_write_total_len_fu_110;

assign not_s_fu_627_p2 = (tmp_5_reg_746 ^ 1'd1);

assign p_reset_1_fu_632_p2 = (not_s_fu_627_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_301);

assign p_s_fu_508_p3 = ((tmp_5_fu_502_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_496_p2);

assign pre_merged_app_input_data_V_data_V_write = pre_merged_app_input_data_V_len1_update;

assign pre_merged_app_input_data_V_eop_write = pre_merged_app_input_data_V_len1_update;

assign pre_merged_app_input_data_V_len1_status = (pre_merged_app_input_data_V_len_full_n & pre_merged_app_input_data_V_eop_full_n & pre_merged_app_input_data_V_data_V_full_n);

assign pre_merged_app_input_data_V_len_write = pre_merged_app_input_data_V_len1_update;

assign release_buffered_device_pcie_read_resp_V_din = 1'd0;

assign reset_cnt_1_fu_496_p2 = (reset_cnt_fu_98 + 32'd1);

assign tmp_1_fu_481_p2 = ((buffered_device_pcie_read_req_context_V_len_dout > 16'd64) ? 1'b1 : 1'b0);

assign tmp_2_fu_612_p1 = ap_phi_mux_tmp_len_phi_fu_291_p6;

assign tmp_3_fu_569_p1 = ap_phi_reg_pp0_iter1_tmp_len_1_reg_258;

assign tmp_4_fu_475_p2 = ((buffered_device_pcie_read_req_context_V_len_dout == 16'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_502_p2 = ((reset_cnt_1_fu_496_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_6_fu_553_p2 = ((has_sent_bytes_fu_106 == tmp_fu_102) ? 1'b1 : 1'b0);

assign tmp_9_fu_589_p2 = ((data_len_fu_122 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_595_p2 = ((data_len_fu_122 > 16'd64) ? 1'b1 : 1'b0);

assign write_mode_device_pcie_write_req_apply_V_addr_write = write_mode_device_pcie_write_req_apply_V_num1_update;

assign write_mode_device_pcie_write_req_apply_V_num1_status = (write_mode_device_pcie_write_req_apply_V_num_full_n & write_mode_device_pcie_write_req_apply_V_addr_full_n);

assign write_mode_device_pcie_write_req_apply_V_num_din = 8'd1;

assign write_mode_device_pcie_write_req_apply_V_num_write = write_mode_device_pcie_write_req_apply_V_num1_update;

assign write_mode_device_pcie_write_req_data_V_data_V_din = 512'd0;

assign write_mode_device_pcie_write_req_data_V_data_V_write = write_mode_device_pcie_write_req_data_V_last1_update;

assign write_mode_device_pcie_write_req_data_V_last1_status = (write_mode_device_pcie_write_req_data_V_last_full_n & write_mode_device_pcie_write_req_data_V_data_V_full_n);

assign write_mode_device_pcie_write_req_data_V_last_din = 1'd0;

assign write_mode_device_pcie_write_req_data_V_last_write = write_mode_device_pcie_write_req_data_V_last1_update;

endmodule //write_mode_pre_merged_app_input_data_forwarder
