[SETTINGS]
UUT_module%RE_Control%
TB_module%RE_Control_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%\\sambaad.stud.ntnu.no\mariugul\Documents\Digital_Camera\Digital camera\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%RE_Control_TB.v%
MACRO_FILE%RE_Control_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%Digital_camera%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
DANGLING_INPUT_CONSTANT%1'bZ%

[PORTS]
Clk%in%wire%NO%NOCLK%
Exp_decrease%in%wire%NO%NOCLK%
Exp_increase%in%wire%NO%NOCLK%
Init%in%wire%NO%NOCLK%
Reset%in%wire%NO%NOCLK%
ADC%out%wire%NO%NOCLK%
Erase%out%wire%NO%NOCLK%
Expose%out%wire%NO%NOCLK%
NRE_1%out%wire%NO%NOCLK%
NRE_2%out%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


