

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 01:51:14 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          457
LUT:           1062
FF:            1354
DSP:             17
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.426
CP achieved post-implementation:    7.890
Timing met
