// Seed: 2887041352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri id_10,
    input wor id_11
);
  tri1 id_13;
  assign id_3  = id_7 - id_2;
  assign id_13 = 1 == 1;
  nor (id_10, id_8, id_11, id_13, id_5, id_2);
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  wire id_14;
endmodule
