INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_inv_0_0/sim/MUX_4B_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_0_0/sim/MUX_4B_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_1_0/sim/MUX_4B_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_2_0/sim/MUX_4B_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_3_0/sim/MUX_4B_xup_and2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_4_0/sim/MUX_4B_xup_and2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_5_0/sim/MUX_4B_xup_and2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_6_0/sim/MUX_4B_xup_and2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_7_0/sim/MUX_4B_xup_and2_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_0_0/sim/MUX_4B_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_1_0/sim/MUX_4B_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_2_0/sim/MUX_4B_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_3_0/sim/MUX_4B_xup_or2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xlconcat_0_1/sim/MUX_4B_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xlconcat_0_0/sim/CMP_4B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xnor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_0_0/sim/CMP_4B_xup_xnor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_1_0/sim/CMP_4B_xup_xnor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_2_0/sim/CMP_4B_xup_xnor2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_3_0/sim/CMP_4B_xup_xnor2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ip/DIV_4_4B_xup_xor2_0_0/sim/DIV_4_4B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_4B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ip/DIV_4_4B_xlconcat_0_1/sim/DIV_4_4B_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_4B_xlconcat_0_1
