# DESCRIPTION

## TECHNICAL FIELD

- introduce FPGA and ASIC devices for pedigree data processing

## BACKGROUND ART

- motivate pedigree data analysis

## DISCLOSURE OF INVENTION

- define device for pedigree data processing
- describe device components
- explain parallel processing
- introduce subset of pedigree data structure
- describe data counters and authenticator
- explain filter and generator
- describe inheritance generator
- outline device configuration
- summarize device advantages

## BEST MODE FOR CARRYING OUT THE INVENTION

- introduce FPGA structure
- describe pedigree data structure on FPGA
- illustrate pedigree data structure
- explain gene dropping algorithm
- illustrate transformation of data through clock cycles
- describe allele counter
- illustrate configuration of descendent module
- explain estimation of allelic probabilities
- describe application to agricultural species
- illustrate configuration of allele counter
- describe estimation of inbreeding coefficients
- illustrate structure of descendent module for inbreeding coefficients
- describe alternative embodiment of pedigree data structure
- illustrate alternative embodiment of pedigree data structure
- describe testing allele validity
- illustrate configuration of descendent module for testing allele validity
- describe allele counting
- illustrate configuration of descendent module for allele counting
- describe advantage of alternative embodiment
- illustrate alternative configurations of components for allele inheritance
- describe central meiosis module
- describe allele selection table
- describe alternate embodiment for allele inheritance
- describe acceleration of estimation of allele probabilities
- describe optimization of components for allele inheritance

