

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8'
================================================================
* Date:           Fri Sep 19 13:40:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conifer_xgboost_moons
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.114 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    265|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     272|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     272|    391|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |sparsemux_19_4_11_1_0_x_U193  |sparsemux_19_4_11_1_0_x  |        0|   0|  0|  48|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                         |                         |        0|   0|  0|  48|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |and_ln105_13_fu_196_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_14_fu_211_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_15_fu_215_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_16_fu_219_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_17_fu_224_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_18_fu_229_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_19_fu_319_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_20_fu_324_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_182_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_191_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln4_11_fu_134_p2      |      icmp|   0|  0|  25|          18|           9|
    |icmp_ln4_12_fu_140_p2      |      icmp|   0|  0|  25|          18|          11|
    |icmp_ln4_13_fu_146_p2      |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln4_14_fu_152_p2      |      icmp|   0|  0|  25|          18|          16|
    |icmp_ln4_15_fu_158_p2      |      icmp|   0|  0|  25|          18|           9|
    |icmp_ln4_16_fu_164_p2      |      icmp|   0|  0|  25|          18|          13|
    |icmp_ln4_17_fu_170_p2      |      icmp|   0|  0|  25|          18|          16|
    |icmp_ln4_fu_128_p2         |      icmp|   0|  0|  25|          18|          11|
    |or_ln120_10_fu_239_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_11_fu_244_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_12_fu_248_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_13_fu_254_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_14_fu_329_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_9_fu_201_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_234_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_345_p20      |    select|   0|  0|   5|           1|           4|
    |select_ln120_10_fu_271_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln120_11_fu_282_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln120_12_fu_290_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_13_fu_298_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_14_fu_306_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_fu_263_p3     |    select|   0|  0|   3|           1|           2|
    |xor_ln107_6_fu_186_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_7_fu_206_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_8_fu_314_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_176_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 265|         172|         147|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln105_13_reg_453               |   1|   0|    1|          0|
    |and_ln105_reg_441                  |   1|   0|    1|          0|
    |and_ln107_reg_447                  |   1|   0|    1|          0|
    |and_ln107_reg_447_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  11|   0|   11|          0|
    |icmp_ln4_11_reg_396                |   1|   0|    1|          0|
    |icmp_ln4_12_reg_402                |   1|   0|    1|          0|
    |icmp_ln4_12_reg_402_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_13_reg_408                |   1|   0|    1|          0|
    |icmp_ln4_14_reg_414                |   1|   0|    1|          0|
    |icmp_ln4_14_reg_414_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_15_reg_419                |   1|   0|    1|          0|
    |icmp_ln4_15_reg_419_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_16_reg_424                |   1|   0|    1|          0|
    |icmp_ln4_16_reg_424_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_17_reg_429                |   1|   0|    1|          0|
    |icmp_ln4_reg_389                   |   1|   0|    1|          0|
    |icmp_ln4_reg_389_pp0_iter1_reg     |   1|   0|    1|          0|
    |or_ln120_13_reg_464                |   1|   0|    1|          0|
    |or_ln120_9_reg_458                 |   1|   0|    1|          0|
    |p_read1_int_reg                    |  18|   0|   18|          0|
    |p_read2_int_reg                    |  18|   0|   18|          0|
    |p_read3_int_reg                    |  18|   0|   18|          0|
    |p_read4_int_reg                    |  18|   0|   18|          0|
    |p_read5_int_reg                    |  18|   0|   18|          0|
    |p_read6_int_reg                    |  18|   0|   18|          0|
    |select_ln120_14_reg_469            |   3|   0|    3|          0|
    |xor_ln107_reg_434                  |   1|   0|    1|          0|
    |xor_ln107_reg_434_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln4_13_reg_408                |  64|  32|    1|          0|
    |icmp_ln4_17_reg_429                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 272|  64|  146|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8|  return value|
|p_read1    |   in|   18|     ap_none|                                                                   p_read1|        scalar|
|p_read2    |   in|   18|     ap_none|                                                                   p_read2|        scalar|
|p_read3    |   in|   18|     ap_none|                                                                   p_read3|        scalar|
|p_read4    |   in|   18|     ap_none|                                                                   p_read4|        scalar|
|p_read5    |   in|   18|     ap_none|                                                                   p_read5|        scalar|
|p_read6    |   in|   18|     ap_none|                                                                   p_read6|        scalar|
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

