<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">

  <title><![CDATA[Category: verilog | postget]]></title>
  <link href="http://postgetme.github.io/blog/categories/verilog/atom.xml" rel="self"/>
  <link href="http://postgetme.github.io/"/>
  <updated>2013-08-19T00:06:21+08:00</updated>
  <id>http://postgetme.github.io/</id>
  <author>
    <name><![CDATA[MeiLin]]></name>
    
  </author>
  <generator uri="http://octopress.org/">Octopress</generator>

  
  <entry>
    <title type="html"><![CDATA[分频器总结]]></title>
    <link href="http://postgetme.github.io/blog/2013/08/11/divider/"/>
    <updated>2013-08-11T15:17:00+08:00</updated>
    <id>http://postgetme.github.io/blog/2013/08/11/divider</id>
    <content type="html"><![CDATA[<h2>索引</h2>

<ul>
<li><a href="#divider_1">D触发器2分频</a></li>
<li><a href="#divider_2">计数器2分频</a></li>
<li><a href="#divider_3">D触发器4分频</a></li>
<li><a href="#divider_4">计数器4分频</a></li>
<li><a href="#divider_5">计数器6分频写法1</a></li>
<li><a href="#divider_6">计数器6分频写法2</a></li>
<li><a href="#divider_7">非等占空比3分频</a></li>
<li><a href="#divider_8">等占空比3分频</a></li>
</ul>


<h2 id="divider_1">D触发器2分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_1.v)</span> <a href='/downloads/code/divider/divider_1.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_1</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="o">~</span><span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_1_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_1_simulation.png" alt="image" /></p>

<h2 id="divider_2">计数器2分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_2.v)</span> <a href='/downloads/code/divider/divider_2.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_2</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="n">r_cnt</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_div_clk</span> <span class="o">=</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_2_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_2_simulation.png" alt="image" /></p>

<h2 id="divider_3">D触发器4分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_3.v)</span> <a href='/downloads/code/divider/divider_3.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_3</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="n">r_temp_clk</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                    <span class="n">r_temp_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="n">r_temp_clk</span><span class="p">;</span>
</span><span class='line'>                    <span class="n">r_temp_clk</span> <span class="o">&lt;=</span> <span class="o">~</span><span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_3_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_3_simulation.png" alt="image" /></p>

<h2 id="divider_4">计数器4分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_4.v)</span> <a href='/downloads/code/divider/divider_4.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_4</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="n">r_cnt</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_div_clk</span> <span class="o">=</span> <span class="n">r_cnt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_4_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_4_simulation.png" alt="image" /></p>

<h2 id="divider_5">计数器6分频写法1</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_5.v)</span> <a href='/downloads/code/divider/divider_5.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_5</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                    <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt</span> <span class="o">&lt;</span> <span class="mh">2</span><span class="p">)</span>
</span><span class='line'>                        <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="n">r_cnt</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>                    <span class="k">else</span>
</span><span class='line'>                        <span class="k">begin</span>
</span><span class='line'>                            <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="o">~</span><span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>                            <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                        <span class="k">end</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_5_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_5_simulation.png" alt="image" /></p>

<h2 id="divider_6">计数器6分频写法2</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_6.v)</span> <a href='/downloads/code/divider/divider_6.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_6</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt</span> <span class="o">==</span> <span class="mh">5</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span>
</span><span class='line'>                    <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="n">r_cnt</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">2</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_6_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_6_simulation.png" alt="image" /></p>

<h2 id="divider_7">非等占空比3分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_7.v)</span> <a href='/downloads/code/divider/divider_7.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_7</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cnt</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt</span> <span class="o">==</span> <span class="mh">2</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span>
</span><span class='line'>                    <span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="n">r_cnt</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span>
</span><span class='line'>                    <span class="n">o_div_clk</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_7_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_7_simulation.png" alt="image" /></p>

<h2 id="divider_8">等占空比3分频</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (divider_8.v)</span> <a href='/downloads/code/divider/divider_8.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
<span class='line-number'>30</span>
<span class='line-number'>31</span>
<span class='line-number'>32</span>
<span class='line-number'>33</span>
<span class='line-number'>34</span>
<span class='line-number'>35</span>
<span class='line-number'>36</span>
<span class='line-number'>37</span>
<span class='line-number'>38</span>
<span class='line-number'>39</span>
<span class='line-number'>40</span>
<span class='line-number'>41</span>
<span class='line-number'>42</span>
<span class='line-number'>43</span>
<span class='line-number'>44</span>
<span class='line-number'>45</span>
<span class='line-number'>46</span>
<span class='line-number'>47</span>
<span class='line-number'>48</span>
<span class='line-number'>49</span>
<span class='line-number'>50</span>
<span class='line-number'>51</span>
<span class='line-number'>52</span>
<span class='line-number'>53</span>
<span class='line-number'>54</span>
<span class='line-number'>55</span>
<span class='line-number'>56</span>
<span class='line-number'>57</span>
<span class='line-number'>58</span>
<span class='line-number'>59</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">divider_8</span> <span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_rst_n</span><span class="p">,</span> <span class="n">o_div_clk</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_rst_n</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="n">o_div_clk</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cnt1</span><span class="p">,</span> <span class="n">r_cnt2</span><span class="p">;</span>   <span class="c1">//change registers width when K changed </span>
</span><span class='line'>    <span class="kt">reg</span> <span class="n">r_clk1</span><span class="p">,</span> <span class="n">r_clk2</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="c1">//3=2K+1,K=1</span>
</span><span class='line'>    <span class="k">parameter</span> <span class="no">K</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="c1">//posedge</span>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>              <span class="n">r_cnt1</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt1</span> <span class="o">==</span> <span class="mh">2</span> <span class="o">*</span> <span class="no">K</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_cnt1</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span>
</span><span class='line'>                    <span class="n">r_cnt1</span> <span class="o">&lt;=</span> <span class="n">r_cnt1</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_clk1</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt1</span> <span class="o">==</span> <span class="no">K</span> <span class="o">-</span> <span class="mh">1</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_clk1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt1</span> <span class="o">==</span> <span class="mh">2</span> <span class="o">*</span> <span class="no">K</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_clk1</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="c1">//negedge</span>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">negedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>              <span class="n">r_cnt2</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>              <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt2</span> <span class="o">==</span> <span class="mh">2</span> <span class="o">*</span> <span class="no">K</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_cnt2</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>              <span class="k">else</span>
</span><span class='line'>                <span class="n">r_cnt2</span> <span class="o">&lt;=</span> <span class="n">r_cnt2</span> <span class="o">+</span> <span class="mh">1&#39;b1</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">negedge</span> <span class="n">i_clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_rst_n</span><span class="p">)</span>
</span><span class='line'>              <span class="n">r_clk2</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt2</span> <span class="o">==</span> <span class="no">K</span> <span class="o">-</span> <span class="mh">1</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_clk2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>                <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">r_cnt2</span> <span class="o">==</span> <span class="mh">2</span> <span class="o">*</span> <span class="no">K</span><span class="p">)</span>
</span><span class='line'>                    <span class="n">r_clk2</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_div_clk</span> <span class="o">=</span> <span class="n">r_clk1</span> <span class="o">&amp;</span> <span class="n">r_clk2</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_8_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/%E5%88%86%E9%A2%91%E5%99%A8/divider_8_simulation.png" alt="image" /></p>
]]></content>
  </entry>
  
  <entry>
    <title type="html"><![CDATA[38译码器的15种写法]]></title>
    <link href="http://postgetme.github.io/blog/2013/08/04/decoder38/"/>
    <updated>2013-08-04T21:30:00+08:00</updated>
    <id>http://postgetme.github.io/blog/2013/08/04/decoder38</id>
    <content type="html"><![CDATA[<p>本文不断变换写法来实现一个38译码器，目的只是想通过此过程来快速的掌握Verilog语法要点。为了实现更多的写法变化以及覆盖更多的Verilog语法要点，我给通常的38译码器增加了一个<code>i_opt</code>信号用来控制输出是否反转。文中所有的例子都是可综合的，且通过了开发板验。所有写法的Simulation图都是一样的，所以我只在标准定法中有贴出。</p>

<h2>索引</h2>

<ul>
<li><a href="#decoder38_1">标准写法</a></li>
<li><a href="#decoder38_2">两个always</a></li>
<li><a href="#decoder38_3">一个always搞定</a></li>
<li><a href="#decoder38_4">改成if else</a></li>
<li><a href="#decoder38_5">只用assign</a></li>
<li><a href="#decoder38_6">for循环1</a></li>
<li><a href="#decoder38_7">for循环2</a></li>
<li><a href="#decoder38_8">两行代码搞定</a></li>
<li><a href="#decoder38_9">一行代码搞定</a></li>
<li><a href="#decoder38_10">调用function</a></li>
<li><a href="#decoder38_11">调用task</a></li>
<li><a href="#decoder38_12">调用module</a></li>
<li><a href="#decoder38_13">原理图方式</a></li>
<li><a href="#decoder38_14">真值表描述</a></li>
<li><a href="#decoder38_15">门级描述</a></li>
</ul>


<h2 id="decoder38_1">标准写法</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_1.v)</span> <a href='/downloads/code/decoder38/decoder38_1.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_1</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">case</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                <span class="mh">3&#39;b000</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11111110</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b001</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11111101</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b010</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11111011</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b011</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11110111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b100</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11101111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b101</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11011111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b110</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b10111111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3&#39;b111</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b01111111</span><span class="p">;</span>
</span><span class='line'>                <span class="k">default</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b11111111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">endcase</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">r_y</span> <span class="o">:</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_1_rtl.png" alt="image" /></p>

<h3>Simulation</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_simulation.png" alt="image" /></p>

<h2 id="decoder38_2">两个always</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_2.v)</span> <a href='/downloads/code/decoder38/decoder38_2.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
<span class='line-number'>30</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_2</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">case</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d3</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d4</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d5</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d6</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d7</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="k">default</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;hff</span><span class="p">;</span>
</span><span class='line'>            <span class="k">endcase</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_opt</span> <span class="k">or</span> <span class="n">r_y</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="o">~</span><span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_3">一个always搞定</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_3.v)</span> <a href='/downloads/code/decoder38/decoder38_3.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_3</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">case</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d3</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d4</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d5</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d6</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d7</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="k">default</span><span class="o">:</span> <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;hff</span><span class="p">;</span>
</span><span class='line'>            <span class="k">endcase</span>
</span><span class='line'>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="o">~</span><span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_4">改成if else</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_4.v)</span> <a href='/downloads/code/decoder38/decoder38_4.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
<span class='line-number'>30</span>
<span class='line-number'>31</span>
<span class='line-number'>32</span>
<span class='line-number'>33</span>
<span class='line-number'>34</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_4</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d6</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d7</span><span class="p">)</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;hff</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="o">~</span><span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_4_rtl.png" alt="image" /></p>

<h2 id="decoder38_5">只用assign</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_5.v)</span> <a href='/downloads/code/decoder38/decoder38_5.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_5</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">w_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d6</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span> <span class="o">:</span>
</span><span class='line'>                 <span class="p">(</span><span class="n">i_sel</span> <span class="o">==</span> <span class="mh">3</span><span class="mi">&#39;d7</span><span class="p">)</span> <span class="o">?</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span> <span class="o">:</span>
</span><span class='line'>                 <span class="mh">8&#39;b1111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">w_y</span> <span class="o">:</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_6">for循环1</h2>


<p>一直以为for循环是不可综合的，事实并非如此。不过，从Rtl中可以看到，for循环使用了8个32位宽的寄存器，比较浪费资源。</p>

<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_6.v)</span> <a href='/downloads/code/decoder38/decoder38_6.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_6</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>    <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">8</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mh">1</span><span class="p">)</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                        <span class="n">r_y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                    <span class="k">else</span>
</span><span class='line'>                        <span class="n">r_y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">r_y</span> <span class="o">:</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_6_rtl.png" alt="image" /></p>

<h2 id="decoder38_7">for循环2</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_7.v)</span> <a href='/downloads/code/decoder38/decoder38_7.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_7</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>    <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="n">r_y</span> <span class="o">=</span> <span class="mh">8&#39;hff</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>            <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">8</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mh">1</span><span class="p">)</span>
</span><span class='line'>                <span class="k">begin</span>
</span><span class='line'>                    <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                        <span class="n">r_y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</span><span class='line'>                <span class="k">end</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">r_y</span> <span class="o">:</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_8">两行代码搞定</h2>


<p>这个例子使用了移位操作，使得代码长度明显缩短了。从Rtl看，生成了硬件移位器，我起先还不知道FPGA内部有硬件移位器这种资源，查了一下资料，说FPGA内部是可以通过RAM块生成移位器的，接着我将器件换成MAXII系列EPLD来编译，奇怪的是，同样还是生成了移位器，可是MAXII系列器件内部是没有RAM资源的，我想也许是生成了桶型移位器吧，后来我也没有深究了。不知道这种写法可不可取？</p>

<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_8.v)</span> <a href='/downloads/code/decoder38/decoder38_8.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_8</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">w_y</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mh">8</span><span class="mi">&#39;d1</span> <span class="o">&lt;&lt;</span> <span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">w_y</span> <span class="o">:</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_8_rtl.png" alt="image" /></p>

<h2 id="decoder38_9">一行代码搞定</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_9.v)</span> <a href='/downloads/code/decoder38/decoder38_9.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_9</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="p">(</span><span class="mh">8</span><span class="mi">&#39;d1</span> <span class="o">&lt;&lt;</span> <span class="n">i_sel</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="mh">8</span><span class="mi">&#39;d1</span> <span class="o">&lt;&lt;</span> <span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_10">调用function</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_10.v)</span> <a href='/downloads/code/decoder38/decoder38_10.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_10</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">if</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="o">~</span><span class="n">base_decoder38</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>            <span class="k">else</span>
</span><span class='line'>                <span class="n">o_y</span> <span class="o">=</span> <span class="n">base_decoder38</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">function</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">base_decoder38</span><span class="p">;</span>
</span><span class='line'>        <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="n">base_decoder38</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mh">8</span><span class="mi">&#39;d1</span> <span class="o">&lt;&lt;</span> <span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">endfunction</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_11">调用task</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_11.v)</span> <a href='/downloads/code/decoder38/decoder38_11.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_11</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="n">base_decoder38</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">r_y</span><span class="p">);</span>
</span><span class='line'>            <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">r_y</span> <span class="o">:</span> <span class="n">r_y</span><span class="p">;</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">task</span> <span class="n">base_decoder38</span><span class="p">;</span>
</span><span class='line'>        <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>        <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="n">o_y</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mh">8</span><span class="mi">&#39;d1</span> <span class="o">&lt;&lt;</span> <span class="n">i_sel</span><span class="p">);</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">endtask</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p>同上</p>

<h2 id="decoder38_12">调用module</h2>


<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_12.v)</span> <a href='/downloads/code/decoder38/decoder38_12.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_12</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>    <span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">assign</span> <span class="n">o_y</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_opt</span> <span class="o">==</span> <span class="mh">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">w_y</span> <span class="o">:</span> <span class="n">w_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="n">decoder38_12_base</span> <span class="n">decoder38_12_base_entity</span> <span class="p">(.</span><span class="n">i_sel</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">),</span> <span class="p">.</span><span class="n">o_y</span> <span class="p">(</span><span class="n">w_y</span><span class="p">));</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div>
<div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_12_base.v)</span> <a href='/downloads/code/decoder38/decoder38_12_base.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_12_base</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">case</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">)</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d3</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d4</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d5</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d6</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d7</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="k">default</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>            <span class="k">endcase</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_12_rtl.png" alt="image" />
<img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_12_base_rtl.png" alt="image" /></p>

<h2 id="decoder38_13">原理图方式</h2>


<p>好久没画原理图了，在Quartus中画原理图又让我找回了一点点感觉，特意增加了链接，点击可直接查看大图。</p>

<h3>原理图</h3>

<p><a href="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_13_bdf.png"><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_13_bdf.png" alt="image" /></a></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_13_rtl.png" alt="image" /></p>

<h2 id="decoder38_14">真值表描述</h2>


<p>不知道以前是在哪看到的，说Quartus支持真值表文件描述，结果到写的时侯，找了一圈，才发现Quartus没有这个功能，好在，搜索的过程中发现AHDL支持真值表描述，于是我就用AHDL写了一个，写完后突然想起来，其实Verilog也有类似的写法，于是我又用Verilog写了一个。两种语言的写法很相似，它们生成的Rtl也是一样的。可以发现，用真值表描述，电路最简。（由于<code>pygments</code>和<code>gist</code>都不支持AHDL语言，所以AHDL代码没有语法高亮。）</p>

<h3>AHDL</h3>

<p>``` text (decoder38_14.tdf) <a href="http://postget.me/downloads/code/decoder38/decoder38_14.tdf">http://postget.me/downloads/code/decoder38/decoder38_14.tdf</a> download
SUBDESIGN decoder38_14
(</p>

<pre><code>i_sel[2..0] : INPUT;
i_opt : INPUT;
o_y[7..0] : OUTPUT;
</code></pre>

<p>)</p>

<p>BEGIN</p>

<pre><code>TABLE
    i_sel[2..0], i_opt =&gt; o_y[7..0];
    0, 0 =&gt; B"11111110";
    1, 0 =&gt; B"11111101";
    2, 0 =&gt; B"11111011";
    3, 0 =&gt; B"11110111";
    4, 0 =&gt; B"11101111";
    5, 0 =&gt; B"11011111";
    6, 0 =&gt; B"10111111";
    7, 0 =&gt; B"01111111";
    0, 1 =&gt; B"00000001";
    1, 1 =&gt; B"00000010";
    2, 1 =&gt; B"00000100";
    3, 1 =&gt; B"00001000";
    4, 1 =&gt; B"00010000";
    5, 1 =&gt; B"00100000";
    6, 1 =&gt; B"01000000";
    7, 1 =&gt; B"10000000";
END TABLE;
</code></pre>

<p>END;
```</p>

<h3>Verilog</h3>

<p><div class='bogus-wrapper'><notextile><figure class='code'><figcaption><span> (decoder38_14.v)</span> <a href='/downloads/code/decoder38/decoder38_14.v'>download</a></figcaption>
 <div class="highlight"><table><tr><td class="gutter"><pre class="line-numbers"><span class='line-number'>1</span>
<span class='line-number'>2</span>
<span class='line-number'>3</span>
<span class='line-number'>4</span>
<span class='line-number'>5</span>
<span class='line-number'>6</span>
<span class='line-number'>7</span>
<span class='line-number'>8</span>
<span class='line-number'>9</span>
<span class='line-number'>10</span>
<span class='line-number'>11</span>
<span class='line-number'>12</span>
<span class='line-number'>13</span>
<span class='line-number'>14</span>
<span class='line-number'>15</span>
<span class='line-number'>16</span>
<span class='line-number'>17</span>
<span class='line-number'>18</span>
<span class='line-number'>19</span>
<span class='line-number'>20</span>
<span class='line-number'>21</span>
<span class='line-number'>22</span>
<span class='line-number'>23</span>
<span class='line-number'>24</span>
<span class='line-number'>25</span>
<span class='line-number'>26</span>
<span class='line-number'>27</span>
<span class='line-number'>28</span>
<span class='line-number'>29</span>
</pre></td><td class='code'><pre><code class='v'><span class='line'><span class="k">module</span> <span class="n">decoder38_14_2</span> <span class="p">(</span><span class="n">i_sel</span><span class="p">,</span> <span class="n">i_opt</span><span class="p">,</span> <span class="n">o_y</span><span class="p">);</span>
</span><span class='line'>    <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i_sel</span><span class="p">;</span>
</span><span class='line'>    <span class="k">input</span> <span class="n">i_opt</span><span class="p">;</span>
</span><span class='line'>    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o_y</span><span class="p">;</span>
</span><span class='line'>
</span><span class='line'>    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="n">i_sel</span> <span class="k">or</span> <span class="n">i_opt</span><span class="p">)</span>
</span><span class='line'>        <span class="k">begin</span>
</span><span class='line'>            <span class="k">case</span> <span class="p">({</span><span class="n">i_sel</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">i_opt</span><span class="p">})</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1110</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1101</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_1011</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1111</span><span class="n">_0111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1110</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1101</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d6</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1011</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d7</span><span class="p">,</span> <span class="mh">1&#39;b0</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0111</span><span class="n">_1111</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0000</span><span class="n">_0001</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0000</span><span class="n">_0010</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0000</span><span class="n">_0100</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0000</span><span class="n">_1000</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0001</span><span class="n">_0000</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0010</span><span class="n">_0000</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d6</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b0100</span><span class="n">_0000</span><span class="p">;</span>
</span><span class='line'>                <span class="mh">3</span><span class="mi">&#39;d7</span><span class="p">,</span> <span class="mh">1&#39;b1</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;b1000</span><span class="n">_0000</span><span class="p">;</span>
</span><span class='line'>                <span class="k">default</span><span class="o">:</span> <span class="n">o_y</span> <span class="o">=</span> <span class="mh">8&#39;hff</span><span class="p">;</span>
</span><span class='line'>            <span class="k">endcase</span>
</span><span class='line'>        <span class="k">end</span>
</span><span class='line'>
</span><span class='line'><span class="k">endmodule</span>
</span></code></pre></td></tr></table></div></figure></notextile></div></p>

<h3>Rtl</h3>

<p><img src="https://dl.dropboxusercontent.com/u/128996895/Blog/38%E8%AF%91%E7%A0%81%E5%99%A8/decoder_14_rtl.png" alt="image" /></p>

<h2 id="decoder38_15">门级描述</h2>


<h3>Verilog</h3>

<p>太复杂，不写了。</p>

<h3>Rtl</h3>

<p>同上。</p>
]]></content>
  </entry>
  
</feed>
