# do DE10_LITE_Golden_Top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:50 on Mar 30,2023
# vlog -work work DE10_LITE_Golden_Top.vo 
# -- Compiling module DE10_LITE_Golden_Top
# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 13:48:53 on Mar 30,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:53 on Mar 30,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module DE10_LITE_Golden_Top_vlg_vec_tst
# 
# Top level modules:
# 	DE10_LITE_Golden_Top_vlg_vec_tst
# End time: 13:48:53 on Mar 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DE10_LITE_Golden_Top_vlg_vec_tst 
# Start time: 13:48:54 on Mar 30,2023
# Loading work.DE10_LITE_Golden_Top_vlg_vec_tst
# Loading work.DE10_LITE_Golden_Top
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) Waveform.vwf.vt(84): [TFMPC] - Too few port connections. Expected 40, found 36.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1 File: DE10_LITE_Golden_Top.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Too few port connections. Expected 20, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdoutap'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 69355 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 140000 ps
# Simulation time: 140000 ps
# Simulation time: 140000 ps
# Simulation time: 140000 ps
# Simulation time: 140000 ps
