[SETTINGS]
UUT_module%RX%
TB_module%RX_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\aldec\HP2VGA_Sim\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%RX_TB.v%
MACRO_FILE%RX_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%HP2VGA_Sim%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
O_CLK%in%wire%NO%NOCLK%
ENABLE%in%wire%NO%NOCLK%
BRAM_DIN%out%[7:0]wire%NO%NOCLK%
BRAM_ADDR%out%[13:0]reg%NO%NOCLK%
BRAM_WE%out%wire%NO%NOCLK%
O_HS%in%wire%NO%NOCLK%
O_VS%in%wire%NO%NOCLK%
VIDEO%in%[9:0]wire%NO%NOCLK%
PULSE_1HZ%out%wire%NO%NOCLK%
SYNC%out%wire%NO%NOCLK%
O_VISIBLE%out%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


