

================================================================
== Vivado HLS Report for 'iiccomm4'
================================================================
* Date:           Tue Aug 21 16:31:20 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm4
* Solution:       iiccomm4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- memset_sensorData  |         5|         5|         1|          -|          -|         6|    no    |
        |- Loop 2             |  30000000|  30000000|         1|          -|          -|  30000000|    no    |
        |- Loop 3             |    500000|    500000|         1|          -|          -|    500000|    no    |
        |- Loop 4             |         ?|         ?|    500017|          -|          -|         ?|    no    |
        | + Loop 4.1          |    500000|    500000|         1|          -|          -|    500000|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / (tmp_2)
	57  / (!tmp_2)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / (tmp_4)
	67  / (!tmp_4)
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / (tmp_6)
	93  / (!tmp_6)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / (tmp_9)
	85  / (!tmp_9)
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	76  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !37"
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue) nounwind, !map !43"
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue) nounwind, !map !47"
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue) nounwind, !map !51"
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1) nounwind, !map !55"
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_val2) nounwind, !map !59"
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_msb) nounwind, !map !63"
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_lsb) nounwind, !map !67"
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_xlsb) nounwind, !map !71"
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temp_msb) nounwind, !map !75"
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temp_lsb) nounwind, !map !79"
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temp_xlsb) nounwind, !map !83"
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %operation) nounwind, !map !87"
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dummy_4 = alloca i8, align 1"
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm4_str) nounwind"
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sensorData = alloca [6 x i32], align 16" [iiccomm4.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:47]
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:51]
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:52]
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:53]
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:54]
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_val2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:55]
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %operation, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:56]
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:57]
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:58]
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:59]
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temp_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:60]
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temp_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:61]
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temp_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:62]
ST_1 : Operation 128 [1/1] (1.76ns)   --->   "br label %meminst"

 <State 2> : 3.50ns
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]" [iiccomm4.cpp:70]
ST_2 : Operation 130 [1/1] (1.65ns)   --->   "%indvarinc = add i3 %invdar, 1" [iiccomm4.cpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = zext i3 %invdar to i64" [iiccomm4.cpp:70]
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sensorData_addr = getelementptr [6 x i32]* %sensorData, i64 0, i64 %tmp" [iiccomm4.cpp:70]
ST_2 : Operation 133 [1/1] (2.32ns)   --->   "store i32 0, i32* %sensorData_addr, align 4" [iiccomm4.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 134 [1/1] (1.13ns)   --->   "%tmp_1 = icmp eq i3 %invdar, -3" [iiccomm4.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_sensorData_st) nounwind"
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %meminst" [iiccomm4.cpp:70]
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 268436552"
ST_2 : Operation 139 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 140 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 141 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 142 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 143 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 144 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 145 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436552"
ST_9 : Operation 147 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_1)" [iiccomm4.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436552"
ST_9 : Operation 149 [1/1] (3.50ns)   --->   "%iic_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 150 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue, i32 %iic_addr_1_read)" [iiccomm4.cpp:75]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 268436552"
ST_10 : Operation 152 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_3, i32 15, i4 -1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 268436552"
ST_11 : Operation 154 [5/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 155 [4/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 156 [3/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 157 [2/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 158 [1/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%iic_addr_5 = getelementptr i32* %iic, i64 268436552"
ST_16 : Operation 160 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 161 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 162 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 163 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 164 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 165 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 166 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%iic_addr34 = getelementptr i32* %iic, i64 268436552"
ST_23 : Operation 168 [1/1] (3.50ns)   --->   "%iic_addr34_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr34)" [iiccomm4.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%iic_addr_6 = getelementptr i32* %iic, i64 268436544"
ST_23 : Operation 170 [1/1] (3.50ns)   --->   "%iic_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 171 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue, i32 %iic_addr34_read)" [iiccomm4.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%iic_addr_7 = getelementptr i32* %iic, i64 268436544"
ST_24 : Operation 173 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_7, i32 2, i4 -1)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%iic_addr_9 = getelementptr i32* %iic, i64 268436544"
ST_24 : Operation 175 [1/1] (3.50ns)   --->   "%iic_addr_1_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_9, i32 1)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%iic_addr_8 = getelementptr i32* %iic, i64 268436544"
ST_25 : Operation 177 [5/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%iic_addr_10 = getelementptr i32* %iic, i64 268436544"
ST_25 : Operation 179 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_10, i32 1, i4 -1)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 180 [4/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%iic_addr_11 = getelementptr i32* %iic, i64 268436544"
ST_26 : Operation 182 [5/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 183 [3/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 184 [4/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 185 [2/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 186 [3/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 187 [1/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 188 [2/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 189 [1/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm4.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%iic_addr_12 = getelementptr i32* %iic, i64 268436544"
ST_31 : Operation 191 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 192 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%iic_addr_14 = getelementptr i32* %iic, i64 268436545"
ST_32 : Operation 194 [7/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 195 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 196 [6/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 197 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 198 [5/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 199 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 200 [4/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 201 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 202 [3/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 203 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 204 [2/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%iic_addr_13 = getelementptr i32* %iic, i64 268436544"
ST_38 : Operation 206 [1/1] (3.50ns)   --->   "%iic_addr_13_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_13)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 207 [1/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%iic_addr_15 = getelementptr i32* %iic, i64 268436545"
ST_39 : Operation 209 [1/1] (3.50ns)   --->   "%iic_addr_15_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_15)" [iiccomm4.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%iic_addr_16 = getelementptr i32* %iic, i64 268436546"
ST_39 : Operation 211 [1/1] (3.50ns)   --->   "%iic_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_16, i32 1)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 212 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue, i32 %iic_addr_13_read)" [iiccomm4.cpp:88]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 213 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1, i32 %iic_addr_15_read)" [iiccomm4.cpp:92]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%iic_addr_17 = getelementptr i32* %iic, i64 268436546"
ST_40 : Operation 215 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_17, i32 492, i4 -1)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%iic_addr_19 = getelementptr i32* %iic, i64 268436546"
ST_40 : Operation 217 [1/1] (3.50ns)   --->   "%iic_addr_3_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_19, i32 1)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 3.50ns
ST_41 : Operation 218 [1/1] (0.00ns)   --->   "%iic_addr_18 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 219 [5/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 220 [1/1] (0.00ns)   --->   "%iic_addr_20 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 221 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_20, i32 224, i4 -1)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%iic_addr_22 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 223 [1/1] (3.50ns)   --->   "%iic_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_22, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 3.50ns
ST_42 : Operation 224 [4/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%iic_addr_21 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 226 [5/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%iic_addr_23 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 228 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_23, i32 182, i4 -1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%iic_addr_25 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 230 [1/1] (3.50ns)   --->   "%iic_addr_3_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_25, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 231 [3/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 232 [4/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 233 [1/1] (0.00ns)   --->   "%iic_addr_24 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 234 [5/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 235 [1/1] (0.00ns)   --->   "%iic_addr_26 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 236 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_26, i32 492, i4 -1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 237 [1/1] (0.00ns)   --->   "%iic_addr_28 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 238 [1/1] (3.50ns)   --->   "%iic_addr_3_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_28, i32 1)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 239 [2/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 240 [3/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 241 [4/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%iic_addr_27 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 243 [5/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 244 [1/1] (0.00ns)   --->   "%iic_addr_29 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 245 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_29, i32 242, i4 -1)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 246 [1/1] (0.00ns)   --->   "%iic_addr_31 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 247 [1/1] (3.50ns)   --->   "%iic_addr_3_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_31, i32 1)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 248 [1/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm4.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 249 [2/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 250 [3/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 251 [4/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%iic_addr_30 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 253 [5/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%iic_addr_32 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 255 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_32, i32 0, i4 -1)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 256 [1/1] (0.00ns)   --->   "%iic_addr_34 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 257 [1/1] (3.50ns)   --->   "%iic_addr_3_req14 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_34, i32 1)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 258 [1/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm4.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 259 [2/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 260 [3/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 261 [4/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%iic_addr_33 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 263 [5/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "%iic_addr_35 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 265 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_35, i32 492, i4 -1)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "%iic_addr_37 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 267 [1/1] (3.50ns)   --->   "%iic_addr_3_req16 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_37, i32 1)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 268 [1/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 269 [2/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 270 [3/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 271 [4/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 272 [1/1] (0.00ns)   --->   "%iic_addr_36 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 273 [5/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 274 [1/1] (0.00ns)   --->   "%iic_addr_38 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 275 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_38, i32 244, i4 -1)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 276 [1/1] (0.00ns)   --->   "%iic_addr_40 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 277 [1/1] (3.50ns)   --->   "%iic_addr_3_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_40, i32 1)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 278 [1/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 279 [2/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 280 [3/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 281 [4/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 282 [1/1] (0.00ns)   --->   "%iic_addr_39 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 283 [5/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 284 [1/1] (0.00ns)   --->   "%iic_addr_41 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 285 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_41, i32 39, i4 -1)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 286 [1/1] (0.00ns)   --->   "%iic_addr_43 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 287 [1/1] (3.50ns)   --->   "%iic_addr_3_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_43, i32 1)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 288 [1/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm4.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 289 [2/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 290 [3/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 291 [4/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%iic_addr_42 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 293 [5/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%iic_addr_44 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 295 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_44, i32 492, i4 -1)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%iic_addr_46 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 297 [1/1] (3.50ns)   --->   "%iic_addr_3_req22 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_46, i32 1)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 3.50ns
ST_50 : Operation 298 [1/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm4.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 299 [2/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 300 [3/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 301 [4/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 302 [1/1] (0.00ns)   --->   "%iic_addr_45 = getelementptr i32* %iic, i64 268436546"
ST_50 : Operation 303 [5/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 304 [1/1] (0.00ns)   --->   "%iic_addr_47 = getelementptr i32* %iic, i64 268436546"
ST_50 : Operation 305 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_47, i32 245, i4 -1)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 306 [1/1] (0.00ns)   --->   "%iic_addr_49 = getelementptr i32* %iic, i64 268436546"
ST_50 : Operation 307 [1/1] (3.50ns)   --->   "%iic_addr_3_req24 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_49, i32 1)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 3.50ns
ST_51 : Operation 308 [1/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm4.cpp:106]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 309 [2/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 310 [3/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 311 [4/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%iic_addr_48 = getelementptr i32* %iic, i64 268436546"
ST_51 : Operation 313 [5/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 314 [1/1] (0.00ns)   --->   "%iic_addr_50 = getelementptr i32* %iic, i64 268436546"
ST_51 : Operation 315 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_50, i32 32, i4 -1)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 316 [1/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm4.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 317 [2/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 318 [3/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 319 [4/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "%iic_addr_51 = getelementptr i32* %iic, i64 268436546"
ST_52 : Operation 321 [5/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 322 [1/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm4.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 323 [2/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 324 [3/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 325 [4/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 326 [1/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm4.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 327 [2/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 328 [3/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 329 [1/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm4.cpp:112]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 330 [2/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 3.50ns
ST_56 : Operation 331 [1/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm4.cpp:113]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_60) nounwind"
ST_56 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccomm4.hpp:57->iiccomm4.cpp:115]
ST_56 : Operation 334 [1/1] (1.76ns)   --->   "br label %2" [./iiccomm4.hpp:61->iiccomm4.cpp:115]

 <State 57> : 3.50ns
ST_57 : Operation 335 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i25 [ 0, %1 ], [ %ctr_V, %3 ]"
ST_57 : Operation 336 [1/1] (2.45ns)   --->   "%tmp_2 = icmp eq i25 %p_014_0_i, -3554432" [./iiccomm4.hpp:61->iiccomm4.cpp:115]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30000000, i64 30000000, i64 30000000) nounwind"
ST_57 : Operation 338 [1/1] (2.34ns)   --->   "%ctr_V = add i25 %p_014_0_i, 1" [./iiccomm4.hpp:61->iiccomm4.cpp:115]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"delay_until_ms<600ull, 50000000ull>.exit", label %3" [./iiccomm4.hpp:61->iiccomm4.cpp:115]
ST_57 : Operation 340 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:115]
ST_57 : Operation 341 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:115]
ST_57 : Operation 342 [1/1] (0.00ns)   --->   "br label %2" [./iiccomm4.hpp:61->iiccomm4.cpp:115]
ST_57 : Operation 343 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_60, i32 %rbegin) nounwind"
ST_57 : Operation 344 [1/1] (0.00ns)   --->   "%iic_addr_52 = getelementptr i32* %iic, i64 268436546"
ST_57 : Operation 345 [1/1] (3.50ns)   --->   "%iic_addr_3_req26 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_52, i32 1)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "%iic_addr_53 = getelementptr i32* %iic, i64 268436546"
ST_58 : Operation 347 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_53, i32 492, i4 -1)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%iic_addr_55 = getelementptr i32* %iic, i64 268436546"
ST_58 : Operation 349 [1/1] (3.50ns)   --->   "%iic_addr_3_req28 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_55, i32 1)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 350 [1/1] (0.00ns)   --->   "%iic_addr_54 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 351 [5/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%iic_addr_56 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 353 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_56, i32 247, i4 -1)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 354 [1/1] (0.00ns)   --->   "%iic_addr_58 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 355 [1/1] (3.50ns)   --->   "%iic_addr_3_req30 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_58, i32 1)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 356 [4/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 357 [1/1] (0.00ns)   --->   "%iic_addr_57 = getelementptr i32* %iic, i64 268436546"
ST_60 : Operation 358 [5/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 359 [1/1] (0.00ns)   --->   "%iic_addr_59 = getelementptr i32* %iic, i64 268436546"
ST_60 : Operation 360 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_59, i32 493, i4 -1)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 361 [1/1] (0.00ns)   --->   "%iic_addr_61 = getelementptr i32* %iic, i64 268436546"
ST_60 : Operation 362 [1/1] (3.50ns)   --->   "%iic_addr_3_req32 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_61, i32 1)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 363 [3/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 364 [4/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 365 [1/1] (0.00ns)   --->   "%iic_addr_60 = getelementptr i32* %iic, i64 268436546"
ST_61 : Operation 366 [5/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 367 [1/1] (0.00ns)   --->   "%iic_addr_62 = getelementptr i32* %iic, i64 268436546"
ST_61 : Operation 368 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_62, i32 518, i4 -1)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 369 [2/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 370 [3/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 371 [4/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 372 [1/1] (0.00ns)   --->   "%iic_addr_63 = getelementptr i32* %iic, i64 268436546"
ST_62 : Operation 373 [5/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 374 [1/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm4.cpp:120]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 375 [2/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 376 [3/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 377 [4/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 378 [1/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm4.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 379 [2/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 380 [3/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 3.50ns
ST_65 : Operation 381 [1/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm4.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 382 [2/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 3.50ns
ST_66 : Operation 383 [1/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm4.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 384 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_10) nounwind"
ST_66 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccomm4.hpp:57->iiccomm4.cpp:134]
ST_66 : Operation 386 [1/1] (1.76ns)   --->   "br label %4" [./iiccomm4.hpp:61->iiccomm4.cpp:134]

 <State 67> : 3.50ns
ST_67 : Operation 387 [1/1] (0.00ns)   --->   "%p_014_0_i9 = phi i19 [ 0, %"delay_until_ms<600ull, 50000000ull>.exit" ], [ %ctr_V_1, %5 ]"
ST_67 : Operation 388 [1/1] (2.43ns)   --->   "%tmp_4 = icmp eq i19 %p_014_0_i9, -24288" [./iiccomm4.hpp:61->iiccomm4.cpp:134]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 389 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind"
ST_67 : Operation 390 [1/1] (2.16ns)   --->   "%ctr_V_1 = add i19 %p_014_0_i9, 1" [./iiccomm4.hpp:61->iiccomm4.cpp:134]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %"delay_until_ms<10ull, 50000000ull>.exit10", label %5" [./iiccomm4.hpp:61->iiccomm4.cpp:134]
ST_67 : Operation 392 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:134]
ST_67 : Operation 393 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:134]
ST_67 : Operation 394 [1/1] (0.00ns)   --->   "br label %4" [./iiccomm4.hpp:61->iiccomm4.cpp:134]
ST_67 : Operation 395 [1/1] (0.00ns)   --->   "%rend7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_10, i32 %rbegin6) nounwind"
ST_67 : Operation 396 [1/1] (0.00ns)   --->   "%iic_addr_64 = getelementptr i32* %iic, i64 268436545"
ST_67 : Operation 397 [7/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 398 [6/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 399 [5/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 400 [4/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 401 [3/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 402 [2/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 403 [1/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 404 [1/1] (0.00ns)   --->   "%iic_addr_65 = getelementptr i32* %iic, i64 268436545"
ST_74 : Operation 405 [1/1] (3.50ns)   --->   "%iic_addr_65_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_65)" [iiccomm4.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 1.77ns
ST_75 : Operation 406 [1/1] (1.76ns)   --->   "br label %6" [iiccomm4.cpp:142]

 <State 76> : 3.50ns
ST_76 : Operation 407 [1/1] (0.00ns)   --->   "%storemerge1 = phi i32 [ %iic_addr_65_read, %"delay_until_ms<10ull, 50000000ull>.exit10" ], [ %iic_addr_69_read, %"delay_until_ms<10ull, 50000000ull>.exit" ]" [iiccomm4.cpp:137]
ST_76 : Operation 408 [1/1] (0.00ns)   --->   "%index = phi i32 [ 0, %"delay_until_ms<10ull, 50000000ull>.exit10" ], [ %index_1, %"delay_until_ms<10ull, 50000000ull>.exit" ]"
ST_76 : Operation 409 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_val2, i32 %storemerge1)" [iiccomm4.cpp:149]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %storemerge1, i32 6)" [iiccomm4.cpp:137]
ST_76 : Operation 411 [1/1] (0.00ns)   --->   "%storemerge = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %tmp_3, i6 0)" [iiccomm4.cpp:150]
ST_76 : Operation 412 [1/1] (0.00ns)   --->   "%storemerge_cast = zext i7 %storemerge to i32" [iiccomm4.cpp:150]
ST_76 : Operation 413 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %operation, i32 %storemerge_cast)" [iiccomm4.cpp:150]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 414 [1/1] (1.48ns)   --->   "%tmp_6 = icmp eq i7 %storemerge, 0" [iiccomm4.cpp:142]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 415 [1/1] (2.55ns)   --->   "%index_1 = add nsw i32 %index, 1" [iiccomm4.cpp:146]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %7, label %10" [iiccomm4.cpp:142]
ST_76 : Operation 417 [1/1] (0.00ns)   --->   "%iic_addr_66 = getelementptr i32* %iic, i64 268436547"
ST_76 : Operation 418 [7/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 419 [1/1] (0.00ns)   --->   "%sensorData_addr_2 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 0" [iiccomm4.cpp:153]
ST_76 : Operation 420 [2/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_2, align 16" [iiccomm4.cpp:153]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_76 : Operation 421 [1/1] (0.00ns)   --->   "%sensorData_addr_3 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 1" [iiccomm4.cpp:154]
ST_76 : Operation 422 [2/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_3, align 4" [iiccomm4.cpp:154]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 77> : 3.50ns
ST_77 : Operation 423 [6/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 78> : 3.50ns
ST_78 : Operation 424 [5/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 425 [4/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 426 [3/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 427 [2/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 82> : 3.50ns
ST_82 : Operation 428 [1/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_66, i32 1)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 83> : 3.50ns
ST_83 : Operation 429 [1/1] (0.00ns)   --->   "%iic_addr_67 = getelementptr i32* %iic, i64 268436547"
ST_83 : Operation 430 [1/1] (3.50ns)   --->   "%iic_addr_67_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_67)" [iiccomm4.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 84> : 2.32ns
ST_84 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %index to i64" [iiccomm4.cpp:145]
ST_84 : Operation 432 [1/1] (0.00ns)   --->   "%sensorData_addr_1 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 %tmp_7" [iiccomm4.cpp:145]
ST_84 : Operation 433 [1/1] (2.32ns)   --->   "store i32 %iic_addr_67_read, i32* %sensorData_addr_1, align 4" [iiccomm4.cpp:145]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 434 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_10) nounwind"
ST_84 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccomm4.hpp:57->iiccomm4.cpp:148]
ST_84 : Operation 436 [1/1] (1.76ns)   --->   "br label %8" [./iiccomm4.hpp:61->iiccomm4.cpp:148]

 <State 85> : 3.50ns
ST_85 : Operation 437 [1/1] (0.00ns)   --->   "%p_014_0_i5 = phi i19 [ 0, %7 ], [ %ctr_V_2, %9 ]"
ST_85 : Operation 438 [1/1] (2.43ns)   --->   "%tmp_9 = icmp eq i19 %p_014_0_i5, -24288" [./iiccomm4.hpp:61->iiccomm4.cpp:148]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 439 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind"
ST_85 : Operation 440 [1/1] (2.16ns)   --->   "%ctr_V_2 = add i19 %p_014_0_i5, 1" [./iiccomm4.hpp:61->iiccomm4.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"delay_until_ms<10ull, 50000000ull>.exit", label %9" [./iiccomm4.hpp:61->iiccomm4.cpp:148]
ST_85 : Operation 442 [1/1] (0.00ns)   --->   "%dummy_5 = load volatile i8* %dummy_4, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:148]
ST_85 : Operation 443 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_5, i8* %dummy_4, align 1" [./iiccomm4.hpp:62->iiccomm4.cpp:148]
ST_85 : Operation 444 [1/1] (0.00ns)   --->   "br label %8" [./iiccomm4.hpp:61->iiccomm4.cpp:148]
ST_85 : Operation 445 [1/1] (0.00ns)   --->   "%rend3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_10, i32 %rbegin2) nounwind"
ST_85 : Operation 446 [1/1] (0.00ns)   --->   "%iic_addr_68 = getelementptr i32* %iic, i64 268436545"
ST_85 : Operation 447 [7/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 86> : 3.50ns
ST_86 : Operation 448 [6/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 87> : 3.50ns
ST_87 : Operation 449 [5/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 88> : 3.50ns
ST_88 : Operation 450 [4/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 89> : 3.50ns
ST_89 : Operation 451 [3/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 90> : 3.50ns
ST_90 : Operation 452 [2/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 91> : 3.50ns
ST_91 : Operation 453 [1/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_68, i32 1)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 92> : 3.50ns
ST_92 : Operation 454 [1/1] (0.00ns)   --->   "%iic_addr_69 = getelementptr i32* %iic, i64 268436545"
ST_92 : Operation 455 [1/1] (3.50ns)   --->   "%iic_addr_69_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_69)" [iiccomm4.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 456 [1/1] (0.00ns)   --->   "br label %6" [iiccomm4.cpp:151]

 <State 93> : 2.32ns
ST_93 : Operation 457 [1/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_2, align 16" [iiccomm4.cpp:153]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 458 [1/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_3, align 4" [iiccomm4.cpp:154]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 459 [1/1] (0.00ns)   --->   "%sensorData_addr_4 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 2" [iiccomm4.cpp:155]
ST_93 : Operation 460 [2/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_4, align 8" [iiccomm4.cpp:155]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 461 [1/1] (0.00ns)   --->   "%sensorData_addr_5 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 3" [iiccomm4.cpp:157]
ST_93 : Operation 462 [2/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_5, align 4" [iiccomm4.cpp:157]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 94> : 2.32ns
ST_94 : Operation 463 [1/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_4, align 8" [iiccomm4.cpp:155]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 464 [1/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_5, align 4" [iiccomm4.cpp:157]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 465 [1/1] (0.00ns)   --->   "%sensorData_addr_6 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 4" [iiccomm4.cpp:158]
ST_94 : Operation 466 [2/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_6, align 16" [iiccomm4.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 467 [1/1] (0.00ns)   --->   "%sensorData_addr_7 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 5" [iiccomm4.cpp:159]
ST_94 : Operation 468 [2/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_7, align 4" [iiccomm4.cpp:159]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 95> : 3.32ns
ST_95 : Operation 469 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_msb, i32 %sensorData_load)" [iiccomm4.cpp:153]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 470 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_lsb, i32 %sensorData_load_1)" [iiccomm4.cpp:154]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 471 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_xlsb, i32 %sensorData_load_2)" [iiccomm4.cpp:155]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 472 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temp_msb, i32 %sensorData_load_3)" [iiccomm4.cpp:157]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 473 [1/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_6, align 16" [iiccomm4.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 474 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temp_lsb, i32 %sensorData_load_4)" [iiccomm4.cpp:158]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 475 [1/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_7, align 4" [iiccomm4.cpp:159]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 476 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temp_xlsb, i32 %sensorData_load_5)" [iiccomm4.cpp:159]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_95 : Operation 477 [1/1] (0.00ns)   --->   "ret void" [iiccomm4.cpp:160]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', iiccomm4.cpp:70) with incoming values : ('indvarinc', iiccomm4.cpp:70) [48]  (1.77 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr') [58]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:74) [59]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_1') [60]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:74) [61]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_3') [65]  (0 ns)
	bus write on port 'iic' (iiccomm4.cpp:78) [66]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_4') [67]  (0 ns)
	bus access on port 'iic' (iiccomm4.cpp:78) [68]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:78) [68]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:78) [68]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:78) [68]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:78) [68]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_5') [69]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:79) [70]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr34') [71]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:79) [72]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_7') [76]  (0 ns)
	bus write on port 'iic' (iiccomm4.cpp:83) [77]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_8') [78]  (0 ns)
	bus access on port 'iic' (iiccomm4.cpp:83) [79]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:83) [79]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:83) [79]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:83) [79]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:83) [79]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:86) [85]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_12') [86]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:87) [87]  (3.5 ns)

 <State 38>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_13') [88]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:87) [89]  (3.5 ns)

 <State 39>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_15') [93]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:91) [94]  (3.5 ns)

 <State 40>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_17') [98]  (0 ns)
	bus write on port 'iic' (iiccomm4.cpp:96) [99]  (3.5 ns)

 <State 41>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_18') [100]  (0 ns)
	bus access on port 'iic' (iiccomm4.cpp:96) [101]  (3.5 ns)

 <State 42>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:96) [101]  (3.5 ns)

 <State 43>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:96) [101]  (3.5 ns)

 <State 44>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:96) [101]  (3.5 ns)

 <State 45>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:96) [101]  (3.5 ns)

 <State 46>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:97) [107]  (3.5 ns)

 <State 47>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:98) [113]  (3.5 ns)

 <State 48>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:101) [119]  (3.5 ns)

 <State 49>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:102) [125]  (3.5 ns)

 <State 50>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:103) [131]  (3.5 ns)

 <State 51>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:106) [137]  (3.5 ns)

 <State 52>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:107) [143]  (3.5 ns)

 <State 53>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:108) [149]  (3.5 ns)

 <State 54>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:111) [155]  (3.5 ns)

 <State 55>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:112) [161]  (3.5 ns)

 <State 56>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:113) [167]  (3.5 ns)

 <State 57>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_52') [183]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:120) [184]  (3.5 ns)

 <State 58>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_53') [185]  (0 ns)
	bus write on port 'iic' (iiccomm4.cpp:120) [186]  (3.5 ns)

 <State 59>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_54') [187]  (0 ns)
	bus access on port 'iic' (iiccomm4.cpp:120) [188]  (3.5 ns)

 <State 60>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:120) [188]  (3.5 ns)

 <State 61>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:120) [188]  (3.5 ns)

 <State 62>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:120) [188]  (3.5 ns)

 <State 63>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:120) [188]  (3.5 ns)

 <State 64>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:123) [194]  (3.5 ns)

 <State 65>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:126) [200]  (3.5 ns)

 <State 66>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic' (iiccomm4.cpp:129) [206]  (3.5 ns)

 <State 67>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_64') [222]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 68>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 69>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 70>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 71>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 73>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:137) [223]  (3.5 ns)

 <State 74>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_65') [224]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:137) [225]  (3.5 ns)

 <State 75>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge1', iiccomm4.cpp:137) with incoming values : ('iic_addr_65_read', iiccomm4.cpp:137) ('iic_addr_69_read', iiccomm4.cpp:149) [228]  (1.77 ns)

 <State 76>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_66') [239]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 77>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 78>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 79>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 80>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 81>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 82>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:145) [240]  (3.5 ns)

 <State 83>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_67') [241]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:145) [242]  (3.5 ns)

 <State 84>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('sensorData_addr_1', iiccomm4.cpp:145) [244]  (0 ns)
	'store' operation (iiccomm4.cpp:145) of variable 'iic_addr_67_read', iiccomm4.cpp:145 on array 'sensorData', iiccomm4.cpp:70 [245]  (2.32 ns)

 <State 85>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_68') [261]  (0 ns)
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 86>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 87>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 88>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 89>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 90>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 91>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic' (iiccomm4.cpp:149) [262]  (3.5 ns)

 <State 92>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_addr_69') [263]  (0 ns)
	bus read on port 'iic' (iiccomm4.cpp:149) [264]  (3.5 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'load' operation ('sensorData_load', iiccomm4.cpp:153) on array 'sensorData', iiccomm4.cpp:70 [268]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'load' operation ('sensorData_load_2', iiccomm4.cpp:155) on array 'sensorData', iiccomm4.cpp:70 [274]  (2.32 ns)

 <State 95>: 3.32ns
The critical path consists of the following:
	'load' operation ('sensorData_load_4', iiccomm4.cpp:158) on array 'sensorData', iiccomm4.cpp:70 [280]  (2.32 ns)
	s_axi write on port 'temp_lsb' (iiccomm4.cpp:158) [281]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
