Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Mon Jan  8 21:53:24 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design            : top_level
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.25 10-30-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.673        0.000                      0                 5535       -0.056      -12.715                    775                 5535        3.020        0.000                       0                  2724  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                6.673        0.000                      0                 5535       -0.056      -12.715                    775                 5535        3.020        0.000                       0                  2724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        6.673ns,  Total Violation        0.000ns
Hold  :          775  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation      -12.715ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 main/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.871ns (27.176%)  route 2.334ns (72.824%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 13.425 - 10.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F31                                               0.000     0.000 r  CLK_sys_clk1_300_n (IN)
                         net (fo=0)                   0.000     0.000    CLK_sys_clk1_300_n_IBUF_inst/I
    F31                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.546     0.546 r  CLK_sys_clk1_300_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.635    CLK_sys_clk1_300_n_IBUF_inst/OUT
    F31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.635 r  CLK_sys_clk1_300_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.306    CLK_sys_clk1_300_n_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.389 r  CLK_sys_clk1_300_n_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.584     3.973    main/CLK_sys_clk1_300_n_IBUF_BUFG
                         FDSE                                         r  main/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.115     4.088 r  main/FSM_sequential_state_reg[0]/Q
                         net (fo=248, unplaced)       0.343     4.431    main/graph/out[0]
                         LUT5 (Prop_LUT5_I2_O)        0.115     4.546 r  main/graph/ram_data_b[12]_i_622/O
                         net (fo=123, unplaced)       0.324     4.870    main/graph/ram_data_b[12]_i_622_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     4.910 r  main/graph/ram_data_b[12]_i_630/O
                         net (fo=59, unplaced)        0.307     5.217    main/graph/ram_data_b[12]_i_630_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.093     5.310 r  main/graph/ram_data_b[10]_i_385/O
                         net (fo=29, unplaced)        0.291     5.601    main/graph/ram_data_b[10]_i_385_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     5.641 r  main/graph/ram_data_b[8]_i_914/O
                         net (fo=1, unplaced)         0.000     5.641    main/graph/ram_data_b[8]_i_914_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     5.708 r  main/graph/ram_data_b_reg[8]_i_576/O
                         net (fo=1, unplaced)         0.271     5.979    main/graph/ram_data_b_reg[8]_i_576_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.072 r  main/graph/ram_data_b[8]_i_243/O
                         net (fo=1, unplaced)         0.253     6.325    main/graph/ram_data_b[8]_i_243_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.041     6.366 r  main/graph/ram_data_b[8]_i_80/O
                         net (fo=1, unplaced)         0.000     6.366    main/graph/ram_data_b[8]_i_80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     6.433 r  main/graph/ram_data_b_reg[8]_i_31/O
                         net (fo=1, unplaced)         0.271     6.704    main/graph/ram_data_b_reg[8]_i_31_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.797 r  main/graph/ram_data_b[8]_i_11/O
                         net (fo=1, unplaced)         0.234     7.031    main/graph/ram_data_b[8]_i_11_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     7.071 r  main/graph/ram_data_b[8]_i_3/O
                         net (fo=1, unplaced)         0.000     7.071    main/graph/ram_data_b[8]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     7.138 r  main/graph/ram_data_b_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.040     7.178    main/gmem/data_mem/first_pos_lookup_addr_reg[0][8]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F31                                               0.000    10.000 r  CLK_sys_clk1_300_n (IN)
                         net (fo=0)                   0.000    10.000    CLK_sys_clk1_300_n_IBUF_inst/I
    F31                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.276    10.276 r  CLK_sys_clk1_300_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.326    CLK_sys_clk1_300_n_IBUF_inst/OUT
    F31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.326 r  CLK_sys_clk1_300_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585    10.911    CLK_sys_clk1_300_n_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    10.986 r  CLK_sys_clk1_300_n_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.439    13.425    main/gmem/data_mem/CLK_sys_clk1_300_n_IBUF_BUFG
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/C
                         clock pessimism              0.403    13.828    
                         clock uncertainty           -0.035    13.793    
                         FDRE (Setup_FDRE_C_D)        0.058    13.851    main/gmem/data_mem/ram_data_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  6.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 main/graph/mem_valid_out2_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/ctb_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.064ns (44.159%)  route 0.081ns (55.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F31                                               0.000     0.000 r  CLK_sys_clk1_300_n (IN)
                         net (fo=0)                   0.000     0.000    CLK_sys_clk1_300_n_IBUF_inst/I
    F31                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.182     0.182 r  CLK_sys_clk1_300_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.209    CLK_sys_clk1_300_n_IBUF_inst/OUT
    F31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.209 r  CLK_sys_clk1_300_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.534    CLK_sys_clk1_300_n_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.561 r  CLK_sys_clk1_300_n_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      1.114     1.675    main/graph/CLK_sys_clk1_300_n_IBUF_BUFG
                         FDRE                                         r  main/graph/mem_valid_out2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.724 r  main/graph/mem_valid_out2_reg/Q
                         net (fo=2, unplaced)         0.069     1.793    main/graph/mem_valid_out2
                         LUT5 (Prop_LUT5_I4_O)        0.015     1.808 r  main/graph/ctb_i_1/O
                         net (fo=1, unplaced)         0.012     1.820    main/gmem/first_pos_lookup_addr_valid_reg_0
                         FDRE                                         r  main/gmem/ctb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F31                                               0.000     0.000 r  CLK_sys_clk1_300_n (IN)
                         net (fo=0)                   0.000     0.000    CLK_sys_clk1_300_n_IBUF_inst/I
    F31                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.528     0.528 r  CLK_sys_clk1_300_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.575    CLK_sys_clk1_300_n_IBUF_inst/OUT
    F31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  CLK_sys_clk1_300_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.951    CLK_sys_clk1_300_n_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.982 r  CLK_sys_clk1_300_n_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      1.259     2.241    main/gmem/CLK_sys_clk1_300_n_IBUF_BUFG
                         FDRE                                         r  main/gmem/ctb_reg/C
                         clock pessimism             -0.421     1.820    
                         FDRE (Hold_FDRE_C_D)         0.056     1.876    main/gmem/ctb_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                 -0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK_sys_clk1_300_n }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         6.000       5.020                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK



