<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: DMA-Management</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA-Management</div>  </div>
<div class="ingroups"><a class="el" href="group/group__TIM__LL.html">TIM</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update DMA request (UDE).  <a href="#ga8036bb7fd5b66cd0fe9d7e55c46223ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update DMA request (UDE).  <a href="#ga4f14d0e7a300eeca6945072834571d1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update DMA request (UDE) is enabled.  <a href="#gace0070f04eddddecf09d2cd83ce61dfd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 DMA request (CC1DE).  <a href="#ga6f0bb4314c77155fdece28e96fa48d08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 DMA request (CC1DE).  <a href="#ga7ea602217d4f7e9f8678e751d9b9a879"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.  <a href="#ga20945406729c874cccd64564d78c31f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 DMA request (CC2DE).  <a href="#gad1fef8f9ca4336bc89f83271ce57476d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 DMA request (CC2DE).  <a href="#ga5e2458ea6e472c6cf99dab9d5ef55190"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.  <a href="#ga337cf77581130e42bcff3dcae4d092f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 DMA request (CC3DE).  <a href="#gaf31980df1500604e3e2f1633b6023eb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 DMA request (CC3DE).  <a href="#ga8e82ccc0aba82f74be63dd1e3bd53516"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.  <a href="#ga58b4fce5377a0dbf875b932c115170e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 DMA request (CC4DE).  <a href="#ga47df3f03efd3ec10aad998ebf524503c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 DMA request (CC4DE).  <a href="#ga764d0946aead12c5e166f005549e62d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.  <a href="#gacbf2f753c0035b2e1ce6d2239ce22636"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation DMA request (COMDE).  <a href="#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation DMA request (COMDE).  <a href="#ga6bc0fac00ffedef7d3148e873a33cc17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation DMA request (COMDE) is enabled.  <a href="#gac41406b7c2feb3e4c589019ac3bc575f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TDE).  <a href="#ga35966ad10eafb2fd6c5431ee966f83b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TDE).  <a href="#ga337aa8135f7a24f251a012989b8b9e9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TDE) is enabled.  <a href="#ga1ce120b95cfac625e8cb9523b538b940"></a><br/></td></tr>
</table>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga7ea602217d4f7e9f8678e751d9b9a879"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_CC1" ref="ga7ea602217d4f7e9f8678e751d9b9a879" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable capture/compare 1 DMA request (CC1DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC1DE LL_TIM_DisableDMAReq_CC1 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03509">3509</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e2458ea6e472c6cf99dab9d5ef55190"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_CC2" ref="ga5e2458ea6e472c6cf99dab9d5ef55190" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable capture/compare 2 DMA request (CC2DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC2DE LL_TIM_DisableDMAReq_CC2 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03542">3542</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e82ccc0aba82f74be63dd1e3bd53516"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_CC3" ref="ga8e82ccc0aba82f74be63dd1e3bd53516" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable capture/compare 3 DMA request (CC3DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC3DE LL_TIM_DisableDMAReq_CC3 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03575">3575</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga764d0946aead12c5e166f005549e62d4"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_CC4" ref="ga764d0946aead12c5e166f005549e62d4" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable capture/compare 4 DMA request (CC4DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC4DE LL_TIM_DisableDMAReq_CC4 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03608">3608</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bc0fac00ffedef7d3148e873a33cc17"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_COM" ref="ga6bc0fac00ffedef7d3148e873a33cc17" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable commutation DMA request (COMDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER COMDE LL_TIM_DisableDMAReq_COM </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03641">3641</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga337aa8135f7a24f251a012989b8b9e9f"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_TRIG" ref="ga337aa8135f7a24f251a012989b8b9e9f" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable trigger interrupt (TDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER TDE LL_TIM_DisableDMAReq_TRIG </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03674">3674</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f14d0e7a300eeca6945072834571d1c"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DisableDMAReq_UPDATE" ref="ga4f14d0e7a300eeca6945072834571d1c" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable update DMA request (UDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER UDE LL_TIM_DisableDMAReq_UPDATE </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03476">3476</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f0bb4314c77155fdece28e96fa48d08"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_CC1" ref="ga6f0bb4314c77155fdece28e96fa48d08" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable capture/compare 1 DMA request (CC1DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC1DE LL_TIM_EnableDMAReq_CC1 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03498">3498</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1fef8f9ca4336bc89f83271ce57476d"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_CC2" ref="gad1fef8f9ca4336bc89f83271ce57476d" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable capture/compare 2 DMA request (CC2DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC2DE LL_TIM_EnableDMAReq_CC2 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03531">3531</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf31980df1500604e3e2f1633b6023eb2"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_CC3" ref="gaf31980df1500604e3e2f1633b6023eb2" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable capture/compare 3 DMA request (CC3DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC3DE LL_TIM_EnableDMAReq_CC3 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03564">3564</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47df3f03efd3ec10aad998ebf524503c"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_CC4" ref="ga47df3f03efd3ec10aad998ebf524503c" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable capture/compare 4 DMA request (CC4DE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC4DE LL_TIM_EnableDMAReq_CC4 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03597">3597</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_COM" ref="gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable commutation DMA request (COMDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER COMDE LL_TIM_EnableDMAReq_COM </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03630">3630</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35966ad10eafb2fd6c5431ee966f83b5"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_TRIG" ref="ga35966ad10eafb2fd6c5431ee966f83b5" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable trigger interrupt (TDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER TDE LL_TIM_EnableDMAReq_TRIG </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03663">3663</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8036bb7fd5b66cd0fe9d7e55c46223ad"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_EnableDMAReq_UPDATE" ref="ga8036bb7fd5b66cd0fe9d7e55c46223ad" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable update DMA request (UDE). </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER UDE LL_TIM_EnableDMAReq_UPDATE </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03465">3465</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20945406729c874cccd64564d78c31f4"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_CC1" ref="ga20945406729c874cccd64564d78c31f4" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03520">3520</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga337cf77581130e42bcff3dcae4d092f6"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_CC2" ref="ga337cf77581130e42bcff3dcae4d092f6" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03553">3553</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58b4fce5377a0dbf875b932c115170e3"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_CC3" ref="ga58b4fce5377a0dbf875b932c115170e3" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03586">3586</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbf2f753c0035b2e1ce6d2239ce22636"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_CC4" ref="gacbf2f753c0035b2e1ce6d2239ce22636" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4 </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03619">3619</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac41406b7c2feb3e4c589019ac3bc575f"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_COM" ref="gac41406b7c2feb3e4c589019ac3bc575f" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the commutation DMA request (COMDE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER COMDE LL_TIM_IsEnabledDMAReq_COM </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03652">3652</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ce120b95cfac625e8cb9523b538b940"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_TRIG" ref="ga1ce120b95cfac625e8cb9523b538b940" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the trigger interrupt (TDE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER TDE LL_TIM_IsEnabledDMAReq_TRIG </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03685">3685</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace0070f04eddddecf09d2cd83ce61dfd"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_IsEnabledDMAReq_UPDATE" ref="gace0070f04eddddecf09d2cd83ce61dfd" args="(TIM_TypeDef *TIMx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> </td>
          <td>(</td>
          <td class="paramtype">TIM_TypeDef *&#160;</td>
          <td class="paramname"><em>TIMx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the update DMA request (UDE) is enabled. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>Timer instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l03487">3487</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:45 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
