digraph "CFG for '_Z13gpu_mix32_2_1PljPiS0_i' function" {
	label="CFG for '_Z13gpu_mix32_2_1PljPiS0_i' function";

	Node0x4a421d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %25\l|{<s0>T|<s1>F}}"];
	Node0x4a421d0:s0 -> Node0x4a440a0;
	Node0x4a421d0:s1 -> Node0x4a44130;
	Node0x4a440a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds i64, i64 addrspace(1)* %0, i64 %17\l  %19 = load i64, i64 addrspace(1)* %18, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %20 = trunc i64 %19 to i32\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %17\l  store i32 %20, i32 addrspace(1)* %21, align 4, !tbaa !11\l  %22 = lshr i64 %19, 32\l  %23 = trunc i64 %22 to i32\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %17\l  store i32 %23, i32 addrspace(1)* %24, align 4, !tbaa !11\l  br label %25\l}"];
	Node0x4a440a0 -> Node0x4a44130;
	Node0x4a44130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  ret void\l}"];
}
