20:49:17 INFO  : Registering command handlers for SDK TCF services
20:49:18 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab4/lab4.sdk/temp_xsdb_launch_script.tcl
20:49:21 INFO  : XSCT server has started successfully.
20:49:21 INFO  : Successfully done setting XSCT server connection channel  
20:49:21 INFO  : Successfully done setting SDK workspace  
20:49:21 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper.hdf.
21:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:56 INFO  : 'jtag frequency' command is executed.
21:27:56 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:56 INFO  : Context for 'APU' is selected.
21:27:57 INFO  : System reset is completed.
21:28:00 INFO  : 'after 3000' command is executed.
21:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:02 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:28:02 INFO  : Context for 'APU' is selected.
21:28:02 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:02 INFO  : Context for 'APU' is selected.
21:28:03 INFO  : 'ps7_init' command is executed.
21:28:03 INFO  : 'ps7_post_config' command is executed.
21:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:03 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:03 INFO  : 'con' command is executed.
21:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:03 INFO  : Disconnected from the channel tcfchan#1.
21:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:16 INFO  : 'jtag frequency' command is executed.
21:29:16 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:17 INFO  : Context for 'APU' is selected.
21:29:17 INFO  : System reset is completed.
21:29:20 INFO  : 'after 3000' command is executed.
21:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:22 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:22 INFO  : Context for 'APU' is selected.
21:29:23 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:23 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : 'ps7_init' command is executed.
21:29:24 INFO  : 'ps7_post_config' command is executed.
21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:24 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:24 INFO  : 'con' command is executed.
21:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:24 INFO  : Disconnected from the channel tcfchan#2.
21:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:42 INFO  : 'jtag frequency' command is executed.
21:31:42 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:42 INFO  : Context for 'APU' is selected.
21:31:42 INFO  : System reset is completed.
21:31:45 INFO  : 'after 3000' command is executed.
21:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:47 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:47 INFO  : Context for 'APU' is selected.
21:31:49 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:49 INFO  : Context for 'APU' is selected.
21:31:49 INFO  : 'ps7_init' command is executed.
21:31:49 INFO  : 'ps7_post_config' command is executed.
21:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:50 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:50 INFO  : 'con' command is executed.
21:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:50 INFO  : Disconnected from the channel tcfchan#3.
21:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:03 INFO  : 'jtag frequency' command is executed.
21:33:03 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:03 INFO  : Context for 'APU' is selected.
21:33:04 INFO  : System reset is completed.
21:33:07 INFO  : 'after 3000' command is executed.
21:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:09 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:09 INFO  : Context for 'APU' is selected.
21:33:10 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:10 INFO  : Context for 'APU' is selected.
21:33:11 INFO  : 'ps7_init' command is executed.
21:33:11 INFO  : 'ps7_post_config' command is executed.
21:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:11 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:11 INFO  : 'con' command is executed.
21:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:11 INFO  : Disconnected from the channel tcfchan#4.
21:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:56 INFO  : 'jtag frequency' command is executed.
21:34:56 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : System reset is completed.
21:34:59 INFO  : 'after 3000' command is executed.
21:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:01 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:01 INFO  : Context for 'APU' is selected.
21:35:03 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:03 INFO  : Context for 'APU' is selected.
21:35:03 INFO  : 'ps7_init' command is executed.
21:35:03 INFO  : 'ps7_post_config' command is executed.
21:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:04 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:04 INFO  : 'con' command is executed.
21:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:04 INFO  : Disconnected from the channel tcfchan#5.
21:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:38:31 INFO  : 'jtag frequency' command is executed.
21:38:31 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:31 INFO  : Context for 'APU' is selected.
21:38:31 INFO  : System reset is completed.
21:38:34 INFO  : 'after 3000' command is executed.
21:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:38:37 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:37 INFO  : Context for 'APU' is selected.
21:38:38 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:38 INFO  : Context for 'APU' is selected.
21:38:39 INFO  : 'ps7_init' command is executed.
21:38:39 INFO  : 'ps7_post_config' command is executed.
21:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:39 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:39 INFO  : 'con' command is executed.
21:38:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:38:39 INFO  : Disconnected from the channel tcfchan#6.
21:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:21 INFO  : 'jtag frequency' command is executed.
21:41:21 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:21 INFO  : Context for 'APU' is selected.
21:41:21 INFO  : System reset is completed.
21:41:24 INFO  : 'after 3000' command is executed.
21:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:27 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:27 INFO  : Context for 'APU' is selected.
21:41:28 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:28 INFO  : Context for 'APU' is selected.
21:41:28 INFO  : 'ps7_init' command is executed.
21:41:28 INFO  : 'ps7_post_config' command is executed.
21:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:29 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:29 INFO  : 'con' command is executed.
21:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:29 INFO  : Disconnected from the channel tcfchan#7.
21:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:27 INFO  : 'jtag frequency' command is executed.
21:46:27 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:27 INFO  : Context for 'APU' is selected.
21:46:27 INFO  : System reset is completed.
21:46:30 INFO  : 'after 3000' command is executed.
21:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:33 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:33 INFO  : Context for 'APU' is selected.
21:46:34 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:34 INFO  : Context for 'APU' is selected.
21:46:35 INFO  : 'ps7_init' command is executed.
21:46:35 INFO  : 'ps7_post_config' command is executed.
21:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:35 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:35 INFO  : 'con' command is executed.
21:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:35 INFO  : Disconnected from the channel tcfchan#8.
21:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:21 INFO  : 'jtag frequency' command is executed.
21:47:21 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:21 INFO  : Context for 'APU' is selected.
21:47:21 INFO  : System reset is completed.
21:47:24 INFO  : 'after 3000' command is executed.
21:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:26 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:26 INFO  : Context for 'APU' is selected.
21:47:28 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:28 INFO  : Context for 'APU' is selected.
21:47:28 INFO  : 'ps7_init' command is executed.
21:47:28 INFO  : 'ps7_post_config' command is executed.
21:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:29 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:29 INFO  : 'con' command is executed.
21:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:29 INFO  : Disconnected from the channel tcfchan#9.
21:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:49 INFO  : 'jtag frequency' command is executed.
21:47:49 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:49 INFO  : Context for 'APU' is selected.
21:47:49 INFO  : System reset is completed.
21:47:52 INFO  : 'after 3000' command is executed.
21:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:55 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:55 INFO  : Context for 'APU' is selected.
21:47:56 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:56 INFO  : Context for 'APU' is selected.
21:47:57 INFO  : 'ps7_init' command is executed.
21:47:57 INFO  : 'ps7_post_config' command is executed.
21:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:57 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:57 INFO  : 'con' command is executed.
21:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:57 INFO  : Disconnected from the channel tcfchan#10.
21:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:13 INFO  : 'jtag frequency' command is executed.
21:49:13 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:13 INFO  : Context for 'APU' is selected.
21:49:13 INFO  : System reset is completed.
21:49:16 INFO  : 'after 3000' command is executed.
21:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:19 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:19 INFO  : Context for 'APU' is selected.
21:49:20 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:20 INFO  : Context for 'APU' is selected.
21:49:21 INFO  : 'ps7_init' command is executed.
21:49:21 INFO  : 'ps7_post_config' command is executed.
21:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:21 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:21 INFO  : 'con' command is executed.
21:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:49:21 INFO  : Disconnected from the channel tcfchan#11.
22:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:03:29 INFO  : 'jtag frequency' command is executed.
22:03:29 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:29 INFO  : Context for 'APU' is selected.
22:03:29 INFO  : System reset is completed.
22:03:32 INFO  : 'after 3000' command is executed.
22:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:03:35 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:35 INFO  : Context for 'APU' is selected.
22:03:37 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:37 INFO  : Context for 'APU' is selected.
22:03:37 INFO  : 'ps7_init' command is executed.
22:03:37 INFO  : 'ps7_post_config' command is executed.
22:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:37 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:37 INFO  : 'con' command is executed.
22:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:03:37 INFO  : Disconnected from the channel tcfchan#12.
22:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:22 INFO  : 'jtag frequency' command is executed.
22:07:22 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:22 INFO  : Context for 'APU' is selected.
22:07:23 INFO  : System reset is completed.
22:07:26 INFO  : 'after 3000' command is executed.
22:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:28 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:28 INFO  : Context for 'APU' is selected.
22:07:29 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:29 INFO  : Context for 'APU' is selected.
22:07:30 INFO  : 'ps7_init' command is executed.
22:07:30 INFO  : 'ps7_post_config' command is executed.
22:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:30 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:30 INFO  : 'con' command is executed.
22:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:30 INFO  : Disconnected from the channel tcfchan#13.
22:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:08:37 INFO  : 'jtag frequency' command is executed.
22:08:37 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:37 INFO  : Context for 'APU' is selected.
22:08:37 INFO  : System reset is completed.
22:08:40 INFO  : 'after 3000' command is executed.
22:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:08:42 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:08:42 INFO  : Context for 'APU' is selected.
22:08:44 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:44 INFO  : Context for 'APU' is selected.
22:08:44 INFO  : 'ps7_init' command is executed.
22:08:44 INFO  : 'ps7_post_config' command is executed.
22:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:45 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:45 INFO  : 'con' command is executed.
22:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:08:45 INFO  : Disconnected from the channel tcfchan#14.
23:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:39 INFO  : 'fpga -state' command is executed.
23:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:39 INFO  : 'jtag frequency' command is executed.
23:06:39 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:39 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : 'stop' command is executed.
23:06:42 INFO  : 'ps7_init' command is executed.
23:06:42 INFO  : 'ps7_post_config' command is executed.
23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:42 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:42 INFO  : 'con' command is executed.
23:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:42 INFO  : Disconnected from the channel tcfchan#15.
23:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:34 INFO  : 'fpga -state' command is executed.
23:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:35 INFO  : 'jtag frequency' command is executed.
23:08:35 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:35 INFO  : Context for 'APU' is selected.
23:08:36 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:36 INFO  : Context for 'APU' is selected.
23:08:36 INFO  : 'stop' command is executed.
23:08:37 INFO  : 'ps7_init' command is executed.
23:08:37 INFO  : 'ps7_post_config' command is executed.
23:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:37 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:37 INFO  : 'con' command is executed.
23:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:37 INFO  : Disconnected from the channel tcfchan#16.
23:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:09:22 INFO  : 'fpga -state' command is executed.
23:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:22 INFO  : 'jtag frequency' command is executed.
23:09:22 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:22 INFO  : Context for 'APU' is selected.
23:09:24 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:24 INFO  : Context for 'APU' is selected.
23:09:24 INFO  : 'stop' command is executed.
23:09:24 INFO  : 'ps7_init' command is executed.
23:09:24 INFO  : 'ps7_post_config' command is executed.
23:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:25 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:25 INFO  : 'con' command is executed.
23:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:09:25 INFO  : Disconnected from the channel tcfchan#17.
23:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:10:13 INFO  : 'fpga -state' command is executed.
23:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:10:13 INFO  : 'jtag frequency' command is executed.
23:10:13 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:13 INFO  : Context for 'APU' is selected.
23:10:15 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:15 INFO  : Context for 'APU' is selected.
23:10:15 INFO  : 'stop' command is executed.
23:10:15 INFO  : 'ps7_init' command is executed.
23:10:15 INFO  : 'ps7_post_config' command is executed.
23:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:16 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:16 INFO  : 'con' command is executed.
23:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:10:16 INFO  : Disconnected from the channel tcfchan#18.
23:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:08 INFO  : 'fpga -state' command is executed.
23:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:08 INFO  : 'jtag frequency' command is executed.
23:12:08 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:08 INFO  : Context for 'APU' is selected.
23:12:09 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:09 INFO  : Context for 'APU' is selected.
23:12:09 INFO  : 'stop' command is executed.
23:12:10 INFO  : 'ps7_init' command is executed.
23:12:10 INFO  : 'ps7_post_config' command is executed.
23:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:10 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:11 INFO  : 'con' command is executed.
23:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:11 INFO  : Disconnected from the channel tcfchan#19.
23:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:58 INFO  : 'fpga -state' command is executed.
23:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:58 INFO  : 'jtag frequency' command is executed.
23:13:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:58 INFO  : Context for 'APU' is selected.
23:14:00 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:00 INFO  : Context for 'APU' is selected.
23:14:00 INFO  : 'stop' command is executed.
23:14:00 INFO  : 'ps7_init' command is executed.
23:14:00 INFO  : 'ps7_post_config' command is executed.
23:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:01 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:01 INFO  : 'con' command is executed.
23:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:14:01 INFO  : Disconnected from the channel tcfchan#20.
23:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:30 INFO  : 'fpga -state' command is executed.
23:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:30 INFO  : 'jtag frequency' command is executed.
23:40:30 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:32 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:32 INFO  : Context for 'APU' is selected.
23:40:32 INFO  : 'stop' command is executed.
23:40:33 INFO  : 'ps7_init' command is executed.
23:40:33 INFO  : 'ps7_post_config' command is executed.
23:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:33 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:33 INFO  : 'con' command is executed.
23:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:33 INFO  : Disconnected from the channel tcfchan#21.
23:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:36 INFO  : 'fpga -state' command is executed.
23:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:44:36 INFO  : 'jtag frequency' command is executed.
23:44:36 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:36 INFO  : Context for 'APU' is selected.
23:44:37 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:37 INFO  : Context for 'APU' is selected.
23:44:37 INFO  : 'stop' command is executed.
23:44:38 INFO  : 'ps7_init' command is executed.
23:44:38 INFO  : 'ps7_post_config' command is executed.
23:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:38 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:38 INFO  : 'con' command is executed.
23:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:44:38 INFO  : Disconnected from the channel tcfchan#22.
23:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:30 INFO  : 'fpga -state' command is executed.
23:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:30 INFO  : 'jtag frequency' command is executed.
23:47:30 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:30 INFO  : Context for 'APU' is selected.
23:47:32 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:32 INFO  : Context for 'APU' is selected.
23:47:32 INFO  : 'stop' command is executed.
23:47:32 INFO  : 'ps7_init' command is executed.
23:47:32 INFO  : 'ps7_post_config' command is executed.
23:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:33 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:33 INFO  : 'con' command is executed.
23:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:33 INFO  : Disconnected from the channel tcfchan#23.
23:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:35 INFO  : 'fpga -state' command is executed.
23:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:35 INFO  : 'jtag frequency' command is executed.
23:50:35 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:35 INFO  : Context for 'APU' is selected.
23:50:36 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:36 INFO  : Context for 'APU' is selected.
23:50:36 INFO  : 'stop' command is executed.
23:50:37 INFO  : 'ps7_init' command is executed.
23:50:37 INFO  : 'ps7_post_config' command is executed.
23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : 'con' command is executed.
23:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:37 INFO  : Disconnected from the channel tcfchan#24.
23:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:57 INFO  : 'fpga -state' command is executed.
23:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:57 INFO  : 'jtag frequency' command is executed.
23:50:57 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:57 INFO  : Context for 'APU' is selected.
23:50:59 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:59 INFO  : Context for 'APU' is selected.
23:50:59 INFO  : 'stop' command is executed.
23:50:59 INFO  : 'ps7_init' command is executed.
23:50:59 INFO  : 'ps7_post_config' command is executed.
23:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : 'con' command is executed.
23:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:00 INFO  : Disconnected from the channel tcfchan#25.
23:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:34 INFO  : 'fpga -state' command is executed.
23:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:34 INFO  : 'jtag frequency' command is executed.
23:52:34 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:34 INFO  : Context for 'APU' is selected.
23:52:35 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:35 INFO  : Context for 'APU' is selected.
23:52:35 INFO  : 'stop' command is executed.
23:52:36 INFO  : 'ps7_init' command is executed.
23:52:36 INFO  : 'ps7_post_config' command is executed.
23:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:36 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:36 INFO  : 'con' command is executed.
23:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:36 INFO  : Disconnected from the channel tcfchan#26.
23:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:48 INFO  : 'fpga -state' command is executed.
23:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:48 INFO  : 'jtag frequency' command is executed.
23:52:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:48 INFO  : Context for 'APU' is selected.
23:52:50 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:50 INFO  : Context for 'APU' is selected.
23:52:50 INFO  : 'stop' command is executed.
23:52:50 INFO  : 'ps7_init' command is executed.
23:52:50 INFO  : 'ps7_post_config' command is executed.
23:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:51 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:51 INFO  : 'con' command is executed.
23:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:51 INFO  : Disconnected from the channel tcfchan#27.
00:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:11 INFO  : 'fpga -state' command is executed.
00:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:11 INFO  : 'jtag frequency' command is executed.
00:00:11 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:11 INFO  : Context for 'APU' is selected.
00:00:12 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:12 INFO  : Context for 'APU' is selected.
00:00:13 INFO  : 'stop' command is executed.
00:00:13 INFO  : 'ps7_init' command is executed.
00:00:13 INFO  : 'ps7_post_config' command is executed.
00:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:14 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:14 INFO  : 'con' command is executed.
00:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:14 INFO  : Disconnected from the channel tcfchan#28.
00:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:43 INFO  : 'fpga -state' command is executed.
00:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:43 INFO  : 'jtag frequency' command is executed.
00:03:43 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:43 INFO  : Context for 'APU' is selected.
00:03:44 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:44 INFO  : Context for 'APU' is selected.
00:03:44 INFO  : 'stop' command is executed.
00:03:44 INFO  : 'ps7_init' command is executed.
00:03:44 INFO  : 'ps7_post_config' command is executed.
00:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:44 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:44 INFO  : 'con' command is executed.
00:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:44 INFO  : Disconnected from the channel tcfchan#29.
00:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:09 INFO  : 'fpga -state' command is executed.
00:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:09 INFO  : 'jtag frequency' command is executed.
00:05:09 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:09 INFO  : Context for 'APU' is selected.
00:05:09 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:09 INFO  : Context for 'APU' is selected.
00:05:09 INFO  : 'stop' command is executed.
00:05:09 INFO  : 'ps7_init' command is executed.
00:05:09 INFO  : 'ps7_post_config' command is executed.
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:10 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:10 INFO  : 'con' command is executed.
00:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:10 INFO  : Disconnected from the channel tcfchan#30.
00:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:36 INFO  : 'fpga -state' command is executed.
00:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:36 INFO  : 'jtag frequency' command is executed.
00:05:36 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:36 INFO  : Context for 'APU' is selected.
00:05:37 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:37 INFO  : Context for 'APU' is selected.
00:05:37 INFO  : 'stop' command is executed.
00:05:37 INFO  : 'ps7_init' command is executed.
00:05:37 INFO  : 'ps7_post_config' command is executed.
00:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:38 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:38 INFO  : 'con' command is executed.
00:05:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:38 INFO  : Disconnected from the channel tcfchan#31.
00:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:10 INFO  : 'fpga -state' command is executed.
00:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:11 INFO  : 'jtag frequency' command is executed.
00:06:11 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:11 INFO  : Context for 'APU' is selected.
00:06:12 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:12 INFO  : Context for 'APU' is selected.
00:06:12 INFO  : 'stop' command is executed.
00:06:12 INFO  : 'ps7_init' command is executed.
00:06:12 INFO  : 'ps7_post_config' command is executed.
00:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:13 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:13 INFO  : 'con' command is executed.
00:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:13 INFO  : Disconnected from the channel tcfchan#32.
00:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:08:21 INFO  : 'fpga -state' command is executed.
00:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:08:21 INFO  : 'jtag frequency' command is executed.
00:08:21 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:21 INFO  : Context for 'APU' is selected.
00:08:21 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:21 INFO  : Context for 'APU' is selected.
00:08:21 INFO  : 'stop' command is executed.
00:08:21 INFO  : 'ps7_init' command is executed.
00:08:21 INFO  : 'ps7_post_config' command is executed.
00:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:22 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:22 INFO  : 'con' command is executed.
00:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:08:22 INFO  : Disconnected from the channel tcfchan#33.
00:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:08:56 INFO  : 'fpga -state' command is executed.
00:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:08:56 INFO  : 'jtag frequency' command is executed.
00:08:56 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:56 INFO  : Context for 'APU' is selected.
00:08:58 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:58 INFO  : Context for 'APU' is selected.
00:08:58 INFO  : 'stop' command is executed.
00:08:58 INFO  : 'ps7_init' command is executed.
00:08:58 INFO  : 'ps7_post_config' command is executed.
00:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:59 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:59 INFO  : 'con' command is executed.
00:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:08:59 INFO  : Disconnected from the channel tcfchan#34.
00:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:13 INFO  : 'fpga -state' command is executed.
00:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:13 INFO  : 'jtag frequency' command is executed.
00:12:13 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:13 INFO  : Context for 'APU' is selected.
00:12:13 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:13 INFO  : Context for 'APU' is selected.
00:12:13 INFO  : 'stop' command is executed.
00:12:13 INFO  : 'ps7_init' command is executed.
00:12:13 INFO  : 'ps7_post_config' command is executed.
00:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:14 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:14 INFO  : 'con' command is executed.
00:12:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:12:14 INFO  : Disconnected from the channel tcfchan#35.
00:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:58 INFO  : 'fpga -state' command is executed.
00:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:58 INFO  : 'jtag frequency' command is executed.
00:12:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:58 INFO  : Context for 'APU' is selected.
00:12:59 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:59 INFO  : Context for 'APU' is selected.
00:12:59 INFO  : 'stop' command is executed.
00:13:00 INFO  : 'ps7_init' command is executed.
00:13:00 INFO  : 'ps7_post_config' command is executed.
00:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:00 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:00 INFO  : 'con' command is executed.
00:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:00 INFO  : Disconnected from the channel tcfchan#36.
00:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:13:18 INFO  : 'fpga -state' command is executed.
00:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:13:18 INFO  : 'jtag frequency' command is executed.
00:13:18 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:18 INFO  : Context for 'APU' is selected.
00:13:19 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:19 INFO  : Context for 'APU' is selected.
00:13:19 INFO  : 'stop' command is executed.
00:13:20 INFO  : 'ps7_init' command is executed.
00:13:20 INFO  : 'ps7_post_config' command is executed.
00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : 'con' command is executed.
00:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:20 INFO  : Disconnected from the channel tcfchan#37.
00:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:13:37 INFO  : 'fpga -state' command is executed.
00:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:13:37 INFO  : 'jtag frequency' command is executed.
00:13:37 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:37 INFO  : Context for 'APU' is selected.
00:13:39 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:39 INFO  : Context for 'APU' is selected.
00:13:39 INFO  : 'stop' command is executed.
00:13:39 INFO  : 'ps7_init' command is executed.
00:13:39 INFO  : 'ps7_post_config' command is executed.
00:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:39 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:39 INFO  : 'con' command is executed.
00:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:39 INFO  : Disconnected from the channel tcfchan#38.
00:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:14:28 INFO  : 'fpga -state' command is executed.
00:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:28 INFO  : 'jtag frequency' command is executed.
00:14:28 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:28 INFO  : Context for 'APU' is selected.
00:14:29 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:29 INFO  : Context for 'APU' is selected.
00:14:29 INFO  : 'stop' command is executed.
00:14:29 INFO  : 'ps7_init' command is executed.
00:14:29 INFO  : 'ps7_post_config' command is executed.
00:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:30 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:30 INFO  : 'con' command is executed.
00:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:14:30 INFO  : Disconnected from the channel tcfchan#39.
00:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:14:58 INFO  : 'fpga -state' command is executed.
00:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:58 INFO  : 'jtag frequency' command is executed.
00:14:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:58 INFO  : Context for 'APU' is selected.
00:15:00 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:00 INFO  : Context for 'APU' is selected.
00:15:00 INFO  : 'stop' command is executed.
00:15:00 INFO  : 'ps7_init' command is executed.
00:15:00 INFO  : 'ps7_post_config' command is executed.
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:01 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:01 INFO  : 'con' command is executed.
00:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:01 INFO  : Disconnected from the channel tcfchan#40.
00:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:19:42 INFO  : 'fpga -state' command is executed.
00:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:19:42 INFO  : 'jtag frequency' command is executed.
00:19:42 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:42 INFO  : Context for 'APU' is selected.
00:19:43 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:43 INFO  : Context for 'APU' is selected.
00:19:44 INFO  : 'stop' command is executed.
00:19:44 INFO  : 'ps7_init' command is executed.
00:19:44 INFO  : 'ps7_post_config' command is executed.
00:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:44 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:45 INFO  : 'con' command is executed.
00:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:19:45 INFO  : Disconnected from the channel tcfchan#41.
00:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:13 INFO  : 'fpga -state' command is executed.
00:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:13 INFO  : 'jtag frequency' command is executed.
00:24:13 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:13 INFO  : Context for 'APU' is selected.
00:24:14 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:14 INFO  : Context for 'APU' is selected.
00:24:14 INFO  : 'stop' command is executed.
00:24:14 INFO  : 'ps7_init' command is executed.
00:24:14 INFO  : 'ps7_post_config' command is executed.
00:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:15 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:15 INFO  : 'con' command is executed.
00:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:15 INFO  : Disconnected from the channel tcfchan#42.
00:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:34 INFO  : 'fpga -state' command is executed.
00:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:34 INFO  : 'jtag frequency' command is executed.
00:26:34 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:34 INFO  : Context for 'APU' is selected.
00:26:35 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:35 INFO  : Context for 'APU' is selected.
00:26:35 INFO  : 'stop' command is executed.
00:26:36 INFO  : 'ps7_init' command is executed.
00:26:36 INFO  : 'ps7_post_config' command is executed.
00:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:36 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:36 INFO  : 'con' command is executed.
00:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:36 INFO  : Disconnected from the channel tcfchan#43.
00:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:15 INFO  : 'fpga -state' command is executed.
00:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:16 INFO  : 'jtag frequency' command is executed.
00:28:16 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:16 INFO  : Context for 'APU' is selected.
00:28:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:17 INFO  : Context for 'APU' is selected.
00:28:17 INFO  : 'stop' command is executed.
00:28:17 INFO  : 'ps7_init' command is executed.
00:28:17 INFO  : 'ps7_post_config' command is executed.
00:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:18 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:18 INFO  : 'con' command is executed.
00:28:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:28:18 INFO  : Disconnected from the channel tcfchan#44.
00:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:30:22 INFO  : 'fpga -state' command is executed.
00:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:23 INFO  : 'jtag frequency' command is executed.
00:30:23 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:23 INFO  : Context for 'APU' is selected.
00:30:24 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:24 INFO  : Context for 'APU' is selected.
00:30:24 INFO  : 'stop' command is executed.
00:30:24 INFO  : 'ps7_init' command is executed.
00:30:24 INFO  : 'ps7_post_config' command is executed.
00:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:25 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:25 INFO  : 'con' command is executed.
00:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:30:25 INFO  : Disconnected from the channel tcfchan#45.
00:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:30:48 INFO  : 'fpga -state' command is executed.
00:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:48 INFO  : 'jtag frequency' command is executed.
00:30:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:48 INFO  : Context for 'APU' is selected.
00:30:49 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:49 INFO  : Context for 'APU' is selected.
00:30:49 INFO  : 'stop' command is executed.
00:30:50 INFO  : 'ps7_init' command is executed.
00:30:50 INFO  : 'ps7_post_config' command is executed.
00:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:50 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:50 INFO  : 'con' command is executed.
00:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:30:50 INFO  : Disconnected from the channel tcfchan#46.
00:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:16 INFO  : 'fpga -state' command is executed.
00:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:16 INFO  : 'jtag frequency' command is executed.
00:31:16 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:16 INFO  : Context for 'APU' is selected.
00:31:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:17 INFO  : Context for 'APU' is selected.
00:31:17 INFO  : 'stop' command is executed.
00:31:18 INFO  : 'ps7_init' command is executed.
00:31:18 INFO  : 'ps7_post_config' command is executed.
00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : 'con' command is executed.
00:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:18 INFO  : Disconnected from the channel tcfchan#47.
00:32:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:58 INFO  : 'fpga -state' command is executed.
00:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:58 INFO  : 'jtag frequency' command is executed.
00:32:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:59 INFO  : Context for 'APU' is selected.
00:32:59 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:59 INFO  : Context for 'APU' is selected.
00:32:59 INFO  : 'stop' command is executed.
00:32:59 INFO  : 'ps7_init' command is executed.
00:32:59 INFO  : 'ps7_post_config' command is executed.
00:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:00 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:00 INFO  : 'con' command is executed.
00:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:00 INFO  : Disconnected from the channel tcfchan#48.
00:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:26 INFO  : 'fpga -state' command is executed.
00:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:26 INFO  : 'jtag frequency' command is executed.
00:34:26 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:26 INFO  : Context for 'APU' is selected.
00:34:28 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:28 INFO  : Context for 'APU' is selected.
00:34:28 INFO  : 'stop' command is executed.
00:34:28 INFO  : 'ps7_init' command is executed.
00:34:28 INFO  : 'ps7_post_config' command is executed.
00:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:29 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:29 INFO  : 'con' command is executed.
00:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:29 INFO  : Disconnected from the channel tcfchan#49.
00:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:29 INFO  : 'fpga -state' command is executed.
00:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:36:29 INFO  : 'jtag frequency' command is executed.
00:36:29 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:30 INFO  : Context for 'APU' is selected.
00:36:31 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:31 INFO  : Context for 'APU' is selected.
00:36:31 INFO  : 'stop' command is executed.
00:36:31 INFO  : 'ps7_init' command is executed.
00:36:31 INFO  : 'ps7_post_config' command is executed.
00:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:32 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:32 INFO  : 'con' command is executed.
00:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:32 INFO  : Disconnected from the channel tcfchan#50.
01:24:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573406664000,  Project:1573389924000
01:24:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:25:02 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
01:25:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:25:05 INFO  : 
01:25:06 INFO  : Updating hardware inferred compiler options for lab4.
01:25:06 INFO  : Clearing existing target manager status.
01:25:06 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:07 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:08 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:08 INFO  : Closing and re-opening the MSS file of ther project lab4_bsp
01:25:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:25:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:26:59 INFO  : Registering command handlers for SDK TCF services
01:27:00 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab4/lab4.sdk/temp_xsdb_launch_script.tcl
01:27:02 INFO  : XSCT server has started successfully.
01:27:02 INFO  : Successfully done setting XSCT server connection channel  
01:27:03 INFO  : Successfully done setting SDK workspace  
01:27:03 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper.hdf.
01:27:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:59:02 INFO  : 'fpga -state' command is executed.
01:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:59:02 INFO  : 'jtag frequency' command is executed.
01:59:02 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:03 INFO  : Context for 'APU' is selected.
01:59:03 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:03 INFO  : Context for 'APU' is selected.
01:59:03 INFO  : 'stop' command is executed.
01:59:03 INFO  : 'ps7_init' command is executed.
01:59:03 INFO  : 'ps7_post_config' command is executed.
01:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:04 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:04 INFO  : 'con' command is executed.
01:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:59:04 INFO  : Disconnected from the channel tcfchan#1.
02:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:06:06 INFO  : 'fpga -state' command is executed.
02:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:06:06 INFO  : 'jtag frequency' command is executed.
02:06:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:06:06 INFO  : Context for 'APU' is selected.
02:06:08 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:06:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:06:08 INFO  : Context for 'APU' is selected.
02:06:08 INFO  : 'stop' command is executed.
02:06:08 INFO  : 'ps7_init' command is executed.
02:06:08 INFO  : 'ps7_post_config' command is executed.
02:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:09 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:09 INFO  : 'con' command is executed.
02:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:06:09 INFO  : Disconnected from the channel tcfchan#2.
02:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:24:16 INFO  : 'fpga -state' command is executed.
02:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:24:16 INFO  : 'jtag frequency' command is executed.
02:24:16 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:16 INFO  : Context for 'APU' is selected.
02:24:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:17 INFO  : Context for 'APU' is selected.
02:24:17 INFO  : 'stop' command is executed.
02:24:18 INFO  : 'ps7_init' command is executed.
02:24:18 INFO  : 'ps7_post_config' command is executed.
02:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:18 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:18 INFO  : 'con' command is executed.
02:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:24:18 INFO  : Disconnected from the channel tcfchan#3.
02:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:31:13 INFO  : 'fpga -state' command is executed.
02:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:31:13 INFO  : 'jtag frequency' command is executed.
02:31:13 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:13 INFO  : Context for 'APU' is selected.
02:31:14 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:14 INFO  : Context for 'APU' is selected.
02:31:14 INFO  : 'stop' command is executed.
02:31:14 INFO  : 'ps7_init' command is executed.
02:31:14 INFO  : 'ps7_post_config' command is executed.
02:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:15 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:15 INFO  : 'con' command is executed.
02:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:31:15 INFO  : Disconnected from the channel tcfchan#4.
02:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:32:40 INFO  : 'fpga -state' command is executed.
02:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:32:40 INFO  : 'jtag frequency' command is executed.
02:32:40 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:32:40 INFO  : Context for 'APU' is selected.
02:32:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:41 INFO  : Context for 'APU' is selected.
02:32:41 INFO  : 'stop' command is executed.
02:32:41 INFO  : 'ps7_init' command is executed.
02:32:42 INFO  : 'ps7_post_config' command is executed.
02:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:42 INFO  : The application '/home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab4/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:42 INFO  : 'con' command is executed.
02:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:32:42 INFO  : Disconnected from the channel tcfchan#5.
