Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 09:37:06 2019
| Host         : AlessandraBotto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_recognition_timing_summary_routed.rpt -pb Voice_recognition_timing_summary_routed.pb -rpx Voice_recognition_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_recognition
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.027        0.000                      0                 2624        0.073        0.000                      0                 2624        3.750        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.027        0.000                      0                 2624        0.073        0.000                      0                 2624        3.750        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.512%)  route 5.196ns (67.488%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.008    m
    SLICE_X3Y69          FDCE                                         r  m_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  m_reg[4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.035    m_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.512%)  route 5.196ns (67.488%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.008    m
    SLICE_X3Y69          FDCE                                         r  m_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  m_reg[5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.035    m_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.512%)  route 5.196ns (67.488%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.008    m
    SLICE_X3Y69          FDCE                                         r  m_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  m_reg[6]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.035    m_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.512%)  route 5.196ns (67.488%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.008    m
    SLICE_X3Y69          FDCE                                         r  m_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  m_reg[7]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.035    m_reg[7]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.511%)  route 5.196ns (67.489%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.009    m
    SLICE_X3Y68          FDCE                                         r  m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  m_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDCE (Setup_fdce_C_CE)      -0.205    15.036    m_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.511%)  route 5.196ns (67.489%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.009    m
    SLICE_X3Y68          FDCE                                         r  m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  m_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDCE (Setup_fdce_C_CE)      -0.205    15.036    m_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.511%)  route 5.196ns (67.489%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.009    m
    SLICE_X3Y68          FDCE                                         r  m_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  m_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDCE (Setup_fdce_C_CE)      -0.205    15.036    m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.503ns (32.511%)  route 5.196ns (67.489%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.703    13.009    m
    SLICE_X3Y68          FDCE                                         r  m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  m_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDCE (Setup_fdce_C_CE)      -0.205    15.036    m_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.503ns (32.983%)  route 5.086ns (67.017%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.593    12.898    m
    SLICE_X3Y75          FDCE                                         r  m_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  m_reg[28]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.029    m_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 i_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.503ns (32.983%)  route 5.086ns (67.017%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  i_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  i_reg_rep[1]_rep/Q
                         net (fo=64, routed)          1.982     7.810    received_reg_448_511_27_29/ADDRA1
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.934 f  received_reg_448_511_27_29/RAMA/O
                         net (fo=1, routed)           1.146     9.079    received_reg_448_511_27_29_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  k[0]_i_55/O
                         net (fo=1, routed)           0.000     9.203    k[0]_i_55_n_0
    SLICE_X9Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     9.448 f  k_reg[0]_i_35/O
                         net (fo=1, routed)           0.000     9.448    k_reg[0]_i_35_n_0
    SLICE_X9Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     9.552 f  k_reg[0]_i_22/O
                         net (fo=14, routed)          0.928    10.481    p_1_out[27]
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.316    10.797 r  m[0]_i_12/O
                         net (fo=1, routed)           0.000    10.797    m[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.330 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.330    m_reg[0]_i_5_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.559 r  m_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.437    11.996    m_reg[0]_i_3_n_1
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.310    12.306 r  m[0]_i_1/O
                         net (fo=32, routed)          0.593    12.898    m
    SLICE_X3Y75          FDCE                                         r  m_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  m_reg[29]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.029    m_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.387%)  route 0.092ns (39.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.571     1.490    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  uart_i/uart_rx_i/rx_data_reg[0]/Q
                         net (fo=18, routed)          0.092     1.724    received_reg_576_639_0_2/DIA
    SLICE_X12Y63         RAMD64E                                      r  received_reg_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.841     2.006    received_reg_576_639_0_2/WCLK
    SLICE_X12Y63         RAMD64E                                      r  received_reg_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y63         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.650    received_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_896_959_31_31/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.489%)  route 0.156ns (52.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[5]/Q
                         net (fo=371, routed)         0.156     1.810    received_reg_896_959_31_31/A5
    SLICE_X6Y77          RAMD64E                                      r  received_reg_896_959_31_31/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.861     2.026    received_reg_896_959_31_31/WCLK
    SLICE_X6Y77          RAMD64E                                      r  received_reg_896_959_31_31/DP/CLK
                         clock pessimism             -0.479     1.546    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.716    received_reg_896_959_31_31/DP
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_896_959_31_31/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.489%)  route 0.156ns (52.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[5]/Q
                         net (fo=371, routed)         0.156     1.810    received_reg_896_959_31_31/A5
    SLICE_X6Y77          RAMD64E                                      r  received_reg_896_959_31_31/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.861     2.026    received_reg_896_959_31_31/WCLK
    SLICE_X6Y77          RAMD64E                                      r  received_reg_896_959_31_31/SP/CLK
                         clock pessimism             -0.479     1.546    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.716    received_reg_896_959_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_27_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[4]/Q
                         net (fo=370, routed)         0.210     1.865    received_reg_640_703_27_29/ADDRD4
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.859     2.024    received_reg_640_703_27_29/WCLK
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMA/CLK
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.744    received_reg_640_703_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_27_29/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[4]/Q
                         net (fo=370, routed)         0.210     1.865    received_reg_640_703_27_29/ADDRD4
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.859     2.024    received_reg_640_703_27_29/WCLK
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMB/CLK
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.744    received_reg_640_703_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_27_29/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[4]/Q
                         net (fo=370, routed)         0.210     1.865    received_reg_640_703_27_29/ADDRD4
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.859     2.024    received_reg_640_703_27_29/WCLK
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMC/CLK
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.744    received_reg_640_703_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_27_29/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  index_reg[4]/Q
                         net (fo=370, routed)         0.210     1.865    received_reg_640_703_27_29/ADDRD4
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.859     2.024    received_reg_640_703_27_29/WCLK
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMD/CLK
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.744    received_reg_640_703_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.368%)  route 0.145ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.571     1.490    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  uart_i/uart_rx_i/rx_data_reg[0]/Q
                         net (fo=18, routed)          0.145     1.776    received_reg_320_383_0_2/DIA
    SLICE_X14Y64         RAMD64E                                      r  received_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.841     2.006    received_reg_320_383_0_2/WCLK
    SLICE_X14Y64         RAMD64E                                      r  received_reg_320_383_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y64         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.652    received_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.124%)  route 0.146ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.571     1.490    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  uart_i/uart_rx_i/rx_data_reg[2]/Q
                         net (fo=19, routed)          0.146     1.777    received_reg_0_63_0_2/DIC
    SLICE_X14Y63         RAMD64E                                      r  received_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.841     2.006    received_reg_0_63_0_2/WCLK
    SLICE_X14Y63         RAMD64E                                      r  received_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y63         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.649    received_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_27_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.889%)  route 0.331ns (70.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.592     1.511    CLK_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  index_reg[0]/Q
                         net (fo=369, routed)         0.331     1.983    received_reg_640_703_27_29/ADDRD0
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.859     2.024    received_reg_640_703_27_29/WCLK
    SLICE_X6Y76          RAMD64E                                      r  received_reg_640_703_27_29/RAMA/CLK
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.854    received_reg_640_703_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y70     i_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y71     i_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y71     i_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y71     i_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y71     i_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y72     i_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y72     i_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y65     i_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y72     i_reg[30]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     received_reg_640_703_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     received_reg_640_703_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     received_reg_640_703_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     received_reg_640_703_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y77     received_reg_256_319_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y77     received_reg_256_319_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    received_reg_384_447_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    received_reg_384_447_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    received_reg_384_447_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    received_reg_384_447_27_29/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     received_reg_576_639_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    received_reg_64_127_3_5/RAMA/CLK



