Vivado Simulator 2020.2
Time resolution is 1 ps
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (625.000000) and attribute CLKIN_PERIOD (5.000000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (625.000000) and attribute CLKIN_PERIOD (5.000000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (625.000000) and attribute CLKIN_PERIOD (5.000000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @573827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @573827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @573827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @573827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @576327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @576327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @576327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @576327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @578827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @578827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @578827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @578827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @581327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @581327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @581327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @581327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @583827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @583827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @583827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @583827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @586327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @586327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @586327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @586327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @588827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:710 (BL:8 WL:11 RL:11) @593827 Required:
	tMOD + PL + CAL - 84 clocks.
	tMOD - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:710 (BL:8 WL:11 RL:11) @593827 Required:
	tMOD + PL + CAL - 84 clocks.
	tMOD - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:710 (BL:8 WL:11 RL:11) @593827 Required:
	tMOD + PL + CAL - 84 clocks.
	tMOD - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:710 (BL:8 WL:11 RL:11) @593827 Required:
	tMOD + PL + CAL - 84 clocks.
	tMOD - 84 clocks.
Calibration Done
Stopped at time : 4306975 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4314451 Required:
	ODTH4 - 3 clocks. @4314451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4314451 Required:
	ODTH4 - 3 clocks. @4314451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4314451 Required:
	ODTH4 - 3 clocks. @4314451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4314451 Required:
	ODTH4 - 3 clocks. @4314451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315077 Required:
	ODTH4 - 3 clocks. @4315077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315077 Required:
	ODTH4 - 3 clocks. @4315077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315077 Required:
	ODTH4 - 3 clocks. @4315077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315077 Required:
	ODTH4 - 3 clocks. @4315077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315701 Required:
	ODTH4 - 3 clocks. @4315701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315701 Required:
	ODTH4 - 3 clocks. @4315701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315701 Required:
	ODTH4 - 3 clocks. @4315701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4315701 Required:
	ODTH4 - 3 clocks. @4315701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316327 Required:
	ODTH4 - 3 clocks. @4316327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316327 Required:
	ODTH4 - 3 clocks. @4316327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316327 Required:
	ODTH4 - 3 clocks. @4316327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316327 Required:
	ODTH4 - 3 clocks. @4316327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316951 Required:
	ODTH4 - 3 clocks. @4316951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316951 Required:
	ODTH4 - 3 clocks. @4316951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316951 Required:
	ODTH4 - 3 clocks. @4316951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4316951 Required:
	ODTH4 - 3 clocks. @4316951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4317577 Required:
	ODTH4 - 3 clocks. @4317577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4317577 Required:
	ODTH4 - 3 clocks. @4317577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4317577 Required:
	ODTH4 - 3 clocks. @4317577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4317577 Required:
	ODTH4 - 3 clocks. @4317577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318201 Required:
	ODTH4 - 3 clocks. @4318201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318201 Required:
	ODTH4 - 3 clocks. @4318201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318201 Required:
	ODTH4 - 3 clocks. @4318201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318201 Required:
	ODTH4 - 3 clocks. @4318201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318827 Required:
	ODTH4 - 3 clocks. @4318827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318827 Required:
	ODTH4 - 3 clocks. @4318827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318827 Required:
	ODTH4 - 3 clocks. @4318827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4318827 Required:
	ODTH4 - 3 clocks. @4318827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4319451 Required:
	ODTH4 - 3 clocks. @4319451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4319451 Required:
	ODTH4 - 3 clocks. @4319451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4319451 Required:
	ODTH4 - 3 clocks. @4319451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4319451 Required:
	ODTH4 - 3 clocks. @4319451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320077 Required:
	ODTH4 - 3 clocks. @4320077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320077 Required:
	ODTH4 - 3 clocks. @4320077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320077 Required:
	ODTH4 - 3 clocks. @4320077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320077 Required:
	ODTH4 - 3 clocks. @4320077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320701 Required:
	ODTH4 - 3 clocks. @4320701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320701 Required:
	ODTH4 - 3 clocks. @4320701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320701 Required:
	ODTH4 - 3 clocks. @4320701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4320701 Required:
	ODTH4 - 3 clocks. @4320701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321327 Required:
	ODTH4 - 3 clocks. @4321327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321327 Required:
	ODTH4 - 3 clocks. @4321327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321327 Required:
	ODTH4 - 3 clocks. @4321327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321327 Required:
	ODTH4 - 3 clocks. @4321327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321951 Required:
	ODTH4 - 3 clocks. @4321951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321951 Required:
	ODTH4 - 3 clocks. @4321951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321951 Required:
	ODTH4 - 3 clocks. @4321951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4321951 Required:
	ODTH4 - 3 clocks. @4321951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4322577 Required:
	ODTH4 - 3 clocks. @4322577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4322577 Required:
	ODTH4 - 3 clocks. @4322577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4322577 Required:
	ODTH4 - 3 clocks. @4322577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4322577 Required:
	ODTH4 - 3 clocks. @4322577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323201 Required:
	ODTH4 - 3 clocks. @4323201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323201 Required:
	ODTH4 - 3 clocks. @4323201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323201 Required:
	ODTH4 - 3 clocks. @4323201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323201 Required:
	ODTH4 - 3 clocks. @4323201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323827 Required:
	ODTH4 - 3 clocks. @4323827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323827 Required:
	ODTH4 - 3 clocks. @4323827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323827 Required:
	ODTH4 - 3 clocks. @4323827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4323827 Required:
	ODTH4 - 3 clocks. @4323827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4324451 Required:
	ODTH4 - 3 clocks. @4324451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4324451 Required:
	ODTH4 - 3 clocks. @4324451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4324451 Required:
	ODTH4 - 3 clocks. @4324451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4324451 Required:
	ODTH4 - 3 clocks. @4324451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325077 Required:
	ODTH4 - 3 clocks. @4325077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325077 Required:
	ODTH4 - 3 clocks. @4325077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325077 Required:
	ODTH4 - 3 clocks. @4325077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325077 Required:
	ODTH4 - 3 clocks. @4325077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325701 Required:
	ODTH4 - 3 clocks. @4325701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325701 Required:
	ODTH4 - 3 clocks. @4325701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325701 Required:
	ODTH4 - 3 clocks. @4325701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4325701 Required:
	ODTH4 - 3 clocks. @4325701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326327 Required:
	ODTH4 - 3 clocks. @4326327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326327 Required:
	ODTH4 - 3 clocks. @4326327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326327 Required:
	ODTH4 - 3 clocks. @4326327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326327 Required:
	ODTH4 - 3 clocks. @4326327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326951 Required:
	ODTH4 - 3 clocks. @4326951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326951 Required:
	ODTH4 - 3 clocks. @4326951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326951 Required:
	ODTH4 - 3 clocks. @4326951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4326951 Required:
	ODTH4 - 3 clocks. @4326951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4327577 Required:
	ODTH4 - 3 clocks. @4327577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4327577 Required:
	ODTH4 - 3 clocks. @4327577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4327577 Required:
	ODTH4 - 3 clocks. @4327577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4327577 Required:
	ODTH4 - 3 clocks. @4327577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328201 Required:
	ODTH4 - 3 clocks. @4328201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328201 Required:
	ODTH4 - 3 clocks. @4328201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328201 Required:
	ODTH4 - 3 clocks. @4328201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328201 Required:
	ODTH4 - 3 clocks. @4328201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328827 Required:
	ODTH4 - 3 clocks. @4328827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328827 Required:
	ODTH4 - 3 clocks. @4328827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328827 Required:
	ODTH4 - 3 clocks. @4328827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4328827 Required:
	ODTH4 - 3 clocks. @4328827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4329451 Required:
	ODTH4 - 3 clocks. @4329451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4329451 Required:
	ODTH4 - 3 clocks. @4329451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4329451 Required:
	ODTH4 - 3 clocks. @4329451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4329451 Required:
	ODTH4 - 3 clocks. @4329451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330077 Required:
	ODTH4 - 3 clocks. @4330077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330077 Required:
	ODTH4 - 3 clocks. @4330077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330077 Required:
	ODTH4 - 3 clocks. @4330077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330077 Required:
	ODTH4 - 3 clocks. @4330077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330701 Required:
	ODTH4 - 3 clocks. @4330701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330701 Required:
	ODTH4 - 3 clocks. @4330701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330701 Required:
	ODTH4 - 3 clocks. @4330701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4330701 Required:
	ODTH4 - 3 clocks. @4330701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331327 Required:
	ODTH4 - 3 clocks. @4331327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331327 Required:
	ODTH4 - 3 clocks. @4331327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331327 Required:
	ODTH4 - 3 clocks. @4331327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331327 Required:
	ODTH4 - 3 clocks. @4331327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331951 Required:
	ODTH4 - 3 clocks. @4331951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331951 Required:
	ODTH4 - 3 clocks. @4331951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331951 Required:
	ODTH4 - 3 clocks. @4331951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4331951 Required:
	ODTH4 - 3 clocks. @4331951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4332577 Required:
	ODTH4 - 3 clocks. @4332577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4332577 Required:
	ODTH4 - 3 clocks. @4332577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4332577 Required:
	ODTH4 - 3 clocks. @4332577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4332577 Required:
	ODTH4 - 3 clocks. @4332577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333201 Required:
	ODTH4 - 3 clocks. @4333201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333201 Required:
	ODTH4 - 3 clocks. @4333201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333201 Required:
	ODTH4 - 3 clocks. @4333201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333201 Required:
	ODTH4 - 3 clocks. @4333201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4333671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4333671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4333671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4333671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333827 Required:
	ODTH4 - 3 clocks. @4333827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333827 Required:
	ODTH4 - 3 clocks. @4333827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333827 Required:
	ODTH4 - 3 clocks. @4333827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4333827 Required:
	ODTH4 - 3 clocks. @4333827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4334451 Required:
	ODTH4 - 3 clocks. @4334451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4334451 Required:
	ODTH4 - 3 clocks. @4334451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4334451 Required:
	ODTH4 - 3 clocks. @4334451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4334451 Required:
	ODTH4 - 3 clocks. @4334451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4334921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335077 Required:
	ODTH4 - 3 clocks. @4335077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335077 Required:
	ODTH4 - 3 clocks. @4335077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335077 Required:
	ODTH4 - 3 clocks. @4335077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335077 Required:
	ODTH4 - 3 clocks. @4335077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4335545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4335545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4335545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4335545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335701 Required:
	ODTH4 - 3 clocks. @4335701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335701 Required:
	ODTH4 - 3 clocks. @4335701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335701 Required:
	ODTH4 - 3 clocks. @4335701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4335701 Required:
	ODTH4 - 3 clocks. @4335701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336327 Required:
	ODTH4 - 3 clocks. @4336327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336327 Required:
	ODTH4 - 3 clocks. @4336327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336327 Required:
	ODTH4 - 3 clocks. @4336327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336327 Required:
	ODTH4 - 3 clocks. @4336327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336951 Required:
	ODTH4 - 3 clocks. @4336951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336951 Required:
	ODTH4 - 3 clocks. @4336951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336951 Required:
	ODTH4 - 3 clocks. @4336951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4336951 Required:
	ODTH4 - 3 clocks. @4336951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4337577 Required:
	ODTH4 - 3 clocks. @4337577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4337577 Required:
	ODTH4 - 3 clocks. @4337577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4337577 Required:
	ODTH4 - 3 clocks. @4337577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4337577 Required:
	ODTH4 - 3 clocks. @4337577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338201 Required:
	ODTH4 - 3 clocks. @4338201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338201 Required:
	ODTH4 - 3 clocks. @4338201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338201 Required:
	ODTH4 - 3 clocks. @4338201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338201 Required:
	ODTH4 - 3 clocks. @4338201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338827 Required:
	ODTH4 - 3 clocks. @4338827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338827 Required:
	ODTH4 - 3 clocks. @4338827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338827 Required:
	ODTH4 - 3 clocks. @4338827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4338827 Required:
	ODTH4 - 3 clocks. @4338827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4339451 Required:
	ODTH4 - 3 clocks. @4339451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4339451 Required:
	ODTH4 - 3 clocks. @4339451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4339451 Required:
	ODTH4 - 3 clocks. @4339451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4339451 Required:
	ODTH4 - 3 clocks. @4339451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340077 Required:
	ODTH4 - 3 clocks. @4340077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340077 Required:
	ODTH4 - 3 clocks. @4340077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340077 Required:
	ODTH4 - 3 clocks. @4340077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340077 Required:
	ODTH4 - 3 clocks. @4340077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340701 Required:
	ODTH4 - 3 clocks. @4340701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340701 Required:
	ODTH4 - 3 clocks. @4340701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340701 Required:
	ODTH4 - 3 clocks. @4340701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4340701 Required:
	ODTH4 - 3 clocks. @4340701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341327 Required:
	ODTH4 - 3 clocks. @4341327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341327 Required:
	ODTH4 - 3 clocks. @4341327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341327 Required:
	ODTH4 - 3 clocks. @4341327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341327 Required:
	ODTH4 - 3 clocks. @4341327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341951 Required:
	ODTH4 - 3 clocks. @4341951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341951 Required:
	ODTH4 - 3 clocks. @4341951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341951 Required:
	ODTH4 - 3 clocks. @4341951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4341951 Required:
	ODTH4 - 3 clocks. @4341951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4342577 Required:
	ODTH4 - 3 clocks. @4342577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4342577 Required:
	ODTH4 - 3 clocks. @4342577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4342577 Required:
	ODTH4 - 3 clocks. @4342577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4342577 Required:
	ODTH4 - 3 clocks. @4342577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343201 Required:
	ODTH4 - 3 clocks. @4343201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343201 Required:
	ODTH4 - 3 clocks. @4343201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343201 Required:
	ODTH4 - 3 clocks. @4343201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343201 Required:
	ODTH4 - 3 clocks. @4343201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4343671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4343671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4343671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4343671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343827 Required:
	ODTH4 - 3 clocks. @4343827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343827 Required:
	ODTH4 - 3 clocks. @4343827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343827 Required:
	ODTH4 - 3 clocks. @4343827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4343827 Required:
	ODTH4 - 3 clocks. @4343827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4344451 Required:
	ODTH4 - 3 clocks. @4344451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4344451 Required:
	ODTH4 - 3 clocks. @4344451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4344451 Required:
	ODTH4 - 3 clocks. @4344451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4344451 Required:
	ODTH4 - 3 clocks. @4344451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4344921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345077 Required:
	ODTH4 - 3 clocks. @4345077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345077 Required:
	ODTH4 - 3 clocks. @4345077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345077 Required:
	ODTH4 - 3 clocks. @4345077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345077 Required:
	ODTH4 - 3 clocks. @4345077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4345545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4345545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4345545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:11 RL:11) @4345545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345701 Required:
	ODTH4 - 3 clocks. @4345701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345701 Required:
	ODTH4 - 3 clocks. @4345701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345701 Required:
	ODTH4 - 3 clocks. @4345701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4345701 Required:
	ODTH4 - 3 clocks. @4345701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346327 Required:
	ODTH4 - 3 clocks. @4346327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346327 Required:
	ODTH4 - 3 clocks. @4346327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346327 Required:
	ODTH4 - 3 clocks. @4346327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346327 Required:
	ODTH4 - 3 clocks. @4346327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346951 Required:
	ODTH4 - 3 clocks. @4346951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346951 Required:
	ODTH4 - 3 clocks. @4346951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346951 Required:
	ODTH4 - 3 clocks. @4346951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4346951 Required:
	ODTH4 - 3 clocks. @4346951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4347577 Required:
	ODTH4 - 3 clocks. @4347577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4347577 Required:
	ODTH4 - 3 clocks. @4347577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4347577 Required:
	ODTH4 - 3 clocks. @4347577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4347577 Required:
	ODTH4 - 3 clocks. @4347577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348201 Required:
	ODTH4 - 3 clocks. @4348201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348201 Required:
	ODTH4 - 3 clocks. @4348201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348201 Required:
	ODTH4 - 3 clocks. @4348201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348201 Required:
	ODTH4 - 3 clocks. @4348201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348827 Required:
	ODTH4 - 3 clocks. @4348827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348827 Required:
	ODTH4 - 3 clocks. @4348827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348827 Required:
	ODTH4 - 3 clocks. @4348827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4348827 Required:
	ODTH4 - 3 clocks. @4348827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4349451 Required:
	ODTH4 - 3 clocks. @4349451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4349451 Required:
	ODTH4 - 3 clocks. @4349451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4349451 Required:
	ODTH4 - 3 clocks. @4349451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4349451 Required:
	ODTH4 - 3 clocks. @4349451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350077 Required:
	ODTH4 - 3 clocks. @4350077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350077 Required:
	ODTH4 - 3 clocks. @4350077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350077 Required:
	ODTH4 - 3 clocks. @4350077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350077 Required:
	ODTH4 - 3 clocks. @4350077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350701 Required:
	ODTH4 - 3 clocks. @4350701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350701 Required:
	ODTH4 - 3 clocks. @4350701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350701 Required:
	ODTH4 - 3 clocks. @4350701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4350701 Required:
	ODTH4 - 3 clocks. @4350701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351327 Required:
	ODTH4 - 3 clocks. @4351327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351327 Required:
	ODTH4 - 3 clocks. @4351327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351327 Required:
	ODTH4 - 3 clocks. @4351327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351327 Required:
	ODTH4 - 3 clocks. @4351327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351951 Required:
	ODTH4 - 3 clocks. @4351951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351951 Required:
	ODTH4 - 3 clocks. @4351951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351951 Required:
	ODTH4 - 3 clocks. @4351951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4351951 Required:
	ODTH4 - 3 clocks. @4351951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4352577 Required:
	ODTH4 - 3 clocks. @4352577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4352577 Required:
	ODTH4 - 3 clocks. @4352577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4352577 Required:
	ODTH4 - 3 clocks. @4352577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4352577 Required:
	ODTH4 - 3 clocks. @4352577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353201 Required:
	ODTH4 - 3 clocks. @4353201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353201 Required:
	ODTH4 - 3 clocks. @4353201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353201 Required:
	ODTH4 - 3 clocks. @4353201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353201 Required:
	ODTH4 - 3 clocks. @4353201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353827 Required:
	ODTH4 - 3 clocks. @4353827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353827 Required:
	ODTH4 - 3 clocks. @4353827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353827 Required:
	ODTH4 - 3 clocks. @4353827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4353827 Required:
	ODTH4 - 3 clocks. @4353827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354295 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354295 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354295 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354295 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4354451 Required:
	ODTH4 - 3 clocks. @4354451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4354451 Required:
	ODTH4 - 3 clocks. @4354451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4354451 Required:
	ODTH4 - 3 clocks. @4354451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4354451 Required:
	ODTH4 - 3 clocks. @4354451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354921 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354921 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354921 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4354921 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355077 Required:
	ODTH4 - 3 clocks. @4355077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355077 Required:
	ODTH4 - 3 clocks. @4355077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355077 Required:
	ODTH4 - 3 clocks. @4355077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355077 Required:
	ODTH4 - 3 clocks. @4355077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4355545 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4355545 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4355545 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4355545 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355701 Required:
	ODTH4 - 3 clocks. @4355701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355701 Required:
	ODTH4 - 3 clocks. @4355701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355701 Required:
	ODTH4 - 3 clocks. @4355701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4355701 Required:
	ODTH4 - 3 clocks. @4355701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356327 Required:
	ODTH4 - 3 clocks. @4356327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356327 Required:
	ODTH4 - 3 clocks. @4356327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356327 Required:
	ODTH4 - 3 clocks. @4356327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356327 Required:
	ODTH4 - 3 clocks. @4356327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356951 Required:
	ODTH4 - 3 clocks. @4356951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356951 Required:
	ODTH4 - 3 clocks. @4356951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356951 Required:
	ODTH4 - 3 clocks. @4356951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4356951 Required:
	ODTH4 - 3 clocks. @4356951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4357577 Required:
	ODTH4 - 3 clocks. @4357577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4357577 Required:
	ODTH4 - 3 clocks. @4357577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4357577 Required:
	ODTH4 - 3 clocks. @4357577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4357577 Required:
	ODTH4 - 3 clocks. @4357577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358201 Required:
	ODTH4 - 3 clocks. @4358201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358201 Required:
	ODTH4 - 3 clocks. @4358201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358201 Required:
	ODTH4 - 3 clocks. @4358201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358201 Required:
	ODTH4 - 3 clocks. @4358201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358827 Required:
	ODTH4 - 3 clocks. @4358827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358827 Required:
	ODTH4 - 3 clocks. @4358827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358827 Required:
	ODTH4 - 3 clocks. @4358827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4358827 Required:
	ODTH4 - 3 clocks. @4358827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4359451 Required:
	ODTH4 - 3 clocks. @4359451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4359451 Required:
	ODTH4 - 3 clocks. @4359451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4359451 Required:
	ODTH4 - 3 clocks. @4359451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4359451 Required:
	ODTH4 - 3 clocks. @4359451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360077 Required:
	ODTH4 - 3 clocks. @4360077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360077 Required:
	ODTH4 - 3 clocks. @4360077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360077 Required:
	ODTH4 - 3 clocks. @4360077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360077 Required:
	ODTH4 - 3 clocks. @4360077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360701 Required:
	ODTH4 - 3 clocks. @4360701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360701 Required:
	ODTH4 - 3 clocks. @4360701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360701 Required:
	ODTH4 - 3 clocks. @4360701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4360701 Required:
	ODTH4 - 3 clocks. @4360701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361327 Required:
	ODTH4 - 3 clocks. @4361327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361327 Required:
	ODTH4 - 3 clocks. @4361327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361327 Required:
	ODTH4 - 3 clocks. @4361327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361327 Required:
	ODTH4 - 3 clocks. @4361327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361951 Required:
	ODTH4 - 3 clocks. @4361951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361951 Required:
	ODTH4 - 3 clocks. @4361951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361951 Required:
	ODTH4 - 3 clocks. @4361951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4361951 Required:
	ODTH4 - 3 clocks. @4361951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4362577 Required:
	ODTH4 - 3 clocks. @4362577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4362577 Required:
	ODTH4 - 3 clocks. @4362577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4362577 Required:
	ODTH4 - 3 clocks. @4362577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4362577 Required:
	ODTH4 - 3 clocks. @4362577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363201 Required:
	ODTH4 - 3 clocks. @4363201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363201 Required:
	ODTH4 - 3 clocks. @4363201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363201 Required:
	ODTH4 - 3 clocks. @4363201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363201 Required:
	ODTH4 - 3 clocks. @4363201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363827 Required:
	ODTH4 - 3 clocks. @4363827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363827 Required:
	ODTH4 - 3 clocks. @4363827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363827 Required:
	ODTH4 - 3 clocks. @4363827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4363827 Required:
	ODTH4 - 3 clocks. @4363827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4364451 Required:
	ODTH4 - 3 clocks. @4364451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4364451 Required:
	ODTH4 - 3 clocks. @4364451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4364451 Required:
	ODTH4 - 3 clocks. @4364451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4364451 Required:
	ODTH4 - 3 clocks. @4364451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365077 Required:
	ODTH4 - 3 clocks. @4365077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365077 Required:
	ODTH4 - 3 clocks. @4365077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365077 Required:
	ODTH4 - 3 clocks. @4365077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365077 Required:
	ODTH4 - 3 clocks. @4365077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365701 Required:
	ODTH4 - 3 clocks. @4365701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365701 Required:
	ODTH4 - 3 clocks. @4365701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365701 Required:
	ODTH4 - 3 clocks. @4365701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4365701 Required:
	ODTH4 - 3 clocks. @4365701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366327 Required:
	ODTH4 - 3 clocks. @4366327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366327 Required:
	ODTH4 - 3 clocks. @4366327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366327 Required:
	ODTH4 - 3 clocks. @4366327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366327 Required:
	ODTH4 - 3 clocks. @4366327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366951 Required:
	ODTH4 - 3 clocks. @4366951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366951 Required:
	ODTH4 - 3 clocks. @4366951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366951 Required:
	ODTH4 - 3 clocks. @4366951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4366951 Required:
	ODTH4 - 3 clocks. @4366951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4367577 Required:
	ODTH4 - 3 clocks. @4367577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4367577 Required:
	ODTH4 - 3 clocks. @4367577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4367577 Required:
	ODTH4 - 3 clocks. @4367577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4367577 Required:
	ODTH4 - 3 clocks. @4367577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368201 Required:
	ODTH4 - 3 clocks. @4368201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368201 Required:
	ODTH4 - 3 clocks. @4368201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368201 Required:
	ODTH4 - 3 clocks. @4368201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368201 Required:
	ODTH4 - 3 clocks. @4368201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368827 Required:
	ODTH4 - 3 clocks. @4368827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368827 Required:
	ODTH4 - 3 clocks. @4368827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368827 Required:
	ODTH4 - 3 clocks. @4368827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4368827 Required:
	ODTH4 - 3 clocks. @4368827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4369451 Required:
	ODTH4 - 3 clocks. @4369451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4369451 Required:
	ODTH4 - 3 clocks. @4369451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4369451 Required:
	ODTH4 - 3 clocks. @4369451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4369451 Required:
	ODTH4 - 3 clocks. @4369451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370077 Required:
	ODTH4 - 3 clocks. @4370077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370077 Required:
	ODTH4 - 3 clocks. @4370077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370077 Required:
	ODTH4 - 3 clocks. @4370077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370077 Required:
	ODTH4 - 3 clocks. @4370077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370701 Required:
	ODTH4 - 3 clocks. @4370701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370701 Required:
	ODTH4 - 3 clocks. @4370701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370701 Required:
	ODTH4 - 3 clocks. @4370701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4370701 Required:
	ODTH4 - 3 clocks. @4370701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371327 Required:
	ODTH4 - 3 clocks. @4371327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371327 Required:
	ODTH4 - 3 clocks. @4371327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371327 Required:
	ODTH4 - 3 clocks. @4371327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371327 Required:
	ODTH4 - 3 clocks. @4371327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371951 Required:
	ODTH4 - 3 clocks. @4371951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371951 Required:
	ODTH4 - 3 clocks. @4371951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371951 Required:
	ODTH4 - 3 clocks. @4371951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4371951 Required:
	ODTH4 - 3 clocks. @4371951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4372577 Required:
	ODTH4 - 3 clocks. @4372577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4372577 Required:
	ODTH4 - 3 clocks. @4372577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4372577 Required:
	ODTH4 - 3 clocks. @4372577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4372577 Required:
	ODTH4 - 3 clocks. @4372577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373201 Required:
	ODTH4 - 3 clocks. @4373201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373201 Required:
	ODTH4 - 3 clocks. @4373201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373201 Required:
	ODTH4 - 3 clocks. @4373201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373201 Required:
	ODTH4 - 3 clocks. @4373201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373827 Required:
	ODTH4 - 3 clocks. @4373827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373827 Required:
	ODTH4 - 3 clocks. @4373827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373827 Required:
	ODTH4 - 3 clocks. @4373827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4373827 Required:
	ODTH4 - 3 clocks. @4373827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4374451 Required:
	ODTH4 - 3 clocks. @4374451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4374451 Required:
	ODTH4 - 3 clocks. @4374451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4374451 Required:
	ODTH4 - 3 clocks. @4374451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4374451 Required:
	ODTH4 - 3 clocks. @4374451
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375077 Required:
	ODTH4 - 3 clocks. @4375077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375077 Required:
	ODTH4 - 3 clocks. @4375077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375077 Required:
	ODTH4 - 3 clocks. @4375077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375077 Required:
	ODTH4 - 3 clocks. @4375077
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375701 Required:
	ODTH4 - 3 clocks. @4375701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375701 Required:
	ODTH4 - 3 clocks. @4375701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375701 Required:
	ODTH4 - 3 clocks. @4375701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4375701 Required:
	ODTH4 - 3 clocks. @4375701
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376327 Required:
	ODTH4 - 3 clocks. @4376327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376327 Required:
	ODTH4 - 3 clocks. @4376327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376327 Required:
	ODTH4 - 3 clocks. @4376327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376327 Required:
	ODTH4 - 3 clocks. @4376327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376951 Required:
	ODTH4 - 3 clocks. @4376951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376951 Required:
	ODTH4 - 3 clocks. @4376951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376951 Required:
	ODTH4 - 3 clocks. @4376951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4376951 Required:
	ODTH4 - 3 clocks. @4376951
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4377577 Required:
	ODTH4 - 3 clocks. @4377577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4377577 Required:
	ODTH4 - 3 clocks. @4377577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4377577 Required:
	ODTH4 - 3 clocks. @4377577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4377577 Required:
	ODTH4 - 3 clocks. @4377577
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378201 Required:
	ODTH4 - 3 clocks. @4378201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378201 Required:
	ODTH4 - 3 clocks. @4378201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378201 Required:
	ODTH4 - 3 clocks. @4378201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378201 Required:
	ODTH4 - 3 clocks. @4378201
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378827 Required:
	ODTH4 - 3 clocks. @4378827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378827 Required:
	ODTH4 - 3 clocks. @4378827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378827 Required:
	ODTH4 - 3 clocks. @4378827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @4378827 Required:
	ODTH4 - 3 clocks. @4378827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4388671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4388671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4388671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4388671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389295
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4389921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4390545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4390545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4390545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @4390545
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4398671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4398671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4398671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4398671 Required:
	tRCD-AL - 16 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399295 Required:
	tRCD-AL - 13 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4399921 Required:
	tRCD-AL - 8 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4400545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4400545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4400545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:11 RL:11) @4400545 Required:
	tRCD-AL - 5 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:11 RL:11) @4418671 Required:
	tRAS - 11 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:11 RL:11) @4418671 Required:
	tRAS - 11 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:11 RL:11) @4418671 Required:
	tRAS - 11 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:11 RL:11) @4418671 Required:
	tRAS - 11 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4618671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4618671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4618671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4618671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4621171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4621171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4621171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4621171 Required:
	tRCD-AL - 64 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4622811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4622889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4622967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4623045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4623123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4623201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4623279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4623357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4623357
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4624295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4624295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4624295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4624295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4868671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4868671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4868671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @4868671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4871171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4871171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4871171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4871171 Required:
	tRCD-AL - 64 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @4872811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @4872889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @4872967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @4873045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @4873123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @4873201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @4873279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @4873357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @4873357
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4874295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4874295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4874295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @4874295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5118671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5118671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5118671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5118671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5121171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5121171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5121171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5121171 Required:
	tRCD-AL - 64 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5122811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5122889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5122967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5123045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5123123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5123201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5123279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5123357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5123357
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5124295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5124295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5124295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5124295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5368671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5368671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5368671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:95 loaded:12 tRTP spec:948 loaded:948 @5368671
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5371171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5371171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5371171 Required:
	tRCD-AL - 64 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5371171 Required:
	tRCD-AL - 64 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @5372811
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @5372889
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @5372967
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @5373045
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @5373123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @5373201
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @5373279
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @5373357
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @5373357
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5374295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5374295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5374295 Required:
	tRAS - 170 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:11 RL:11) @5374295 Required:
	tRAS - 170 clocks.
