
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105052                       # Number of seconds simulated
sim_ticks                                105051606606                       # Number of ticks simulated
final_tick                               632045503884                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134448                       # Simulator instruction rate (inst/s)
host_op_rate                                   169651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6417966                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887920                       # Number of bytes of host memory used
host_seconds                                 16368.37                       # Real time elapsed on the host
sim_insts                                  2200689813                       # Number of instructions simulated
sim_ops                                    2776917502                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      7470208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3466368                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10940032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1669888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1669888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        58361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27081                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 85469                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     71109888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32996811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104139597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15895883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15895883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15895883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     71109888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32996811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120035480                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251922319                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21940622                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17776432                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012437                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8998541                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285939                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2463142                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91264                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185519110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121941896                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21940622                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10749081                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26711696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6159749                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5159969                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11610417                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221494278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194782582     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484166      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960669      0.89%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594131      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994756      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554125      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187236      0.54%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742173      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13194440      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221494278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087093                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484046                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183415562                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7323922                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26602888                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90105                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4061795                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781385                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42424                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149516696                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76677                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4061795                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183923307                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2140215                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3682544                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26152912                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1533499                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149382459                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43641                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        281644                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       269617                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210182672                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697038149                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697038149                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39487154                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35946                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19401                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4773580                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14506803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7207895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       136187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599998                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148308115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35930                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139360541                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146152                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24671523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51280704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2862                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221494278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629183                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161382367     72.86%     72.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25780239     11.64%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12504102      5.65%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337437      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7714269      3.48%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590151      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677211      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379326      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129176      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221494278                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400883     59.62%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134461     20.00%     79.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137108     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117054198     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113625      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025226      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7150958      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139360541                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553189                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             672452                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004825                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501033962                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173016040                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135785730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140032993                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       354623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3272866                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       182169                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4061795                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1312685                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100384                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148344045                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14506803                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7207895                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19396                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234209                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136820108                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12577351                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540431                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726905                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19402342                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7149554                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543104                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135786176                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135785730                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80424358                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221934608                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538998                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362379                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25536751                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2014218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217432483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369372                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165858040     76.28%     76.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273188     11.16%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602564      4.88%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017351      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4357855      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713340      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322787      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954692      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332666      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217432483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332666                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363445951                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300754158                       # The number of ROB writes
system.switch_cpus0.timesIdled                3014781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               30428041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.519223                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.519223                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616305617                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189125704                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138109892                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251922319                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22099223                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17931223                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030758                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8973964                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8369449                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2399008                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96197                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191435856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123252729                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22099223                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10768457                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27134979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6198191                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5805745                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11826524                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2028610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228517764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.662478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.020863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201382785     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1888283      0.83%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3445756      1.51%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3175329      1.39%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2018561      0.88%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1660332      0.73%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          949899      0.42%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          967695      0.42%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13029124      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228517764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087722                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489249                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189471913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7786940                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27070349                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47599                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4140959                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3821688                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151289840                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4140959                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189958332                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1300482                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5360247                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26602486                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151163316                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        201562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       492560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214403920                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704175041                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704175041                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176509472                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37894448                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34760                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17380                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4236863                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14271277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7383962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84516                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1633478                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150154067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141770984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119056                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22666252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47762985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    228517764                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.620394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.294518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167361320     73.24%     73.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25904519     11.34%     84.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13925062      6.09%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7057215      3.09%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8397069      3.67%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2723320      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2551928      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       450396      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146935      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228517764                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         427748     59.62%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147865     20.61%     80.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141831     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119207895     84.08%     84.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033595      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17380      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13151288      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7360826      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141770984                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562757                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             717444                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005061                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    512896232                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172855293                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138706107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142488428                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275549                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2764455                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94472                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4140959                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         886928                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118377                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150188827                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14271277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7383962                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17380                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101797                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1082774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1131453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2214227                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139732391                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12689051                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2038593                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20049711                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19724569                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7360660                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.554665                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138706148                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138706107                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80060383                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222983180                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.550591                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359042                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102798609                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126575649                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23613538                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056603                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224376805                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171069535     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24542400     10.94%     87.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12726458      5.67%     92.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4090628      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5618368      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1887056      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1087629      0.48%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       963925      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2390806      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224376805                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102798609                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126575649                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18796312                       # Number of memory references committed
system.switch_cpus1.commit.loads             11506822                       # Number of loads committed
system.switch_cpus1.commit.membars              17380                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18269922                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114034968                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2610693                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2390806                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372175186                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304519362                       # The number of ROB writes
system.switch_cpus1.timesIdled                2962762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23404555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102798609                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126575649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102798609                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.450639                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.450639                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408057                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408057                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628503715                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194117292                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139621618                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34760                       # number of misc regfile writes
system.l20.replacements                         58527                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           22638                       # Total number of references to valid blocks.
system.l20.sampled_refs                         59039                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.383441                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.712622                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.094536                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   503.177087                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.015755                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009204                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000185                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.982768                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.007843                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        15069                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  15069                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7411                       # number of Writeback hits
system.l20.Writeback_hits::total                 7411                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        15069                       # number of demand (read+write) hits
system.l20.demand_hits::total                   15069                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        15069                       # number of overall hits
system.l20.overall_hits::total                  15069                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        58361                       # number of ReadReq misses
system.l20.ReadReq_misses::total                58374                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        58361                       # number of demand (read+write) misses
system.l20.demand_misses::total                 58374                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        58361                       # number of overall misses
system.l20.overall_misses::total                58374                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2489988                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  11988322729                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    11990812717                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2489988                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  11988322729                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     11990812717                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2489988                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  11988322729                       # number of overall miss cycles
system.l20.overall_miss_latency::total    11990812717                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73430                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73443                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7411                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7411                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73443                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73443                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.794784                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.794820                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.794784                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.794820                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.794784                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.794820                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205416.677730                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205413.586819                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205416.677730                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205413.586819                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205416.677730                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205413.586819                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6050                       # number of writebacks
system.l20.writebacks::total                     6050                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        58361                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           58374                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        58361                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            58374                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        58361                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           58374                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   8488532907                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   8490244842                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   8488532907                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   8490244842                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   8488532907                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   8490244842                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.794784                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.794820                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.794784                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.794820                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.794784                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.794820                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145448.722726                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145445.658033                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145448.722726                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145445.658033                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145448.722726                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145445.658033                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27266                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           21728                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27778                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.782202                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.329306                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.243119                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   496.864800                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             8.562775                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012362                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000475                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.970439                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.016724                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        12806                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  12806                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8497                       # number of Writeback hits
system.l21.Writeback_hits::total                 8497                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        12806                       # number of demand (read+write) hits
system.l21.demand_hits::total                   12806                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        12806                       # number of overall hits
system.l21.overall_hits::total                  12806                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27081                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27095                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27081                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27095                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27081                       # number of overall misses
system.l21.overall_misses::total                27095                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2404482                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5497112296                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5499516778                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2404482                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5497112296                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5499516778                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2404482                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5497112296                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5499516778                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39887                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39901                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8497                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8497                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39887                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39901                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39887                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39901                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.678943                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.679056                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.678943                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.679056                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.678943                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.679056                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 171748.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202987.788339                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202971.647094                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 171748.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202987.788339                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202971.647094                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 171748.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202987.788339                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202971.647094                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6996                       # number of writebacks
system.l21.writebacks::total                     6996                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27081                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27095                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27081                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27095                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27081                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27095                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1562432                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3867166803                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3868729235                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1562432                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3867166803                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3868729235                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1562432                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3867166803                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3868729235                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.678943                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.679056                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.678943                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.679056                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.678943                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.679056                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111602.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142800.000111                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142783.880236                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 111602.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142800.000111                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142783.880236                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 111602.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142800.000111                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142783.880236                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996688                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011618025                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060321.843177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996688                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11610401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11610401                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11610401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11610401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11610401                       # number of overall hits
system.cpu0.icache.overall_hits::total       11610401                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3146125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3146125                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3146125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3146125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3146125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3146125                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11610417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11610417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11610417                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11610417                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11610417                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11610417                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196632.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196632.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196632.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2597888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2597888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2597888                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199837.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179477325                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.704544                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.035174                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.964826                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902481                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097519                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9413591                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9413591                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19141                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406249                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406249                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406249                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406249                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184026                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184026                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184026                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184026                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184026                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34685003472                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34685003472                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34685003472                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34685003472                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34685003472                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34685003472                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590275                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590275                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590275                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590275                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019174                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011092                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 188478.820775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 188478.820775                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 188478.820775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 188478.820775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 188478.820775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 188478.820775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7411                       # number of writebacks
system.cpu0.dcache.writebacks::total             7411                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110596                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110596                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110596                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73430                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13466258024                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13466258024                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13466258024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13466258024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13466258024                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13466258024                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 183389.051124                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 183389.051124                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 183389.051124                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 183389.051124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 183389.051124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 183389.051124                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997049                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009725358                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180832.306695                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997049                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11826508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11826508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11826508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11826508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11826508                       # number of overall hits
system.cpu1.icache.overall_hits::total       11826508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3001603                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3001603                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3001603                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3001603                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3001603                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3001603                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11826524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11826524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11826524                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11826524                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11826524                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11826524                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187600.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187600.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187600.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187600.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187600.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187600.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2520682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2520682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2520682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2520682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2520682                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2520682                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180048.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 180048.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 180048.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 180048.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 180048.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 180048.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39887                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168229893                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40143                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4190.765339                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.257097                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.742903                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9536137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9536137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7256468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7256468                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17380                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17380                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16792605                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16792605                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16792605                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16792605                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120232                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120232                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120232                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120232                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120232                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21417116435                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21417116435                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21417116435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21417116435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21417116435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21417116435                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9656369                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9656369                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7256468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7256468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16912837                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16912837                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16912837                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16912837                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012451                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007109                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007109                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007109                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007109                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 178131.582565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 178131.582565                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 178131.582565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 178131.582565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 178131.582565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 178131.582565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8497                       # number of writebacks
system.cpu1.dcache.writebacks::total             8497                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80345                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80345                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80345                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39887                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39887                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39887                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39887                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6561126112                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6561126112                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6561126112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6561126112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6561126112                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6561126112                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164492.845087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164492.845087                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 164492.845087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 164492.845087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 164492.845087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 164492.845087                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
