Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sun May  1 00:45:19 2022
| Host              : ic22 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -file hw_bb_locked_clock_utilization_routed.rpt
| Design            : level0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Device Cell Placement Summary for Global Clock g38
47. Device Cell Placement Summary for Global Clock g39
48. Device Cell Placement Summary for Global Clock g40
49. Clock Region Cell Placement per Global Clock: Region X0Y0
50. Clock Region Cell Placement per Global Clock: Region X1Y0
51. Clock Region Cell Placement per Global Clock: Region X2Y0
52. Clock Region Cell Placement per Global Clock: Region X3Y0
53. Clock Region Cell Placement per Global Clock: Region X4Y0
54. Clock Region Cell Placement per Global Clock: Region X5Y0
55. Clock Region Cell Placement per Global Clock: Region X6Y0
56. Clock Region Cell Placement per Global Clock: Region X7Y0
57. Clock Region Cell Placement per Global Clock: Region X0Y1
58. Clock Region Cell Placement per Global Clock: Region X1Y1
59. Clock Region Cell Placement per Global Clock: Region X2Y1
60. Clock Region Cell Placement per Global Clock: Region X3Y1
61. Clock Region Cell Placement per Global Clock: Region X4Y1
62. Clock Region Cell Placement per Global Clock: Region X5Y1
63. Clock Region Cell Placement per Global Clock: Region X6Y1
64. Clock Region Cell Placement per Global Clock: Region X7Y1
65. Clock Region Cell Placement per Global Clock: Region X0Y2
66. Clock Region Cell Placement per Global Clock: Region X1Y2
67. Clock Region Cell Placement per Global Clock: Region X2Y2
68. Clock Region Cell Placement per Global Clock: Region X3Y2
69. Clock Region Cell Placement per Global Clock: Region X4Y2
70. Clock Region Cell Placement per Global Clock: Region X5Y2
71. Clock Region Cell Placement per Global Clock: Region X6Y2
72. Clock Region Cell Placement per Global Clock: Region X7Y2
73. Clock Region Cell Placement per Global Clock: Region X0Y3
74. Clock Region Cell Placement per Global Clock: Region X1Y3
75. Clock Region Cell Placement per Global Clock: Region X2Y3
76. Clock Region Cell Placement per Global Clock: Region X3Y3
77. Clock Region Cell Placement per Global Clock: Region X4Y3
78. Clock Region Cell Placement per Global Clock: Region X5Y3
79. Clock Region Cell Placement per Global Clock: Region X6Y3
80. Clock Region Cell Placement per Global Clock: Region X7Y3
81. Clock Region Cell Placement per Global Clock: Region X0Y4
82. Clock Region Cell Placement per Global Clock: Region X1Y4
83. Clock Region Cell Placement per Global Clock: Region X2Y4
84. Clock Region Cell Placement per Global Clock: Region X3Y4
85. Clock Region Cell Placement per Global Clock: Region X4Y4
86. Clock Region Cell Placement per Global Clock: Region X5Y4
87. Clock Region Cell Placement per Global Clock: Region X6Y4
88. Clock Region Cell Placement per Global Clock: Region X7Y4
89. Clock Region Cell Placement per Global Clock: Region X0Y5
90. Clock Region Cell Placement per Global Clock: Region X1Y5
91. Clock Region Cell Placement per Global Clock: Region X2Y5
92. Clock Region Cell Placement per Global Clock: Region X3Y5
93. Clock Region Cell Placement per Global Clock: Region X4Y5
94. Clock Region Cell Placement per Global Clock: Region X5Y5
95. Clock Region Cell Placement per Global Clock: Region X6Y5
96. Clock Region Cell Placement per Global Clock: Region X7Y5
97. Clock Region Cell Placement per Global Clock: Region X0Y6
98. Clock Region Cell Placement per Global Clock: Region X1Y6
99. Clock Region Cell Placement per Global Clock: Region X2Y6
100. Clock Region Cell Placement per Global Clock: Region X3Y6
101. Clock Region Cell Placement per Global Clock: Region X4Y6
102. Clock Region Cell Placement per Global Clock: Region X5Y6
103. Clock Region Cell Placement per Global Clock: Region X6Y6
104. Clock Region Cell Placement per Global Clock: Region X7Y6
105. Clock Region Cell Placement per Global Clock: Region X0Y7
106. Clock Region Cell Placement per Global Clock: Region X1Y7
107. Clock Region Cell Placement per Global Clock: Region X2Y7
108. Clock Region Cell Placement per Global Clock: Region X3Y7
109. Clock Region Cell Placement per Global Clock: Region X4Y7
110. Clock Region Cell Placement per Global Clock: Region X5Y7
111. Clock Region Cell Placement per Global Clock: Region X6Y7
112. Clock Region Cell Placement per Global Clock: Region X7Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   18 |       192 |   7 |            0 |     18 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    1 |        64 |   1 |            0 |      1 |
| BUFG_GT    |   22 |       384 |  22 |            0 |     22 |
| MMCM       |    3 |         8 |   1 |            0 |      3 |
| PLL        |    1 |        16 |   1 |            0 |      1 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+----------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint      | Site           | Clock Region | Root      | Clock Delay Group                                  | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Type                   |
+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+----------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| g0        | src0      | BUFG_GT/O       | BUFG_GT_X1Y84*  | BUFG_GT_X1Y84  | X7Y3         | X7Y1(U)   | level0_i_blp_blp_i_blp_hif_inst_pcie_inst_group_i0 |                19 |       74170 |               1 |        4.000 | dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  | RM active (19),RM reserved (45) |
| g1        | src0      | BUFG_GT/O       | BUFG_GT_X1Y86*  | BUFG_GT_X1Y86  | X7Y3         | X7Y1(U)   | level0_i_blp_blp_i_blp_hif_inst_pcie_inst_group_i0 |                 3 |        6078 |               0 |        2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  | RM active (3),Static (1)        |
| g2        | src0      | BUFG_GT/O       | BUFG_GT_X1Y92*  | BUFG_GT_X1Y92  | X7Y3         | X7Y1(U)   |                                                    |                 4 |        5070 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 | RM active (4)                   |
| g3        | src0      | BUFG_GT/O       | BUFG_GT_X1Y88*  | BUFG_GT_X1Y88  | X7Y3         | X7Y2      |                                                    |                 2 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (2)                   |
| g4        | src0      | BUFG_GT/O       | BUFG_GT_X1Y89*  | BUFG_GT_X1Y89  | X7Y3         | X7Y1(U)   |                                                    |                 2 |          13 |               0 |     1000.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   | RM active (2),Static (1)        |
| g5        | src0      | BUFG_GT/O       | BUFG_GT_X1Y78*  | BUFG_GT_X1Y78  | X7Y3         | X7Y1(U)   |                                                    |                 1 |           1 |               0 |        8.000 | mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  | RM active (1),Static (3)        |
| g6        | src1      | BUFGCE/O        | BUFGCE_X0Y32*   | BUFGCE_X0Y32   | X4Y1         | X3Y3      |                                                    |                17 |       24266 |               0 |       20.000 | clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                        | RM active (17),RM reserved (45) |
| g7        | src2      | BUFGCE/O        | PBlock          | BUFGCE_X0Y64   | X4Y2         | X3Y3,X4Y2 |                                                    |                 9 |       14752 |               0 |        3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/FCLK/O                                                                                                                                                                                                                                                                                                                                              | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                                                                                                                                                                                                                                                                                                              | RM active (9),RM reserved (47)  |
| g8        | src2      | BUFGCE/O        | PBlock          | BUFGCE_X0Y62   | X4Y2         | X3Y3      |                                                    |                 3 |          68 |               0 |        3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/ECCLK/O                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont                                                                                                                                                                                                                                                                                                                         | RM active (3),RM reserved (1)   |
| g9        | src2      | BUFGCE/O        | PBlock          | BUFGCE_X0Y49   | X4Y2         | X4Y2      |                                                    |                 1 |          42 |               0 |        3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/ICCLK/O                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Int_Cont                                                                                                                                                                                                                                                                                                                         | RM active (1)                   |
| g10       | src3      | BUFGCE/O        | PBlock          | BUFGCE_X0Y17   | X4Y0         | X3Y3      |                                                    |                10 |       12340 |               0 |        2.222 | hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                          | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                                | RM active (10),RM reserved (46) |
| g11       | src4      | BUFG_GT/O       | BUFG_GT_X1Y25*  | BUFG_GT_X1Y25  | X7Y1         | X7Y1(U)   |                                                    |                 4 |        8332 |               0 |       10.000 | io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                | RM active (4)                   |
| g12       | src5      | BUFGCE/O        | BUFGCE_X0Y98*   | BUFGCE_X0Y98   | X4Y4         | X3Y3      |                                                    |                 4 |        1117 |               3 |       10.000 | io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/freerun_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                          | RM active (4),RM reserved (52)  |
| g13       | src6      | BUFGCTRL/O      | BUFGCTRL_X0Y12* | BUFGCTRL_X0Y12 | X4Y1         | X7Y1      |                                                    |                 3 |         624 |               0 |      160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O                                                                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    | RM active (3),Static (3)        |
| g13       | src7      | BUFGCTRL/O      | BUFGCTRL_X0Y12* | BUFGCTRL_X0Y12 | X4Y1         | X7Y1      |                                                    |                 3 |         624 |               0 |      160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O                                                                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    | RM active (3),Static (3)        |
| g14       | src8      | BUFGCE/O        | BUFGCE_X0Y24*   | BUFGCE_X0Y24   | X4Y1         | X7Y1      |                                                    |                 2 |         526 |               0 |       10.000 | clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                        | RM active (2),Static (3)        |
| g15       | src6      | BUFGCE/O        | BUFGCE_X0Y27*   | BUFGCE_X0Y27   | X4Y1         | X7Y2      |                                                    |                 3 |         395 |               0 |      160.000 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                | RM active (3),Static (3)        |
| g16       | src7      | BUFGCE/O        | BUFGCE_X0Y28*   | BUFGCE_X0Y28   | X4Y1         | X4Y1,X5Y1 |                                                    |                 4 |         292 |               0 |       50.000 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         | RM active (4),Static (6)        |
| g17       | src9      | BUFGCE/O        | PBlock          | BUFGCE_X0Y48   | X4Y2         | X4Y2      |                                                    |                 1 |         194 |               1 |      160.000 | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                                              | level0_i/ulp/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                                         | RM active (1),RM reserved (1)   |
| g18       | src10     | BUFGCE/O        | PBlock          | BUFGCE_X0Y92   | X4Y3         | X3Y3      |                                                    |                 2 |          68 |               0 |        2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/ECCLK/O                                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont                                                                                                                                                                                                                                                                                                                        | RM active (2),RM reserved (2)   |
| g19       | src10     | BUFGCE/O        | PBlock          | BUFGCE_X0Y72   | X4Y3         | X4Y3      |                                                    |                 1 |          42 |               0 |        2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/ICCLK/O                                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Int_Cont                                                                                                                                                                                                                                                                                                                        | RM active (1)                   |
| g20       | src10     | BUFGCE/O        | PBlock          | BUFGCE_X0Y91   | X4Y3         | X3Y3,X4Y3 |                                                    |                 2 |          39 |               0 |        2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/FCLK/O                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                                                                                                                                                                                                                                                                                                             | RM active (2),RM reserved (54)  |
| g21       | src6      | BUFGCE/O        | BUFGCE_X0Y31*   | BUFGCE_X0Y31   | X4Y1         | X4Y1,X5Y0 |                                                    |                 2 |          59 |               1 |      160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (2),Static (3)        |
| g22       | src11     | BUFGCE/O        | BUFGCE_X0Y34*   | BUFGCE_X0Y34   | X4Y1         | X7Y1      |                                                    |                 3 |          54 |               1 |      100.000 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               | RM active (3),Static (4)        |
| g23       | src0      | BUFG_GT/O       | BUFG_GT_X1Y23*  | BUFG_GT_X1Y23  | X7Y0         | X7Y0      |                                                    |                 2 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (2)                   |
| g24       | src0      | BUFG_GT/O       | BUFG_GT_X1Y70*  | BUFG_GT_X1Y70  | X7Y2         | X7Y2      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g25       | src0      | BUFG_GT/O       | BUFG_GT_X1Y69*  | BUFG_GT_X1Y69  | X7Y2         | X7Y2      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g26       | src0      | BUFG_GT/O       | BUFG_GT_X1Y79*  | BUFG_GT_X1Y79  | X7Y3         | X7Y3      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g27       | src0      | BUFG_GT/O       | BUFG_GT_X1Y85*  | BUFG_GT_X1Y85  | X7Y3         | X7Y2      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g28       | src0      | BUFG_GT/O       | BUFG_GT_X1Y87*  | BUFG_GT_X1Y87  | X7Y3         | X7Y2      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g29       | src0      | BUFG_GT/O       | BUFG_GT_X1Y22*  | BUFG_GT_X1Y22  | X7Y0         | X7Y0      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g30       | src0      | BUFG_GT/O       | BUFG_GT_X1Y0*   | BUFG_GT_X1Y0   | X7Y0         | X7Y0      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g31       | src0      | BUFG_GT/O       | BUFG_GT_X1Y3*   | BUFG_GT_X1Y3   | X7Y0         | X7Y0      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g32       | src0      | BUFG_GT/O       | BUFG_GT_X1Y39*  | BUFG_GT_X1Y39  | X7Y1         | X7Y0      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g33       | src0      | BUFG_GT/O       | BUFG_GT_X1Y40*  | BUFG_GT_X1Y40  | X7Y1         | X7Y1      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g34       | src0      | BUFG_GT/O       | BUFG_GT_X1Y42*  | BUFG_GT_X1Y42  | X7Y1         | X7Y1      |                                                    |                 2 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (2)                   |
| g35       | src0      | BUFG_GT/O       | BUFG_GT_X1Y43*  | BUFG_GT_X1Y43  | X7Y1         | X7Y1      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g36       | src0      | BUFG_GT/O       | BUFG_GT_X1Y53*  | BUFG_GT_X1Y53  | X7Y2         | X7Y1      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g37       | src0      | BUFG_GT/O       | BUFG_GT_X1Y59*  | BUFG_GT_X1Y59  | X7Y2         | X7Y2      |                                                    |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g38       | src12     | BUFGCE/O        | PBlock          | BUFGCE_X0Y78   | X4Y3         | X4Y3      | n/a                                                |                 2 |           0 |            1087 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                           | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                    | RM active (2),RM reserved (1)   |
| g39       | src13     | BUFGCE/O        | PBlock          | BUFGCE_X0Y75   | X4Y3         | X4Y3      | n/a                                                |                 2 |           0 |            1087 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                        | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                 | RM active (2)                   |
| g40       | src14     | BUFGCE/O        | PBlock          | BUFGCE_X0Y76   | X4Y3         | X4Y3      | n/a                                                |                 1 |           0 |            1087 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                       | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                | RM active (1)                   |
+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+----------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
***** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                        | PR Clock Source |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g23       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0*  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static          |
| src0      | g24       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10* | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static          |
| src0      | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11* | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12* | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static          |
| src0      | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13* | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static          |
| src0      | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14* | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static          |
| src0      | g29       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1*  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static          |
| src0      | g30       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2*  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static          |
| src0      | g31       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3*  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g32       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4*  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static          |
| src0      | g33       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5*  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static          |
| src0      | g34       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6*  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static          |
| src0      | g35       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7*  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static          |
| src0      | g36       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8*  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static          |
| src0      | g37       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9*  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static          |
| src1      | g6        | PLLE4_ADV/CLKOUT1      | PLL_X0Y3*            | PLL_X0Y3            | X4Y1         |           1 |               0 |              20.000 | clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                          | Static          |
| src2      | g7        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                              | RM: ulp         |
| src2      | g8        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                              | RM: ulp         |
| src2      | g9        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               3.333 | clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                              | RM: ulp         |
| src3      | g10       | MMCME4_ADV/CLKOUT0     | MMCM_X0Y0*           | MMCM_X0Y0           | X4Y0         |           1 |               0 |               2.222 | hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                               | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                            | RM: ulp         |
| src4      | g11       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1*   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                       | Static          |
| src5      | g12       | IBUFCTRL/O             | IOB_X0Y229*          | IOB_X0Y229          | X4Y4         |           1 |               0 |              10.000 | io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                                               | Static          |
| src6      | g13       | BUFGCE/O               | BUFGCE_X0Y31*        | BUFGCE_X0Y31        | X4Y1         |          59 |               1 |             160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                       | Static          |
| src6      | g15       | LUT6/O                 | SLICE_X206Y91*       | SLICE_X206Y91       | X7Y1         |           1 |               0 |             160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]                                                                                                                                                                                                     | Static          |
| src6      | g21       | FDRE/Q                 | SLICE_X206Y87*       | SLICE_X206Y87       | X7Y1         |           1 |               1 |             160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static          |
| src7      | g13       | BUFGCE/O               | BUFGCE_X0Y28*        | BUFGCE_X0Y28        | X4Y1         |           0 |               0 |              50.000 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                          | Static          |
| src7      | g16       | BSCANE2/TCK            | CONFIG_SITE_X0Y0*    | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                      | Static          |
| src8      | g14       | PLLE4_ADV/CLKOUT0      | PLL_X0Y3*            | PLL_X0Y3            | X4Y1         |           1 |               0 |              10.000 | clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                          | Static          |
| src9      | g17       | FDRE/Q                 | PBlock               | SLICE_X170Y168      | X5Y2         |           1 |               1 |             160.000 | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                               | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                               | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                          | RM: ulp         |
| src10     | g18       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                           | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                             | RM: ulp         |
| src10     | g19       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                           | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                             | RM: ulp         |
| src10     | g20       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               2.000 | clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                           | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                             | RM: ulp         |
| src11     | g22       | LUT3/O                 | SLICE_X206Y30*       | SLICE_X206Y30       | X7Y0         |           1 |               7 |             160.000 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update                                                                                                                                                                                                                                                  | Static          |
| src12     | g38       | LUT2/O                 | PBlock               | SLICE_X143Y176      | X4Y2         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O                                                                                                                                                                                                                                                                                     | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place                                                                                                                                                                                                                          | RM: ulp         |
| src13     | g39       | LUT2/O                 | PBlock               | SLICE_X144Y192      | X4Y3         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O                                                                                                                                                                                                                                                                                  | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place                                                                                                                                                                                                                       | RM: ulp         |
| src14     | g40       | LUT2/O                 | PBlock               | SLICE_X144Y207      | X4Y3         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place                                                                                                                                                                                                                      | RM: ulp         |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y0              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y0              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y0              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y0              |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y0              |    19 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    19 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X0Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y1              |     7 |    24 |     6 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
|  *RP1             |    13 |    24 |     6 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |     0 |     0 |     1 |     0 -  -  -  -  -
| X5Y1              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y1              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y2              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y2              |    12 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    12 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y2              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y2              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y2              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y3              |    11 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    12 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y4              |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     1 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X5Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y5              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X0Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y6              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y7              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: level0_i/ulp


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      6 |      24 |  11032 |   29760 |    791 |    6720 |      2 |      48 |      0 |       0 |      2 |      72 |      0 |       4 |      0 |       1 |
|  *RP1             |      6 |      24 |  11032 |   29760 |    791 |    6720 |      0 |      72 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y0              |      6 |      24 |   6143 |   24960 |    737 |    6720 |      2 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |   6143 |   24960 |    737 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y0              |      6 |      24 |    861 |   36480 |      6 |    7680 |      0 |      72 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |    861 |   36480 |      6 |    7680 |      0 |     108 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y0              |      6 |      24 |    643 |   21120 |     28 |    5760 |      0 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |    643 |   21120 |     28 |    5760 |      0 |      36 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y0              |      6 |      24 |     16 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |     16 |   27840 |      0 |    6240 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y0              |      8 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      8 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |     19 |      24 |  15903 |   25920 |   1488 |    6720 |     48 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      1 |       1 |
| X0Y1              |      6 |      24 |   3675 |   29760 |    253 |    6720 |     14 |      48 |      0 |       0 |      9 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      6 |      24 |   3675 |   29760 |    253 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y1              |      6 |      24 |   1311 |   24960 |    116 |    6720 |     12 |      48 |      0 |      16 |      2 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |   1311 |   24960 |    116 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y1              |      6 |      24 |    778 |   36480 |      1 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |    778 |   36480 |      1 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y1              |      6 |      24 |    477 |   21120 |     51 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |    477 |   21120 |     51 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y1              |      7 |      24 |    271 |   27840 |     12 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |    271 |   27840 |     12 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y1              |      7 |      24 |      1 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |      1 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y1              |      7 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     16 |      24 |  13257 |   25920 |    779 |    6720 |     42 |      48 |      0 |       0 |      4 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      6 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      6 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      6 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      8 |      24 |     35 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |     35 |   21120 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y2              |     12 |      24 |   2657 |   27840 |     15 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   2657 |   27840 |     15 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y2              |      8 |      24 |    888 |   28800 |      6 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    888 |   28800 |      6 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y2              |      7 |      24 |     72 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      7 |      24 |     72 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X7Y2              |     17 |      24 |  12678 |   25920 |     81 |    6720 |     47 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      6 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      6 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      6 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      8 |      24 |      3 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |      3 |   19200 |      0 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y3              |     11 |      24 |   4283 |   25920 |     17 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   4283 |   25920 |     17 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y3              |      6 |      24 |   1853 |   26880 |      1 |    5760 |      4 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |   1853 |   26880 |      1 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y3              |      2 |      24 |  13607 |   26880 |   1365 |    5760 |     12 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      8 |      24 |   9860 |   24000 |    229 |    5760 |     41 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      6 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      6 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      6 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      6 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      6 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      6 |      24 |    572 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |    572 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y4              |      2 |      24 |   9351 |   26880 |    122 |    5760 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      2 |      24 |   9181 |   24000 |    125 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      6 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      6 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      6 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      6 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      6 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      6 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      6 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      6 |      24 |   6645 |   25920 |    104 |    6720 |     46 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      6 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      6 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      6 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      6 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      6 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      6 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      6 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      1 |      24 |   7860 |   25920 |    139 |    6720 |     36 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      6 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      6 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      6 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      6 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      6 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      6 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      6 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      1 |      24 |   8017 |   24000 |     91 |    5760 |      8 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: level0_i/ulp


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+----+----+----+----+----+----+----+----+----+
| Y7 |  6 |  6 |  6 |  6 |  6 |  6 |  6 |  1 |
| Y6 |  6 |  6 |  6 |  6 |  6 |  6 |  6 |  1 |
| Y5 |  6 |  6 |  6 |  6 |  6 |  6 |  6 |  6 |
| Y4 |  6 |  6 |  6 |  6 |  6 |  6 |  2 |  2 |
| Y3 |  6 |  6 |  6 |  8 | 12 |  6 |  2 | 13 |
| Y2 |  6 |  6 |  6 |  8 | 12 |  8 |  7 | 20 |
| Y1 |  6 |  6 |  6 |  6 | 13 | 12 | 11 | 18 |
| Y0 |  6 |  6 |  6 |  6 |  6 |  8 |  8 | 19 |
+----+----+----+----+----+----+----+----+----+


level0_i/ulp - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+----+----+----+----+----+----+----+----+----+
| Y7 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  0 |
| Y6 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  0 |
| Y5 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |
| Y4 |  3 |  3 |  3 |  3 |  3 |  3 |  0 |  0 |
| Y3 |  3 |  3 |  3 |  5 |  9 |  3 |  0 |  0 |
| Y2 |  3 |  3 |  3 |  5 |  9 |  4 |  3 |  0 |
| Y1 |  3 |  3 |  3 |  3 |  4 |  3 |  3 |  0 |
| Y0 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |
+----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    3 |    24 | 12.50 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y0              |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    1 |    24 |  4.17 |   19 |    24 | 79.17 |    1 |    24 |  4.17 |    9 |    24 | 37.50 |
| X0Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X4Y1              |   15 |    24 | 62.50 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X5Y1              |   10 |    24 | 41.67 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y1              |    8 |    24 | 33.33 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    8 |    24 | 33.33 |   16 |    24 | 66.67 |    7 |    24 | 29.17 |   12 |    24 | 50.00 |
| X0Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    4 |    24 | 16.67 |    7 |    24 | 29.17 |
| X4Y2              |    3 |    24 | 12.50 |   12 |    24 | 50.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    2 |    24 |  8.33 |   17 |    24 | 70.83 |   10 |    24 | 41.67 |    8 |    24 | 33.33 |
| X0Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    6 |    24 | 25.00 |    7 |    24 | 29.17 |
| X4Y3              |    3 |    24 | 12.50 |   11 |    24 | 45.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    9 |    24 | 37.50 |    8 |    24 | 33.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |
| X0Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X4Y4              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


level0_i/ulp - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    3 |    24 | 12.50 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y0              |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    1 |    24 |  4.17 |   19 |    24 | 79.17 |    1 |    24 |  4.17 |    9 |    24 | 37.50 |
| X0Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X4Y1              |   15 |    24 | 62.50 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X5Y1              |   10 |    24 | 41.67 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y1              |    8 |    24 | 33.33 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    4 |    24 | 16.67 |    7 |    24 | 29.17 |
| X4Y2              |    3 |    24 | 12.50 |   12 |    24 | 50.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    6 |    24 | 25.00 |    7 |    24 | 29.17 |
| X4Y3              |    3 |    24 | 12.50 |   11 |    24 | 45.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X4Y4              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X4Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| g0        | BUFG_GT/O       | X7Y3              | dma_ip_axi_aclk_1 |       4.000 | {0.000 2.000} | X7Y1(U)  |       74063 |        0 |              1 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK | Static          |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-----+------+-----+-------+-----------+-----------------------+
|    | X0 | X1 | X2 | X3  | X4   | X5  | X6    | X7        | HORIZONTAL PROG DELAY |
+----+----+----+----+-----+------+-----+-------+-----------+-----------------------+
| Y7 |  0 |  0 |  0 |   0 |    0 |   0 |     0 |      8112 |                     0 |
| Y6 |  0 |  0 |  0 |   0 |    0 |   0 |     0 |      8017 |                     0 |
| Y5 |  0 |  0 |  0 |   0 |    0 |   0 |     0 |      6714 |                     1 |
| Y4 |  0 |  0 |  0 |   0 |    0 |   0 |  9145 |      8887 |                     2 |
| Y3 |  0 |  0 |  0 |   2 |   32 |  75 |  9301 |  (D) 6915 |                     3 |
| Y2 |  0 |  0 |  0 |   0 |  595 |  92 |     0 |      6763 |                     4 |
| Y1 |  0 |  0 |  0 |  57 |  221 |   1 |     0 |  (R) 6223 |                     4 |
| Y0 |  0 |  0 |  0 |  34 |    0 |   0 |     0 |      2878 |                     3 |
+----+----+----+----+-----+------+-----+-------+-----------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| g1        | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X7Y1(U)  |        6049 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+---------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+---------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      83 |                     3 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 906 |                     3 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    5060 |                     2 |
+----+----+----+----+----+----+----+----+---------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+-----------------+
| g2        | BUFG_GT/O       | X7Y3              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |       4.000 | {0.000 2.000} | X7Y1(U)  |        5006 |        0 |              0 |       16 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT | Static          |
+-----------+-----------------+-------------------+--------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+---------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+---------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 46 |                     2 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     152 |                     3 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 917 |                     3 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    3907 |                     2 |
+----+----+----+----+----+----+----+----+---------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g3        | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 8 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 23 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                         | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                     | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+-----------------+
| g4        | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1(U)  |          13 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
| g5        | BUFG_GT/O       | X7Y3              | mcap_clk_1 |       8.000 | {0.000 4.000} | X7Y1(U)  |           1 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK | Static          |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1 |                     0 |
+----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| g6        | BUFGCE/O        | X4Y1              | clk_out2_bd_1be0_clkwiz_level0_periph_0_1 |      20.000 | {0.000 10.000} | X3Y3     |       24228 |        0 |              3 |        0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2 | Static          |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------+---------+-------+-------+-------+-----------------------+
|    | X0 | X1 | X2  | X3    | X4      | X5    | X6    | X7    | HORIZONTAL PROG DELAY |
+----+----+----+-----+-------+---------+-------+-------+-------+-----------------------+
| Y7 |  0 |  0 |   0 |     0 |       0 |     0 |     0 |     0 |                     - |
| Y6 |  0 |  0 |   0 |     0 |       0 |     0 |     0 |     0 |                     - |
| Y5 |  0 |  0 |   0 |     0 |       0 |     0 |     0 |    59 |                     2 |
| Y4 |  0 |  0 |   0 |     0 |       0 |   572 |   340 |   444 |                     3 |
| Y3 |  0 |  0 |   0 | (R) 0 |    3276 |  1418 |  5677 |  1243 |                     3 |
| Y2 |  0 |  0 |   0 |     0 |    1897 |   608 |    72 |  3708 |                     2 |
| Y1 |  0 |  0 |  14 |     0 |  (D) 32 |     0 |     0 |  3612 |                     1 |
| Y0 |  0 |  0 |   0 |     0 |      17 |     0 |     0 |  1242 |                     0 |
+----+----+----+-----+-------+---------+-------+-------+-------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source  |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+------------------+
| g7        | BUFGCE/O        | X4Y2              | clk_kernel_unbuffered |       3.333 | {0.000 1.667} | X3Y3,X4Y2 |       14734 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+------+-------+------------+----+----+----+-----------------------+
|    | X0    | X1    | X2   | X3    | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+-------+-------+------+-------+------------+----+----+----+-----------------------+
| Y7 |     0 |     0 |    0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |     0 |     0 |    0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |     0 |     0 |    0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |     0 |     0 |    0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |     0 |     0 |    0 | (R) 0 |         38 |  4 |  0 |  0 |                     3 |
| Y2 |     0 |     0 |    0 |    15 | (R) (D) 32 |  0 |  0 |  0 |                     2 |
| Y1 |  3945 |  1435 |  222 |     0 |          0 |  0 |  0 |  0 |                     1 |
| Y0 |  5408 |  3635 |    0 |     0 |          0 |  0 |  0 |  0 |                     0 |
+----+-------+-------+------+-------+------------+----+----+----+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                               | PR Clock Source  |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
| g8        | BUFGCE/O        | X4Y2              | clk_kernel_unbuffered |       3.333 | {0.000 1.667} | X3Y3     |          68 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+---------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4      | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+---------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 | (R) 0 |      38 |  0 |  0 |  0 |                     3 |
| Y2 |  0 |  0 |  0 |     2 |  (D) 28 |  0 |  0 |  0 |                     2 |
| Y1 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
+----+----+----+----+-------+---------+----+----+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                               | PR Clock Source  |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
| g9        | BUFGCE/O        | X4Y2              | clk_kernel_unbuffered |       3.333 | {0.000 1.667} | X4Y2     |          42 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Int_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 | (R) (D) 42 |  0 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+------------+----+----+----+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                        | PR Clock Source  |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+------------------+
| g10       | BUFGCE/O        | X4Y0              | hbm_aclk |       2.222 | {0.000 1.111} | X3Y3     |       12324 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | RM: level0_i/ulp |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+------+-------+--------+-----+----+----+-----------------------+
|    | X0    | X1    | X2   | X3    | X4     | X5  | X6 | X7 | HORIZONTAL PROG DELAY |
+----+-------+-------+------+-------+--------+-----+----+----+-----------------------+
| Y7 |     0 |     0 |    0 |     0 |      0 |   0 |  0 |  0 |                     - |
| Y6 |     0 |     0 |    0 |     0 |      0 |   0 |  0 |  0 |                     - |
| Y5 |     0 |     0 |    0 |     0 |      0 |   0 |  0 |  0 |                     - |
| Y4 |     0 |     0 |    0 |     0 |      0 |   0 |  0 |  0 |                     - |
| Y3 |     0 |     0 |    0 | (R) 0 |      0 |  38 |  0 |  0 |                     3 |
| Y2 |     0 |     0 |    0 |    18 |     53 |   0 |  0 |  0 |                     2 |
| Y1 |     0 |     0 |  543 |   471 |     31 |   0 |  0 |  0 |                     1 |
| Y0 |  6419 |  3247 |  867 |   637 |  (D) 0 |   0 |  0 |  0 |                     0 |
+----+-------+-------+------+-------+--------+-----+----+----+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        | PR Clock Source |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+-----------------+
| g11       | BUFG_GT/O       | X7Y1              | io_clk_pcie_user_00 |      10.000 | {0.000 5.000} | X7Y1(U)  |        8296 |        0 |              0 |       20 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk | Static          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1732 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1844 |                     1 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1416 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         3324 |                     0 |
+----+----+----+----+----+----+----+----+--------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+-----------------+
| g12       | BUFGCE/O        | X4Y4              | io_clk_freerun_00 |      10.000 | {0.000 5.000} | X3Y3     |        1116 |        0 |              3 |        0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0] | Static          |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+--------+------+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4     | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+--------+------+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |      0 |    0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |      0 |    0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |      0 |    0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |  (D) 0 |    0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 | (R) 0 |    796 |  321 |  0 |  0 |                     3 |
| Y2 |  0 |  0 |  0 |     0 |      1 |    0 |  0 |  0 |                     2 |
| Y1 |  0 |  0 |  0 |     0 |      0 |    0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |      1 |    0 |  0 |  0 |                     0 |
+----+----+----+----+-------+--------+------+----+----+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+-----------------+
| g13       | BUFGCTRL/O      | X4Y1              | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X7Y1     |         624 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      7 |                     1 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 61 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    556 |                     0 |
+----+----+----+----+----+--------+----+----+--------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| g14       | BUFGCE/O        | X4Y1              | clk_out1_bd_1be0_clkwiz_level0_periph_0_1 |      10.000 | {0.000 5.000} | X7Y1     |         526 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+----+---------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+----+---------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      20 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 506 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     - |
+----+----+----+----+----+--------+----+----+---------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| g15       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O |     160.000 | {0.000 80.000} | X7Y2     |         395 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Static          |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    144 |                     1 |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 20 |                     1 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |    231 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+--------+----+----+--------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                       | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| g16       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y1,X5Y1 |         291 |        0 |              1 |        0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+----+------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+-------+----+------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    7 |                     1 |
| Y1 |  0 |  0 |  0 |  0 | (R) (D) 1 | (R) 0 |  0 |   57 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |  227 |                     0 |
+----+----+----+----+----+-----------+-------+----+------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               | PR Clock Source  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+------------------+
| g17       | BUFGCE/O        | X4Y2              | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y2     |         195 |        0 |              0 |        0 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/tck | RM: level0_i/ulp |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+------+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+------+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 | (R) (D) 0 |  195 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     - |
+----+----+----+----+----+-----------+------+----+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
| g18       | BUFGCE/O        | X4Y3              | clk_kernel2_unbuffered |       2.000 | {0.000 1.000} | X3Y3     |          68 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+---------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4      | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+---------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 | (R) 0 |  (D) 42 |  0 |  0 |  0 |                     3 |
| Y2 |  0 |  0 |  0 |     0 |      26 |  0 |  0 |  0 |                     2 |
| Y1 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |       0 |  0 |  0 |  0 |                     - |
+----+----+----+----+-------+---------+----+----+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
| g19       | BUFGCE/O        | X4Y3              | clk_kernel2_unbuffered |       2.000 | {0.000 1.000} | X4Y3     |          42 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Int_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 42 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+------------+----+----+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------+------------------+
| g20       | BUFGCE/O        | X4Y3              | clk_kernel2_unbuffered |       2.000 | {0.000 1.000} | X3Y3,X4Y3 |          39 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 | (R) 1 | (R) (D) 38 |  0 |  0 |  0 |                     3 |
| Y2 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |          0 |  0 |  0 |  0 |                     - |
+----+----+----+----+-------+------------+----+----+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                        | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| g21       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y1,X5Y0 |          59 |        0 |              1 |        0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+----+-----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7  | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+-------+----+-----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     - |
| Y1 |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |   0 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |  59 |                     0 |
+----+----+----+----+----+-----------+-------+----+-----+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                         | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+
| g22       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O |     100.000 | {0.000 50.000} | X7Y1     |          55 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     11 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 14 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     30 |                     0 |
+----+----+----+----+----+--------+----+----+--------+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g23       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          5 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 26 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g24       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g25       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g26       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g27       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g28       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g29       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g30       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g31       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g32       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
+----+----+----+----+----+----+----+----+--------+-----------------------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g33       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g34       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          5 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 26 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g35       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g36       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g37       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


46. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                    | PR Clock Source  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------+------------------+
| g38       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        1087 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0 | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |      1083 |  0 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |         4 |  0 |  0 |  0 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+-----------+----+----+----+-----------------------+


47. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+------------------+
| g39       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        1087 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0 | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4          | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 823 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |         264 |  0 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+-------------+----+----+----+-----------------------+


48. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------+
| g40       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        1087 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0 | RM: level0_i/ulp |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4           | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 1087 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |            0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+--------------+----+----+----+-----------------------+


49. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |        5408 |               0 | 4722 |         682 |    2 |    0 |   2 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |        6419 |               0 | 6310 |         109 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |        3635 |               0 | 2917 |         716 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |        3247 |               0 | 3226 |          21 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |         867 |               0 | 861 |           6 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          34 |               0 |   6 |          28 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |         637 |               0 | 637 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |          17 |               0 | 16 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 6     | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12       | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               1 |  0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 2     | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 7     | BUFGCE/O        | BUFGCE_X0Y31*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 7     | BUFGCE/O        | BUFGCE_X0Y31*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        2878 |               0 | 2208 |         668 |    1 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |        1242 |               0 | 1233 |           6 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                       |
| g7+       | 16    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                                                                                                                                                                                                                                                                                                             |
| g10+      | 17    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g11       | 1     | BUFG_GT/O       | BUFG_GT_X1Y25*  |        3324 |               0 | 3294 |          21 |    4 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        5060 |               0 | 4503 |         535 |   21 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                 |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        3907 |               0 | 3646 |         256 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*   |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                         |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |         556 |               0 |  554 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                   |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |         227 |               0 |  227 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                        |
| g21       | 7     | BUFGCE/O        | BUFGCE_X0Y31*   |          58 |               1 |   58 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                     |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |          30 |               0 |   30 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                              |
| g20+      | 19    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                                                                                                                                                                                                                                                                                                            |
| g23       | 23    | BUFG_GT/O       | BUFG_GT_X1Y23*  |          26 |               0 |   26 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29       | 22    | BUFG_GT/O       | BUFG_GT_X1Y22*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30       | 0     | BUFG_GT/O       | BUFG_GT_X1Y0*   |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31       | 3     | BUFG_GT/O       | BUFG_GT_X1Y3*   |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32       | 15    | BUFG_GT/O       | BUFG_GT_X1Y39*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |        3945 |               0 | 3675 |         253 |    8 |    0 |   9 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |        1435 |               0 | 1311 |         116 |    6 |    0 |   2 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |          14 |               0 |  14 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |         222 |               0 | 221 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |         543 |               0 | 543 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          57 |               0 |  43 |          14 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |         471 |               0 | 434 |          37 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                         |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |         220 |               1 | 217 |           3 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                    |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |          32 |               0 |  32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                          |
| g7+       | 6     | BUFGCE/O        | PBlock          |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                                                |
| g10       | 17    | BUFGCE/O        | PBlock          |          31 |               0 |  22 |           9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*   |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                            |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                      |
| g14+      | 0     | BUFGCE/O        | BUFGCE_X0Y24*   |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                          |
| g15+      | 3     | BUFGCE/O        | BUFGCE_X0Y27*   |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |           1 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                           |
| g21       | 7     | BUFGCE/O        | BUFGCE_X0Y31*   |           1 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                        |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g20+      | 2     | BUFGCE/O        | PBlock          |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                                               |
| g38       | 6     | BUFGCE/O        | PBlock          |           0 |               4 |   4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                      |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                         |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           1 |               0 |  1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                    |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                          |
| g7+       | 16    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                                                |
| g10+      | 17    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                            |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                      |
| g14+      | 0     | BUFGCE/O        | BUFGCE_X0Y24*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                          |
| g15+      | 3     | BUFGCE/O        | BUFGCE_X0Y27*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                           |
| g21+      | 7     | BUFGCE/O        | BUFGCE_X0Y31*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                        |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g20+      | 19    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                         |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                    |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                          |
| g7+       | 16    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                                                |
| g10+      | 17    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                            |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                      |
| g14+      | 0     | BUFGCE/O        | BUFGCE_X0Y24*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                          |
| g15+      | 3     | BUFGCE/O        | BUFGCE_X0Y27*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                           |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g20+      | 19    | BUFGCE/O        | PBlock          |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        6223 |               0 | 5681 |         540 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |        3612 |               0 | 3425 |         164 |   19 |    0 |   4 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                       |
| g11       | 1     | BUFG_GT/O       | BUFG_GT_X1Y25*  |        1416 |               0 | 1400 |          11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |         906 |               0 |  865 |          40 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                 |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |         917 |               0 |  913 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |          61 |               0 |   61 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                   |
| g14       | 0     | BUFGCE/O        | BUFGCE_X0Y24*   |         506 |               0 |  503 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                       |
| g15       | 3     | BUFGCE/O        | BUFGCE_X0Y27*   |         231 |               0 |  207 |          24 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |          57 |               0 |   57 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                        |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |          13 |               1 |   13 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                              |
| g23       | 23    | BUFG_GT/O       | BUFG_GT_X1Y23*  |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y39*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33       | 16    | BUFG_GT/O       | BUFG_GT_X1Y40*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 18    | BUFG_GT/O       | BUFG_GT_X1Y42*  |          26 |               0 |   26 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g35       | 19    | BUFG_GT/O       | BUFG_GT_X1Y43*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g36       | 5     | BUFG_GT/O       | BUFG_GT_X1Y53*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                  |
| g5+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


66. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |          15 |               0 | 15 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |          18 |               0 | 18 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g8        | 14    | BUFGCE/O        | PBlock         |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont                                        |
| g18+      | 20    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont                                       |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         595 |               0 |  584 |          11 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |        1897 |               0 | 1896 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |          32 |               0 |   32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |          53 |               0 |   51 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12       | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g17+      | 0     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/tck                                                        |
| g8        | 14    | BUFGCE/O        | PBlock         |          28 |               0 |   27 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont                                        |
| g18       | 20    | BUFGCE/O        | PBlock         |          26 |               0 |   25 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont                                       |
| g9        | 1     | BUFGCE/O        | PBlock         |          42 |               0 |   42 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Int_Cont                                        |
| g20+      | 2     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
| g38       | 6     | BUFGCE/O        | PBlock         |           0 |            1083 | 1083 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                   |
| g39       | 3     | BUFGCE/O        | PBlock         |           0 |             264 |  264 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          92 |               0 |  87 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |         608 |               0 | 607 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g17       | 0     | BUFGCE/O        | PBlock         |         194 |               1 | 194 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/tck                                                        |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |          72 |               0 | 72 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        6763 |               0 | 6743 |          12 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*   |        3708 |               0 | 3626 |          66 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                        |
| g11       | 1     | BUFG_GT/O       | BUFG_GT_X1Y25*  |        1844 |               0 | 1836 |           3 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |          83 |               0 |   83 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |         152 |               0 |  148 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y12* |           7 |               0 |    7 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g14       | 0     | BUFGCE/O        | BUFGCE_X0Y24*   |          20 |               0 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                        |
| g15       | 3     | BUFGCE/O        | BUFGCE_X0Y27*   |          20 |               0 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y28*   |           7 |               0 |    7 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y34*   |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               |
| g24       | 22    | BUFG_GT/O       | BUFG_GT_X1Y70*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g25       | 21    | BUFG_GT/O       | BUFG_GT_X1Y69*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 13    | BUFG_GT/O       | BUFG_GT_X1Y85*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28       | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 16    | BUFG_GT/O       | BUFG_GT_X1Y88*  |          23 |               0 |   23 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 18    | BUFG_GT/O       | BUFG_GT_X1Y42*  |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g36+      | 5     | BUFG_GT/O       | BUFG_GT_X1Y53*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g37       | 11    | BUFG_GT/O       | BUFG_GT_X1Y59*  |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g5+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


74. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g8+       | 14    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont                                        |
| g18+      | 20    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont                                       |
| g20       | 19    | BUFGCE/O        | PBlock         |           1 |               0 |  1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          32 |               0 |   32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |        3276 |               0 | 3259 |          16 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12       | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |         795 |               1 |  794 |           1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g8        | 14    | BUFGCE/O        | PBlock         |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont                                        |
| g18       | 20    | BUFGCE/O        | PBlock         |          42 |               0 |   42 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont                                       |
| g19       | 0     | BUFGCE/O        | PBlock         |          42 |               0 |   42 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Int_Cont                                       |
| g20       | 19    | BUFGCE/O        | PBlock         |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
| g38+      | 6     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                   |
| g39       | 3     | BUFGCE/O        | PBlock         |           0 |             823 |  823 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                |
| g40       | 4     | BUFGCE/O        | PBlock         |           0 |            1087 | 1087 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0               |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          75 |               0 |   75 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |        1418 |               0 | 1415 |           1 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7        | 16    | BUFGCE/O        | PBlock         |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10       | 17    | BUFGCE/O        | PBlock         |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12       | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |         321 |               0 |  321 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        9301 |               0 | 7966 |        1329 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |        5677 |               0 | 5641 |          36 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


80. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        6915 |               0 | 6687 |         205 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |        1243 |               0 | 1231 |           3 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                        |
| g11       | 1     | BUFG_GT/O       | BUFG_GT_X1Y25* |        1732 |               0 | 1722 |           5 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g1+       | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92* |          46 |               0 |   42 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g15       | 3     | BUFGCE/O        | BUFGCE_X0Y27*  |         144 |               0 |  128 |          16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y34*  |          11 |               0 |   11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               |
| g26       | 7     | BUFG_GT/O       | BUFG_GT_X1Y79* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27+      | 13    | BUFG_GT/O       | BUFG_GT_X1Y85* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y87* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 16    | BUFG_GT/O       | BUFG_GT_X1Y88* |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g5+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |         572 |               0 | 572 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        9145 |               0 | 9011 |         122 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |         340 |               0 |  340 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


88. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8887 |               0 | 8758 |         105 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |         444 |               0 |  423 |          20 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


89. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        6714 |               0 | 6587 |         104 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |          59 |               0 |   58 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X3Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


101. Clock Region Cell Placement per Global Clock: Region X4Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


102. Clock Region Cell Placement per Global Clock: Region X5Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X6Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


104. Clock Region Cell Placement per Global Clock: Region X7Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8017 |               0 | 7860 |         139 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


105. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


110. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


111. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2                                       |
| g7+       | 16    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out                                             |
| g10+      | 17    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                               |
| g12+      | 2     | BUFGCE/O        | BUFGCE_X0Y98*  |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                         |
| g20+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


112. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8112 |               0 | 8017 |          91 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


