// Seed: 3657651014
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input wire id_1,
    output reg id_2,
    output id_3,
    output id_4,
    output id_5
);
  reg   id_6 = SystemTFIdentifier(id_0) + 1;
  logic id_7;
  always @(posedge 1)
    if (id_6) begin
      if (id_6 && (1) && 1 == 1) begin
        id_6 = 1;
        id_2 <= 1;
        id_6 <= id_6;
        if (id_0) id_7 = ~id_1[1 : 1];
        else begin
          id_4 <= 1 == 1'b0 > 1;
        end
      end
    end
endmodule
