INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab02/lab02.srcs/sim_1/new/srlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab02/lab02.srcs/sim_1/new/srlatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlatch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab02/lab02.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
