#Start recording tcl command: 3/14/2018 15:09:43
#Project Location: D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files; Project name: FipsyBaseline
prj_project open "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/FipsyBaseline.ldf"
prj_run Export -impl Implementation -task Jedecgen
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/Fipsy_Top.v"
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txchar.v"
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/send_string.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txstr.v"
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/FreqDiv20Bit.v"
prj_run Export -impl Implementation -task Jedecgen
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txstr.v"
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/baudgen_tx.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/FreqDiv20Bit.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/send_string.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txstr.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/uart_tx.v"
prj_run Export -impl Implementation -task Jedecgen
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/FreqDiv20Bit.v"
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txstr.v"
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/uart_tx.v"
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/baudgen_tx.v"
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/txstr.v"
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/uart_tx.v"
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/baudgen_tx.v"
prj_run Export -impl Implementation -task Jedecgen
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/Examples/5. Send a String/project_files/Source/FreqDiv20Bit.v"
prj_run Export -impl Implementation -task Jedecgen
prj_project save
prj_project close
#Stop recording: 3/14/2018 15:36:34
