<html>
<head>
<meta content="HTML Tidy for Windows (vers 1st July 2003), see www.w3.org" name="generator" />
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<meta content="IE=8" http-equiv="X-UA-Compatible" />
</head>
<body>

<div>
<p>Port Traffic Control Register (ports 0-3)</p><p>Register Address: SPI Page 0x00, SPI Offset 0x00-0x03</p><p>Register Description: Port N 10/100/1000 Control Register</p><p>Table 3: Port Traffic Control Register (ports 0-5)</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>G_MISTP_STATE</td><td>R/W</td><td>CPU writes the current computed states of its</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>Spanning Tree Algorithm</td><td /></tr>
<tr><td /><td /><td /><td>for this port.</td><td /></tr>
<tr><td /><td /><td /><td>3b'b000: No Spanning Tree (default by</td><td /></tr>
<tr><td /><td /><td /><td>HW_FWDG_EN).</td><td /></tr>
<tr><td /><td /><td /><td>3b'b001: Disable State (default by</td><td /></tr>
<tr><td /><td /><td /><td>~HW_FWDG_EN).</td><td /></tr>
<tr><td /><td /><td /><td>3b'b010: Blocking State.</td><td /></tr>
<tr><td /><td /><td /><td>3b'b011: Listening State.</td><td /></tr>
<tr><td /><td /><td /><td>3b'b100: Learning State.</td><td /></tr>
<tr><td /><td /><td /><td>3b'b101: Forwarding State.</td><td /></tr>
<tr><td /><td /><td /><td>3b'b110 - 3b'b111: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Programmed from the HW_FWDG_EN Strap</td><td /></tr>
<tr><td /><td /><td /><td>Option.</td><td /></tr>
<tr><td /><td /><td /><td>Can be overwritten subsequently.</td><td /></tr>
<tr><td>4:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1</td><td>TX_DIS</td><td>R/W</td><td>Disables the transmit function of the port at the</td><td>0</td></tr>
<tr><td /><td /><td /><td>MAC level.</td><td /></tr>
<tr><td>0</td><td>RX_DIS</td><td>R/W</td><td>Disables the receive function of the port at the</td><td>0</td></tr>
<tr><td /><td /><td /><td>MAC level.</td><td /></tr>
</table>
</div>

<div>
<p>IMP Port Traffic Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x08</p><p>Register Description: IMP Port Control Register</p><p>Table 4: IMP Port Traffic Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4</td><td>RX_UCST_EN</td><td>R/W</td><td>Receive Unicast Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Allow unicast frames to be forwarded to the IMP,</td><td /></tr>
<tr><td /><td /><td /><td>when the IMP is configured as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port, and the frame was flooded</td><td /></tr>
<tr><td /><td /><td /><td>due to no matching address table entry.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, unicast frames that meet the</td><td /></tr>
<tr><td /><td /><td /><td>Mirror Ingress/Egress Rules will still be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the Frame Management Port.</td><td /></tr>
<tr><td /><td /><td /><td>Ignored if the IMP is not selected as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port.</td><td /></tr>
<tr><td>3</td><td>RX_MCST_EN</td><td>R/W</td><td>Receive Multicast Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Allow multicast frames to be forwarded to the</td><td /></tr>
<tr><td /><td /><td /><td>IMP, when the IMP is configured as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port, and the frame was flooded</td><td /></tr>
<tr><td /><td /><td /><td>due to no matching address table entry.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, multicast frames that meet the</td><td /></tr>
<tr><td /><td /><td /><td>Mirror Ingress/Egress Rules will still be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the Frame Management Port.</td><td /></tr>
<tr><td /><td /><td /><td>Ignored if the IMP is not selected as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port.</td><td /></tr>
<tr><td>2</td><td>RX_BCST_EN</td><td>R/W</td><td>Receive Broadcast Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Allow broadcast frames to be forwarded to the</td><td /></tr>
<tr><td /><td /><td /><td>IMP, when the IMP is configured as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, multicast frames that meet the</td><td /></tr>
<tr><td /><td /><td /><td>Mirror Ingress/Egress Rules will still be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the Frame Management Port.</td><td /></tr>
<tr><td /><td /><td /><td>Ignored if the IMP is not selected as the Frame</td><td /></tr>
<tr><td /><td /><td /><td>Management Port.</td><td /></tr>
<tr><td>1</td><td>TX_DIS</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>0</td><td>RX_DIS</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>Switch Mode Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x0b</p><p>Register Description: Switch Mode Register</p><p>Table 5: Switch Mode Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4</td><td>NOBLKCD</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>3</td><td>FAST_TXDESC_RERURN</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>2</td><td>RTRY_LMT_DIS</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
<tr><td>1</td><td>SW_FWDG_EN</td><td>R/W</td><td>Software Forwarding Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td>SW_FWDG_EN = 1: Frame forwarding is</td><td /></tr>
<tr><td /><td /><td /><td>enabled.</td><td /></tr>
<tr><td /><td /><td /><td>SW_FWDG_EN = 0: Frame forwarding is</td><td /></tr>
<tr><td /><td /><td /><td>disabled.</td><td /></tr>
<tr><td /><td /><td /><td>Read from HW_FWDG_EN pin on power-on.</td><td /></tr>
<tr><td /><td /><td /><td>Can be overwritten subsequently. For managed</td><td /></tr>
<tr><td /><td /><td /><td>switch implementations (5388 mode), the switch</td><td /></tr>
<tr><td /><td /><td /><td>should be configured to disable forwarding on</td><td /></tr>
<tr><td /><td /><td /><td>power-on, to allow the processor to configure the</td><td /></tr>
<tr><td /><td /><td /><td>internal address table and other parameters,</td><td /></tr>
<tr><td /><td /><td /><td>before frame forwarding is enabled.</td><td /></tr>
<tr><td>0</td><td>SW_FWDG_MODE</td><td>R/W</td><td>Software Forwarding Mode.</td><td>1</td></tr>
<tr><td /><td /><td /><td>Strapped from the inverse of the</td><td /></tr>
<tr><td /><td /><td /><td>HW_FWDG_EN pin at power-on. Can be</td><td /></tr>
<tr><td /><td /><td /><td>overwritten subsequently.</td><td /></tr>
<tr><td /><td /><td /><td>0 = Unmanaged Mode.</td><td /></tr>
<tr><td /><td /><td /><td>1 = Managed Mode</td><td /></tr>
<tr><td /><td /><td /><td>The ARL treats Reserved Multicast addresses differently dependent on this selection. See Table 3 for a precise definition.</td><td /></tr>
</table>
</div>

<div>
<p>IMP Port State Override Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x0e</p><p>Register Description: IMP Port States Override Register</p><p>Table 6: IMP Port State Override Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>MII_SW_OR</td><td>R/W</td><td>MII Software Override</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Use MII hardware pin status</td><td /></tr>
<tr><td /><td /><td /><td>1: Use contents of this register</td><td /></tr>
<tr><td>6</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5</td><td>TXFLOW_CNTL</td><td>R/W</td><td>Link Partner Flow Control Capability</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Not PAUSE capable</td><td /></tr>
<tr><td /><td /><td /><td>1: PAUSE capable</td><td /></tr>
<tr><td>4</td><td>RXFLOW_CNTL</td><td>R/W</td><td>Link Partner Flow Control Capability</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Not PAUSE capable</td><td /></tr>
<tr><td /><td /><td /><td>1: PAUSE capable</td><td /></tr>
<tr><td>3:2</td><td>SPEED</td><td>R/W</td><td>Speed</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>00: 10 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01: 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>10: 1000 Mb/s (or 2500 Mb/s)</td><td /></tr>
<tr><td /><td /><td /><td>11: Reserved</td><td /></tr>
<tr><td>1</td><td>DUPLX_MODE</td><td>R/W</td><td>Software Duplex Mode Setting</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex</td><td /></tr>
<tr><td /><td /><td /><td>1: Full Duplex</td><td /></tr>
<tr><td>0</td><td>LINK_STS</td><td>R/W</td><td>Link Status</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Link fail</td><td /></tr>
<tr><td /><td /><td /><td>1: Link pass</td><td /></tr>
</table>
</div>

<div>
<p>LED Refresh Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x0f</p><p>Register Description: LED Configuration Register</p><p>Table 7: LED Refresh Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>LED_EN</td><td>R/W</td><td>Enable LED.</td><td>1</td></tr>
<tr><td>6</td><td>LED_POST_EXEC</td><td>R/W</td><td>Write 1 to re-start POST.</td><td>0</td></tr>
<tr><td>5</td><td>LED_PSCAN_EN</td><td>R/W</td><td>Write 1 to active port scan during POST.</td><td>0</td></tr>
<tr><td>4</td><td>LED_POST_CD_EN</td><td>R/W</td><td>Write 1 to active cable diag after POST.</td><td>0</td></tr>
<tr><td>3</td><td>LED_NORM_CD_EN</td><td>R/W</td><td>Write 1 to active cable diag in normal mode.</td><td>0</td></tr>
<tr><td>2:0</td><td>LED_RFS_STOP</td><td>R/W</td><td>LED reflsh control register.</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>reflsh time = (N+1)*10ns 000: no reflsh;</td><td /></tr>
<tr><td /><td /><td /><td>001: 20 ms/25 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>010: 30 ms/16 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>011: 40 ms/12 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>100: 50 ms/10 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>101: 60 ms/8 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>110: 70 ms/7 Hz;</td><td /></tr>
<tr><td /><td /><td /><td>111: 80 ms/6 Hz.</td><td /></tr>
</table>
</div>

<div>
<p>LED Function 0 Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x10</p><p>Register Description: LED Function 0 control register</p><p>Table 8: LED Function 0 Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>LED_FUNC0</td><td>R/W</td><td>Bit 15:PHYLED3</td><td>0x220</td></tr>
<tr><td /><td /><td /><td>Bit 14:AVB link</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13:1G/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 12:10/100M/ACT (blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 11:100M/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 10:10M/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 9:SPD1G</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8:SPD100M</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7:SPD10M</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6:DPX/COL</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 5:LNK/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 4:COL</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 3:ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 2:DPX</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1:LNK</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0:PHYLED4</td><td /></tr>
</table>
</div>

<div>
<p>LED Function 1 Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x12</p><p>Register Description: LED Function 1 control register</p><p>Table 9: LED Function 1 Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>LED_FUNC1</td><td>R/W</td><td>Bit 15:PHYLED3</td><td>0x324</td></tr>
<tr><td /><td /><td /><td>Bit 14:AVB link</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13:1G/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 12:10/100M/ACT (blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 11:100M/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 10:10M/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 9:SPD1G</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8:SPD100M</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7:SPD10M</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6:DPX/COL</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 5:LNK/ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 4:COL</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 3:ACT</td><td>(blink in auto_mode)</td></tr>
<tr><td /><td /><td /><td>Bit 2:DPX</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1:LNK</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0:PHYLED4</td><td /></tr>
</table>
</div>

<div>
<p>LED Function Map Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x14</p><p>Register Description: LED Function Map register</p><p>Table 10: LED Function Map Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LED_FUNC_MAP</td><td>R/W</td><td>Per port select function bit.</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>1: select function 1,</td><td /></tr>
<tr><td /><td /><td /><td>0: select function 0.</td><td /></tr>
</table>
</div>

<div>
<p>LED Enable Port Map Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x16</p><p>Register Description: LED Enable Map register</p><p>Table 11: LED Enable Port Map Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LED_EN_MAP</td><td>R/W</td><td>Per port enable function bit,</td><td>0x1F</td></tr>
<tr><td /><td /><td /><td>1: Enable LED function</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable LED function</td><td /></tr>
<tr><td /><td /><td /><td>bit[8]: port8. bit[7:6] reserved. bit[5:0]: port5 - port0.</td><td /></tr>
</table>
</div>

<div>
<p>LED Mode Map 0 Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x18</p><p>Register Description: LED Mode map 0 register</p><p>Table 12: LED Mode Map 0 Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LED_MODE_MAP0</td><td>R/W</td><td>Combine with LED_MODEMAP1 to decide per</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>port LED output, Mode[1:0]</td><td /></tr>
<tr><td /><td /><td /><td>00: OFF,</td><td /></tr>
<tr><td /><td /><td /><td>01: ON,</td><td /></tr>
<tr><td /><td /><td /><td>10: BLINK,</td><td /></tr>
<tr><td /><td /><td /><td>11: AUTO</td><td /></tr>
</table>
</div>

<div>
<p>LED Mode Map 1 Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x1a</p><p>Register Description: LED Mode map 1 register</p><p>Table 13: LED Mode Map 1 Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LED_MODE_MAP1</td><td>R/W</td><td>Combine with LED_MODEMAP1 to decide per</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>port LED output, Mode[1:0]</td><td /></tr>
<tr><td /><td /><td /><td>00: OFF,</td><td /></tr>
<tr><td /><td /><td /><td>01: ON,</td><td /></tr>
<tr><td /><td /><td /><td>10: BLINK,</td><td /></tr>
<tr><td /><td /><td /><td>11: AUTO</td><td /></tr>
</table>
</div>

<div>
<p>Post LED Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x1d</p><p>Register Description: Post LED Control Register</p><p>Table 14: Post LED Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>ACT_LED_TRIGGER</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
<tr><td>6:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>POST_LED_TRIGGER</td><td>R/W</td><td> Note: Post LED Control.</td><td>0xF</td></tr>
<tr><td /><td /><td /><td>The 4 bits control the LED on/off state during POST to allow dual-color LED to be tested. [3:0] control LED0~LED3 of each port. When '1', the LED pin is activated during POST, when '0', the LED pin is deactivated during POST.</td><td /></tr>
<tr><td /><td /><td /><td>Note: The chip supports up to 4 LEDs per port. If there are only 3 bit are selected in the LED Function Control Register, LED0~LED2 are selected in the POST_LED_TRIGGER Register.</td><td /></tr>
</table>
</div>

<div>
<p>Port Forward Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x21</p><p>Register Description: per traffic forward control register</p><p>Table 15: Port Forward Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>MC_FWD_EN</td><td>R/W</td><td>Multicast Forward Enable when ARL Miss.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: To enable DFL packet with multicast</td><td /></tr>
<tr><td /><td /><td /><td>destination address to forward to the ports</td><td /></tr>
<tr><td /><td /><td /><td>defined as page 0,offset 34h.</td><td /></tr>
<tr><td>6</td><td>UC_FWD_EN</td><td>R/W</td><td>Unicast Forward Enable when ARL Miss.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: To enable DFL packet with unicast destination</td><td /></tr>
<tr><td /><td /><td /><td>address to forward to ports defined as page</td><td /></tr>
<tr><td /><td /><td /><td>0,offset 32h.</td><td /></tr>
<tr><td>5</td><td>EN_AUTO_PD_WAR</td><td>R/W</td><td>Enable auto power-down work-around when the 0</td></tr>
<tr><td /><td /><td /><td>bit OVERRIDE_AUTO_PD_WAR is set.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable.</td><td /></tr>
<tr><td>4</td><td>OVERRIDE_AUTO_PD_WAR</td><td>R/W</td><td>Override the default setting for enabling the auto 0</td></tr>
<tr><td /><td /><td /><td>power-down work-around.</td><td /></tr>
<tr><td /><td /><td /><td>0: Not override.</td><td /></tr>
<tr><td /><td /><td /><td>1: Override.</td><td /></tr>
<tr><td>3</td><td>CABLE_DIAG_LEN</td><td>R/W</td><td>If the cable length is less than the setting value, 0</td></tr>
<tr><td /><td /><td /><td>the green mode setting (cable diagnostic) will</td><td /></tr>
<tr><td /><td /><td /><td>enable.</td><td /></tr>
<tr><td /><td /><td /><td>0: 10 meters.</td><td /></tr>
<tr><td /><td /><td /><td>1: 30 meters.</td><td /></tr>
<tr><td>2</td><td>INRANGEERR_DISCARD</td><td>R/W</td><td>In Range Error Discard</td><td>0</td></tr>
<tr><td /><td /><td /><td>When enabled, the ingress port will discard the</td><td /></tr>
<tr><td /><td /><td /><td>frames with Length field mismatch the frame</td><td /></tr>
<tr><td /><td /><td /><td>length. Following is the definition of</td><td /></tr>
<tr><td /><td /><td /><td>InRangeErros.</td><td /></tr>
<tr><td /><td /><td /><td>InRangeErrors Frames: The frames received</td><td /></tr>
<tr><td /><td /><td /><td>with good CRC and one of the following.</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is between 46 and</td><td /></tr>
<tr><td /><td /><td /><td>1500 inclusive, and does not match the number</td><td /></tr>
<tr><td /><td /><td /><td>of (MAC Client Data + PAD) data octets</td><td /></tr>
<tr><td /><td /><td /><td>received, OR</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is less than 46,</td><td /></tr>
<tr><td /><td /><td /><td>and the number of data octets received is greater</td><td /></tr>
<tr><td /><td /><td /><td>than 46 (which does not require padding).</td><td /></tr>
<tr><td>1</td><td>OUTRANGEERR_DISCARD</td><td>R/W</td><td>Out of Range Error Discard</td><td>0</td></tr>
<tr><td /><td /><td /><td>When enabled, the ingress port will discard the</td><td /></tr>
<tr><td /><td /><td /><td>frames with length field between 1500 and 1536</td><td /></tr>
<tr><td /><td /><td /><td>(exclude 1500 and 1536) and with good CRC.</td><td /></tr>
<tr><td /><td /><td /><td>This option only controls the length field</td><td /></tr>
<tr><td /><td /><td /><td>checking but not the frame length checking.</td><td /></tr>
<tr><td>0</td><td>IP_MC</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
</table>
</div>

<div>
<p>Switch Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x22</p><p>Register Description: Switch Control Register</p><p>Table 16: Switch Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>6</td><td>MII_DUMB_FWDG_EN</td><td>R/W</td><td>To include port8 (IMP) for forwarding in dumb</td><td>0</td></tr>
<tr><td /><td /><td /><td>mode.</td><td /></tr>
<tr><td>5:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>Protected Port Selection Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x24</p><p>Register Description: Protected Port Select Register. Selected ports cannot forward traffic to each other.</p><p>Table 17: Protected Port Selection Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SEL</td><td>R/W</td><td>Protected Port Selection.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>When set, the Port will be the protected Port.</td><td /></tr>
<tr><td /><td /><td /><td>Protected Ports will not be able to Transmit/</td><td /></tr>
<tr><td /><td /><td /><td>Receive Frame to/from each other.</td><td /></tr>
</table>
</div>

<div>
<p>WAN Port Select Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x26</p><p>Register Description: WAN Port select Register. WAN port traffic will be forwarded to a management port.</p><p>Table 18: WAN Port Select Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>9</td><td>EN_MAN2WAN</td><td>R/W</td><td>0: mgmt-port only uses egress direct frame to</td><td>0</td></tr>
<tr><td /><td /><td /><td>WAN-port.</td><td /></tr>
<tr><td /><td /><td /><td> 1: mgmt-port could send non-egress direct frame to WAN-port.</td><td /></tr>
<tr><td>8</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>7:0</td><td>WAN_SELECT</td><td>R/W</td><td>WAN Ports Selection</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field selects the WAN ports. when set to '1',</td><td /></tr>
<tr><td /><td /><td /><td>the corresponding port is the WAN port.</td><td /></tr>
<tr><td /><td /><td /><td>bit5: Port 5 can be selected as WAN port only</td><td /></tr>
<tr><td /><td /><td /><td>when IMP1 is disabled.</td><td /></tr>
<tr><td /><td /><td /><td>bit6: reserved.</td><td /></tr>
</table>
</div>

<div>
<p>PAUSE Capability Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x28</p><p>Register Description: PAUSE Capability Register</p><p>Table 19: PAUSE Capability Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23</td><td>EN_OVERRIDE</td><td>R/W</td><td>Force the contents of the register to be used.</td><td>0</td></tr>
<tr><td>22:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:9</td><td>RX_PAUSE_CAP</td><td>R/W</td><td>Software setting for the capability of Receiving</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Pause Frame.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 17 = Port 8,</td><td /></tr>
<tr><td /><td /><td /><td>Bits 14:9 = Port 5- Port 0.</td><td /></tr>
<tr><td>8:0</td><td>TX_PAUSE_CAP</td><td>R/W</td><td>Software setting for the capability of Transmitting 0x0</td></tr>
<tr><td /><td /><td /><td>Pause Frame.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 = Port 8.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 5:0 = Port 5 - Port 0.</td><td /></tr>
</table>
</div>

<div>
<p>Reserved Multicast Control Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x2f</p><p>Register Description: Reserved Multicast Register</p><p>Table 20: Reserved Multicast Control Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>EN_RES_MUL_LEARN</td><td>R/W</td><td>bit[7]: en_reserved_McastDA_learn.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Do not learn (default)</td><td /></tr>
<tr><td /><td /><td /><td>1: Learn</td><td /></tr>
<tr><td>6:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4</td><td>EN_MUL_4</td><td>R/W</td><td>bit[4]: 01-80-C2-00-00-20 ~ 01-80-C2-00-00-2F. 0</td></tr>
<tr><td /><td /><td /><td>(Can be set in Unmanaged mode only).</td><td /></tr>
<tr><td /><td /><td /><td>0: Forward (default).</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop.</td><td /></tr>
<tr><td>3</td><td>EN_MUL_3</td><td>R/W</td><td>bit[3]: 1-80-C2-00-00-11 ~ 01-80-C2-00-00-</td><td>0</td></tr>
<tr><td /><td /><td /><td>1F.(Can be set in Unmanaged mode only)</td><td /></tr>
<tr><td /><td /><td /><td>0: Forward (default).</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop.]:</td><td /></tr>
<tr><td>2</td><td>EN_MUL_2</td><td>R/W</td><td>bit[2]: 01-80-C2-00-00-10.(Can be set in</td><td>0</td></tr>
<tr><td /><td /><td /><td>Unmanaged mode only)</td><td /></tr>
<tr><td /><td /><td /><td>0: Forward (default).</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop.</td><td /></tr>
<tr><td>1</td><td>EN_MUL_1</td><td>R/W</td><td>bit[1]: 01-80-C2-00-00-02 ~ 01-80-C2-00-00-</td><td>1</td></tr>
<tr><td /><td /><td /><td>0F.(Can be set in Unmanaged mode only)</td><td /></tr>
<tr><td /><td /><td /><td>0: Forward</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop (default)</td><td /></tr>
<tr><td>0</td><td>EN_MUL_0</td><td>R/W</td><td>bit[0]: 01-80-C2-00-00-00.(Can be set in</td><td>0</td></tr>
<tr><td /><td /><td /><td>Unmanaged mode only)</td><td /></tr>
<tr><td /><td /><td /><td>0: Forward (default).</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop.</td><td /></tr>
</table>
</div>

<div>
<p>ULF Packet Fwd Map Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x32</p><p>Register Description: Unicast Lookup Failed Forward Map Register</p><p>Table 21: ULF Packet Fwd Map Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>UNI_LOOKUP_FAIL_FWD_MA</td><td>R/W</td><td>Unicast Lookup Failed Forward Map.</td><td>0x0</td></tr>
<tr><td /><td>P</td><td /><td>When unicast lookup failed Drop is enabled</td><td /></tr>
<tr><td /><td /><td /><td>(Page 00, Offset 21h) and Lookup failure</td><td /></tr>
<tr><td /><td /><td /><td>happen, ARL will forward the frame according to</td><td /></tr>
<tr><td /><td /><td /><td>the register.</td><td /></tr>
</table>
</div>

<div>
<p>MLF Packet Fwd Map Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x34</p><p>Register Description: Multicast Lookup Failed Forward Map Register</p><p>Table 22: MLF Packet Fwd Map Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>MUL_LOOKUP_FAIL_FRW_M</td><td>R/W</td><td>Multicast Lookup Failed Forward Map.</td><td>0x0</td></tr>
<tr><td /><td>AP</td><td /><td>When Multicast lookup failed Drop is enabled</td><td /></tr>
<tr><td /><td /><td /><td>(Page 00, Offset 21h) and Lookup failure</td><td /></tr>
<tr><td /><td /><td /><td>happen, ARL will forward the frame according to</td><td /></tr>
<tr><td /><td /><td /><td>the register setting.</td><td /></tr>
</table>
</div>

<div>
<p>MLF_IPMC_FWD_MAP</p><p>Register Address: SPI Page 0x00, SPI Offset 0x36</p><p>Register Description: IPMC Forward Map Register</p><p>Table 23: MLF_IPMC_FWD_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>MLF_IPMC_FWD_MAP</td><td>R/W</td><td>IPMC Forward map.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>Rx Pause Pass Through Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x38</p><p>Register Description: Pause pass Through for RX Register</p><p>Table 24: Rx Pause Pass Through Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8</td><td>RESERVED_0</td><td>R/W</td><td>Reserved, it is illegal to write to '1'.</td><td>0</td></tr>
<tr><td>7:0</td><td>RX_PAUSE_PASS</td><td>R/W</td><td>RX pause pass through map.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[7]: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: Port 5-0</td><td /></tr>
<tr><td /><td /><td /><td>1: ignore 802.3x.</td><td /></tr>
<tr><td /><td /><td /><td>0: comply with 802.3x pause frame receiving.</td><td /></tr>
</table>
</div>

<div>
<p>Tx Pause Pass Through Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x3a</p><p>Register Description: Pause pass Through for TX Register</p><p>Table 25: Tx Pause Pass through Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>TX_PAUSE_PASS</td><td>R/W</td><td>TX pause pass through map.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[8]: Port 8.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7]: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: Port 5-0</td><td /></tr>
<tr><td /><td /><td /><td>1: ignore 802.3x.</td><td /></tr>
<tr><td /><td /><td /><td>0: comply with 802.3x pause frame receiving.</td><td /></tr>
</table>
</div>

<div>
<p>DIS_LEARN</p><p>Register Address: SPI Page 0x00, SPI Offset 0x3c</p><p>Register Description: Disable Learning Register</p><p>Table 26: DIS_LEARN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>DIS_LEARN</td><td>R/W</td><td>bit[8]: Port 8.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[7]: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: Port 5-0</td><td /></tr>
<tr><td /><td /><td /><td> 1: Disable learning, when disable, the hardware won't do the following items: </td><td /></tr>
<tr><td /><td /><td /><td>a. learn entries to ARL. b. refresh entries to ARL.</td><td /></tr>
<tr><td /><td /><td /><td>c. support software learning.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Enable Learning. </td><td /></tr>
</table>
</div>

<div>
<p>SFT_LRN_CTL Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x3e</p><p>Register Description: Software Learning Control</p><p>Table 27: SFT_LRN_CTL Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>SW_LEARN_CNTL</td><td>R/W</td><td>bit[8]: Port 8.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[7]: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: Port 5-0.</td><td /></tr>
<tr><td /><td /><td /><td> 1: Software learning control enabled. The behaviors are as follows. </td><td /></tr>
<tr><td /><td /><td /><td>a. Forwarding behavior: Incoming packet with unknown SA will be copied to CPU port.</td><td /></tr>
<tr><td /><td /><td /><td>b. Learning behavior: Allow S/W to decide whether incoming packet learn or not. In S/W learning mode, the H/W learning mechanism will be disabled automatically.</td><td /></tr>
<tr><td /><td /><td /><td>c. Refreshed behavior: Allow refreshed mechanism to operate properly even through the H/W learning had been disabled.</td><td /></tr>
<tr><td /><td /><td /><td>This field makes no effect if the disable learning is enable (page 00h, address 3Ch)</td><td /></tr>
<tr><td /><td /><td /><td>It is not allowed to enable software learning for WAN port, since all frames from WAN port are already sent to IMP port.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Software learning control disabled. Forwarding/Learning/Refreshed behavior to keep hardware operation. </td><td /></tr>
</table>
</div>

<div>
<p>LOW_PWR_EXP_Register</p><p>Register Address: SPI Page 0x00, SPI Offset 0x40</p><p>Register Description: Low Power Expansion Register</p><p>Table 28: LOW_PWR_EXP_Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24:16</td><td>SLEEP_MACCLK_PORT</td><td>R/W</td><td>Set 1'b1 to bit field gates off the corresponding</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port's MAC TX/RX clocks.</td><td /></tr>
<tr><td /><td /><td /><td>Bits [24:16]: Port8 - Port0</td><td /></tr>
<tr><td>15:9</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>SLEEP_SYSCLK_PORT</td><td>R/W</td><td>Set 1'b1 to bit field gates off the corresponding</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port's system clock.</td><td /></tr>
<tr><td /><td /><td /><td>Bits [8:0]: Port8 - Port0</td><td /></tr>
</table>
</div>

<div>
<p>SCAN_RSLT_GP</p><p>Register Address: SPI Page 0x00, SPI Offset 0x50</p><p>Register Description: MII Port X Scan Result Register</p><p>Table 29: SCAN_RSLT_GP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>SCAN_TIMEOUR_ERR</td><td>R/W</td><td>PHY scan register will be override.</td><td>0</td></tr>
<tr><td>5</td><td>TXFLOW_CNTL</td><td>R/W</td><td>Software Tx Flow Control Enable.</td><td>0</td></tr>
<tr><td>4</td><td>RXFLOW_CNTL</td><td>R/W</td><td>Software Rx Flow Control Enable.</td><td>0</td></tr>
<tr><td>3:2</td><td>SPEED</td><td>R/W</td><td>Speed Mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b10: 1000M;</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: 100M;</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: 10M.</td><td /></tr>
<tr><td>1</td><td>DUPLX_MODE</td><td>R/W</td><td>Software Duplex Mode Setting,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex,</td><td /></tr>
<tr><td /><td /><td /><td>1: Full Duplex.</td><td /></tr>
<tr><td>0</td><td>LINK_STS</td><td>R/W</td><td>1: Link Up</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Link Down</td><td /></tr>
</table>
</div>

<div>
<p>STS_OVERRIDE_P5</p><p>Register Address: SPI Page 0x00, SPI Offset 0x5d</p><p>Register Description: Port 5 GMII Port States Override Register</p><p>Table 30: STS_OVERRIDE_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>SW_OVERRIDE</td><td>R/W</td><td>CPU set software Override bit to 1 to make bit</td><td>0</td></tr>
<tr><td /><td /><td /><td>[5:0] affected.</td><td /></tr>
<tr><td /><td /><td /><td>PHY scan register will be override.</td><td /></tr>
<tr><td>5</td><td>TXFLOW_CNTL</td><td>R/W</td><td>Software Tx Flow Control Enable</td><td>0</td></tr>
<tr><td>4</td><td>RXFLOW_CNTL</td><td>R/W</td><td>Software Rx Flow Control Enable</td><td>0</td></tr>
<tr><td>3:2</td><td>SPEED</td><td>R/W</td><td>Software Port Speed setting</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>2'b10: 1000 Mb/s (or 2500 Mb/s)</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: 10 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Reserved</td><td /></tr>
<tr><td>1</td><td>DUPLX_MODE</td><td>R/W</td><td>Software Duplex Mode Setting</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex</td><td /></tr>
<tr><td /><td /><td /><td>1: Full Duplex</td><td /></tr>
<tr><td>0</td><td>LINK_STS</td><td>R/W</td><td>1: Link Up</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Link Down</td><td /></tr>
</table>
</div>

<div>
<p>IMP_RGMII_CTL_REG</p><p>Register Address: SPI Page 0x00, SPI Offset 0x60</p><p>Register Description: IMP RGMII Control register</p><p>Table 31: IMP_RGMII_CTL_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>BYPASS_2NS_DEL</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>1</td><td>EN_RGMII_DLL_RXC</td><td>R/W</td><td>1: Clock delay by DLL is enabled (Delay Mode)</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Clock delay by DLL is disabled (Normal Mode)</td><td /></tr>
<tr><td>0</td><td>EN_RGMII_DLL_TXC</td><td>R/W</td><td>1: RGMII tx_clk delayed timing mode (Delay</td><td>0</td></tr>
<tr><td /><td /><td /><td>Mode)</td><td /></tr>
<tr><td /><td /><td /><td>0: RGMII tx_clk aligned timing mode (Normal</td><td /></tr>
<tr><td /><td /><td /><td>Mode)</td><td /></tr>
</table>
</div>

<div>
<p>PORT5_RGMII_CTL_REG</p><p>Register Address: SPI Page 0x00, SPI Offset 0x65</p><p>Register Description: Port 5 RGMII Control register</p><p>Table 32: PORT5_RGMII_CTL_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>BYPASS_2NS_DEL</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>1</td><td>EN_RGMII_DLL_RXC</td><td>R/W</td><td>1: Clock delay by DLL is enabled (Delay Mode)</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Clock delay by DLL is disabled (Normal Mode)</td><td /></tr>
<tr><td>0</td><td>EN_RGMII_DLL_TXC</td><td>R/W</td><td>1: RGMII tx_clk delayed timing mode (Delay</td><td>0</td></tr>
<tr><td /><td /><td /><td>Mode)</td><td /></tr>
<tr><td /><td /><td /><td>0: RGMII tx_clk aligned timing mode (Normal Mode)</td><td /></tr>
</table>
</div>

<div>
<p>MDIO_DIRECT_ACCESS</p><p>Register Address: SPI Page 0x00, SPI Offset 0x6f</p><p>Register Description: MDIO Direct Access Enable Register</p><p>Table 33: MDIO_DIRECT_ACCESS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:1</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>MDIO_DIRECT_ACCESS</td><td>R/W</td><td>This bit is applied to software handshake</td><td>0</td></tr>
<tr><td /><td /><td /><td>protocol when two CPUs (internal CPU and</td><td /></tr>
<tr><td /><td /><td /><td>external CPU) access to internal PHY register</td><td /></tr>
<tr><td /><td /><td /><td>(assume the external CPU programming</td><td /></tr>
<tr><td /><td /><td /><td>interface is MDIO).</td><td /></tr>
<tr><td /><td /><td /><td> 1: MDIO direct access is enabled. In this condition, MDIO IO pad will connect to internal PHY. </td><td /></tr>
<tr><td /><td /><td /><td> 0: MDIO direct access is disabled. In this condition, the path from MDIO IO pad to internal PHY is cut off. </td><td /></tr>
</table>
</div>

<div>
<p>MDIO_P5_ADDR</p><p>Register Address: SPI Page 0x00, SPI Offset 0x75</p><p>Register Description: MDIO P5 Address Register</p><p>Table 34: MDIO_P5_ADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4:0</td><td>ADDR_P5</td><td>R/W</td><td>P5-Port MDIO Scan ADDRESS.</td><td>0x15</td></tr>
</table>
</div>

<div>
<p>MDIO_IMP_ADDR</p><p>Register Address: SPI Page 0x00, SPI Offset 0x78</p><p>Register Description: MDIO Port IMP Address Register</p><p>Table 35: MDIO_IMP_ADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4:0</td><td>ADDR_IMP</td><td>R/W</td><td>Port IMP MDIO Scan ADDRESS.</td><td>0x18</td></tr>
</table>
</div>

<div>
<p>WATCH_DOG_CTRL</p><p>Register Address: SPI Page 0x00, SPI Offset 0x79</p><p>Register Description: Watch Dog Control Register</p><p>Table 36: WATCH_DOG_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>SOFTWARE_RESET</td><td>R/W</td><td>Global Software Reset. (EN_SW_RST or</td><td>0</td></tr>
<tr><td /><td /><td /><td>EN_CHIP_RST must be enabled as well). Set</td><td /></tr>
<tr><td /><td /><td /><td>1'b1 to trigger reset process. When reset</td><td /></tr>
<tr><td /><td /><td /><td>process is done, this bit is cleared to 1'b0.</td><td /></tr>
<tr><td>6</td><td>EN_CHIP_RST</td><td>R/W</td><td>Enable Chip Software Reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set 1'b1 to reset both switch and SoC. All</td><td /></tr>
<tr><td /><td /><td /><td>registers (including SoC PLL's control registers)</td><td /></tr>
<tr><td /><td /><td /><td>in both SoC and switch will be reset to their</td><td /></tr>
<tr><td /><td /><td /><td>default values, the EEPROM will be reloaded,</td><td /></tr>
<tr><td /><td /><td /><td>memory clear will be performed, and the ARM</td><td /></tr>
<tr><td /><td /><td /><td>core will reboot.</td><td /></tr>
<tr><td>5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>4</td><td>EN_SW_RESET</td><td>R/W</td><td>Enable Switch Software Reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set 1'b1 to reset switch only. All switch's</td><td /></tr>
<tr><td /><td /><td /><td>registers will be reset to their default values, and</td><td /></tr>
<tr><td /><td /><td /><td>memory clear will be performed.</td><td /></tr>
<tr><td /><td /><td /><td>*** Reset Process except Strap value, BCMREG</td><td /></tr>
<tr><td /><td /><td /><td>and PLL.</td><td /></tr>
<tr><td>3</td><td>EN_AUTO_RST</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>2</td><td>EN_RELOAD_EEPROM</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>1</td><td>EN_RST_REGFILE</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>0</td><td>EN_RST_SWITCH</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>PAUSE_FRM_CTRL</p><p>Register Address: SPI Page 0x00, SPI Offset 0x80</p><p>Register Description: Pause Frame Detection Control Register</p><p>Table 37: PAUSE_FRM_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2:1</td><td>RESERVED_1</td><td>R/W</td><td>Reserved, Should SET 2'b00 for correct</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>operation</td><td /></tr>
<tr><td>0</td><td>PAUSE_IGNORE_DA</td><td>R/W</td><td>Pause_ignore_DA</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Check DA field on Pause Frame detection</td><td /></tr>
<tr><td /><td /><td /><td>1: Ignore DA field on Pause Frame detection</td><td /></tr>
</table>
</div>

<div>
<p>PAUSE_ST_ADDR</p><p>Register Address: SPI Page 0x00, SPI Offset 0x81</p><p>Register Description: PAUSE Frame DA Address</p><p>Table 38: PAUSE_ST_ADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>PAUSE_ST_ADDR</td><td>R/W</td><td>Reserved</td><td>unknown</td></tr>
</table>
</div>

<div>
<p>FAST_AGE_CTRL</p><p>Register Address: SPI Page 0x00, SPI Offset 0x88</p><p>Register Description: Fast Ageing Control Register</p><p>Table 39: FAST_AGE_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>FAST_AGE_STR_DONE</td><td>R/W</td><td>Set 1'b1 to trigger fast ageing process.</td><td>0</td></tr>
<tr><td /><td /><td /><td>When Fast aging process is done, this bit is</td><td /></tr>
<tr><td /><td /><td /><td>cleared to 1'b0.</td><td /></tr>
<tr><td>6</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5</td><td>EN_AGE_MCAST</td><td>R/W</td><td>Enable Aging Multicast entry</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Aging multicast entries in ARL table</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable aging multicast entries in ARL table</td><td /></tr>
<tr><td /><td /><td /><td>*** Note that the EN_AGE_MCAST and the</td><td /></tr>
<tr><td /><td /><td /><td>EN_AGE_PORT can't enable (set to 1'b1) at</td><td /></tr>
<tr><td /><td /><td /><td>same time.</td><td /></tr>
<tr><td>4</td><td>EN_AGE_SPT</td><td>R/W</td><td>Set 1'b1 to check spanning Tree ID (refer to</td><td>0</td></tr>
<tr><td /><td /><td /><td>EN_802_1S/MSPT_AGE_MAP at page/address</td><td /></tr>
<tr><td /><td /><td /><td>= 43h/00h,02-05h)</td><td /></tr>
<tr><td>3</td><td>EN_AGE_VLAN</td><td>R/W</td><td>Set 1'b1 to Check VLAN ID.</td><td>0</td></tr>
<tr><td>2</td><td>EN_AGE_PORT</td><td>R/W</td><td>Set 1'b1 to Check Port ID</td><td>0</td></tr>
<tr><td>1</td><td>EN_AGE_DYNAMIC</td><td>R/W</td><td>Set 1'b1 to Age out Dynamic Entry.</td><td>1</td></tr>
<tr><td>0</td><td>EN_FAST_AGE_STATIC</td><td>R/W</td><td>Set 1'b1 to Age out Static Entry.</td><td>0</td></tr>
</table>
</div>

<div>
<p>FAST_AGE_PORT</p><p>Register Address: SPI Page 0x00, SPI Offset 0x89</p><p>Register Description: Fast Ageing Port Control Register</p><p>Table 40: FAST_AGE_PORT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>AGE_PORT</td><td>R/W</td><td>Select Fast Ageing Source Port.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Select a specified Port ID to be aged-out.</td><td /></tr>
</table>
</div>

<div>
<p>FAST_AGE_VID</p><p>Register Address: SPI Page 0x00, SPI Offset 0x8a</p><p>Register Description: Fast Ageing VID Control Register</p><p>Table 41: FAST_AGE_VID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:0</td><td>AGE_VID</td><td>R/W</td><td>Select Fast Ageing VLAN ID</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Select a specified VLAN ID to be aged-out.</td><td /></tr>
</table>
</div>

<div>
<p>LED_FUNC0_EXTD_CTL</p><p>Register Address: SPI Page 0x00, SPI Offset 0x90</p><p>Register Description: LED Function 0 Extended Control Register</p><p>Table 42: LED_FUNC0_EXTD_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1:0</td><td>LED_FUNC0_EXTD</td><td>R/W</td><td>Bit 1:200M/ACT</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 0:SPD200M</td><td /></tr>
</table>
</div>

<div>
<p>LED_FUNC1_EXTD_CTL</p><p>Register Address: SPI Page 0x00, SPI Offset 0x92</p><p>Register Description: LED Function 1 Extended Control Register</p><p>Table 43: LED_FUNC1_EXTD_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1:0</td><td>LED_FUNC1_EXTD</td><td>R/W</td><td>Bit 1:200M/ACT</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 0:SPD200M</td><td /></tr>
</table>
</div>

<div>
<p>PLL_STS</p><p>Register Address: SPI Page 0x00, SPI Offset 0xdd</p><p>Register Description: PLL Status Register</p><p>Table 44: PLL_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:6</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>SRDS_PLL_LOCK</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>4</td><td>SOC_PLL_LOCK</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>3:0</td><td>QPHY_PLL_LOCK</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>LOW_POWER_CTRL</p><p>Register Address: SPI Page 0x00, SPI Offset 0xde</p><p>Register Description: Core-Level LOW Power Control Register</p><p>Table 45: LOW_POWER_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>6</td><td>SLEEP_SYS</td><td>R/W</td><td>Writing 1'b1 to this bit will disable switch core</td><td>0</td></tr>
<tr><td /><td /><td /><td>system clock. Switch core is put into sleep mode.</td><td /></tr>
<tr><td /><td /><td /><td>Programming interfaces and SPI are still active.</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: sleep mode</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: normal mode</td><td /></tr>
<tr><td>5</td><td>TIMER_DISABLE</td><td>R/W</td><td>Disable switch timers for core-level.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b1: disable timer</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: normal mode (timer running)</td><td /></tr>
<tr><td>4:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TCAM_CTRL</p><p>Register Address: SPI Page 0x00, SPI Offset 0xe8</p><p>Register Description: TCAM Control Register</p><p>Table 46: TCAM_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>EN_TCAM_CHKSUM</td><td>R/W</td><td>1 = To enable TCAM checksum.</td><td>0</td></tr>
<tr><td>6:0</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TCAM_CHKSUM_STS</p><p>Register Address: SPI Page 0x00, SPI Offset 0xea</p><p>Register Description: TCAM Checksum Status Register</p><p>Table 47: TCAM_CHKSUM_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>CFP_TCAM_CHKSUM_ERR</td><td>R/W</td><td>CFP TCAM checksum error.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1 = checksum error and the error address is</td><td /></tr>
<tr><td /><td /><td /><td>stored in the field</td><td /></tr>
<tr><td /><td /><td /><td>"CFP_TCAM_CHKSUM_ADDR". This error can</td><td /></tr>
<tr><td /><td /><td /><td>be cleared by writing new values to the error</td><td /></tr>
<tr><td /><td /><td /><td>address.</td><td /></tr>
<tr><td /><td /><td /><td>0 = no error.</td><td /></tr>
<tr><td>14:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>CFP_TCAM_CHKSUM_ADDR</td><td>R/W</td><td>CFP TCAM checksum address [7:0].</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>LNKSTS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x00</p><p>Register Description: Link Status Summary Register</p><p>Table 49: LNKSTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LNK_STS</td><td>RO</td><td>Link Status.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9bit field indicating the Link Status for each 10/</td><td /></tr>
<tr><td /><td /><td /><td>100/1000 BASE-T port, (bits 0-7 = 10/100/1000</td><td /></tr>
<tr><td /><td /><td /><td>BASE-T, bit 8 IMP port).</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Link Fail</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Link Pass</td><td /></tr>
</table>
</div>

<div>
<p>LNKSTSCHG</p><p>Register Address: SPI Page 0x01, SPI Offset 0x02</p><p>Register Description: Link Status Change Register</p><p>Table 50: LNKSTSCHG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LNK_STS_CHG</td><td>RO</td><td>Link Status Change.</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>9 bit field indicating that the Link Status for an</td><td /></tr>
<tr><td /><td /><td /><td>individual 10/100/1000BASE-T port had changed since the last read operation (bits 0-23</td><td /></tr>
<tr><td /><td /><td /><td> = 10/100/1000BASE- T ports, bit 8 = IMP port). Upon change of link status, a bit remains set until cleared by a read operation. </td><td /></tr>
<tr><td /><td /><td /><td>0 = Link Status Constant,</td><td /></tr>
<tr><td /><td /><td /><td>1 = Link Status Change.</td><td /></tr>
</table>
</div>

<div>
<p>SPDSTS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x04</p><p>Register Description: Port Speed Summary Register</p><p>Table 51: SPDSTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>PORT_SPD</td><td>RO</td><td>Port Speed.</td><td>0x28AAA</td></tr>
<tr><td /><td /><td /><td>18 bit field indicating the operating speed for</td><td /></tr>
<tr><td /><td /><td /><td>each 10/100/1000BASE-T port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 17:16 = Port 8 (IMP Port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit 15:14 = Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 11:0 = Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>(Bit[1:0] for Port 0, and Bit[11:10] for Port 5)</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s/2000 Mb/s (if applicable)</td><td /></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
</table>
</div>

<div>
<p>DUPSTS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x08</p><p>Register Description: Duplex status Summary Register</p><p>Table 52: DUPSTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>DUP_STS</td><td>RO</td><td>Duplex State.</td><td>0x1BF</td></tr>
<tr><td /><td /><td /><td>9 bit field indicating the half/full duplex state for</td><td /></tr>
<tr><td /><td /><td /><td>each 10/100/1000BASE-T port.</td><td /></tr>
<tr><td /><td /><td /><td>(bits 0-5 = 10/100/1000BASE-T ports, bit 7 = port</td><td /></tr>
<tr><td /><td /><td /><td>7, bit 8 = imp port).</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Half Duplex.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Full Duplex.</td><td /></tr>
</table>
</div>

<div>
<p>PAUSESTS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x0a</p><p>Register Description: Pause Status Summary Register</p><p>Table 53: PAUSESTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>PAUSE_STS</td><td>RO</td><td>PAUSE State.</td><td>0x24120</td></tr>
<tr><td /><td /><td /><td>18 bit field indicating the PAUSE state for each 10/100/1000BASE-T port and IMP port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8- 0 = IMP port, Port 7 - Port 0 Transmit Pause Capability</td><td /></tr>
<tr><td /><td /><td /><td>Bit 17-9 = IMP port, Port 7 - Port 0 Receive Pause Capability</td><td /></tr>
<tr><td /><td /><td /><td>0 = Disabled</td><td /></tr>
<tr><td /><td /><td /><td>1 = Enabled</td><td /></tr>
</table>
</div>

<div>
<p>SRCADRCHG</p><p>Register Address: SPI Page 0x01, SPI Offset 0x0e</p><p>Register Description: Source Address Change Register</p><p>Table 54: SRCADRCHG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>SRC_ADDR_CHANGE</td><td>RO</td><td>Source Address Change.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit field indicating that the value loaded into the Last Source Address register was not the same 48-bit value as the previous value. A 1 value indicates a dedicated link segment, a value greater than 1 generally indicates a mixing (repeated) segment. Upon change of SA, a bit remains set until cleared by a read operation.</td><td /></tr>
<tr><td /><td /><td /><td>0 = Source Address Constant</td><td /></tr>
<tr><td /><td /><td /><td>1 = Source Address Changed</td><td /></tr>
</table>
</div>

<div>
<p>LSA_PORT</p><p>Register Address: SPI Page 0x01, SPI Offset 0x10</p><p>Register Description: Port N Last Source Address</p><p>Table 55: LSA_PORT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>LST_ADDR</td><td>RO</td><td>Last Source Address</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>LSA_MII_PORT</p><p>Register Address: SPI Page 0x01, SPI Offset 0x40</p><p>Register Description: Port 8 Last Source Address</p><p>Table 56: LSA_MII_PORT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>LST_ADDR</td><td>RO</td><td>Last Source Address</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>BIST_STS0</p><p>Register Address: SPI Page 0x01, SPI Offset 0x46</p><p>Register Description: BIST Status Register 0</p><p>Table 57: BIST_STS0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>BIST_STS0</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>BIST_STS1</p><p>Register Address: SPI Page 0x01, SPI Offset 0x4c</p><p>Register Description: BIST Status Register 1</p><p>Table 58: BIST_STS1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>BIST_STS1</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>STRAP_PIN_STATUS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x70</p><p>Register Description: Strap Pin Status Register</p><p>Table 59: STRAP_PIN_STATUS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:21</td><td>RESERVED_1</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>20:0</td><td>STRAP_VALUE_VECTOR</td><td>RO</td><td>Display Strap Pin Value</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The detail definition refer to the pin definition in</td><td /></tr>
<tr><td /><td /><td /><td>strap_pin_list_revx_2009xxxx.xls</td><td /></tr>
<tr><td /><td /><td /><td>Bit 20 = Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 19 = Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 18 = strap_en_EEE</td><td /></tr>
<tr><td /><td /><td /><td>Bit 17 = strap_CLKREF_SEL</td><td /></tr>
<tr><td /><td /><td /><td>Bit 16</td><td>= strap_pll_bypass</td><td /></tr>
<tr><td /><td /><td /><td>Bit 15</td><td>= strap_xtal_bypass</td><td /></tr>
<tr><td /><td /><td /><td>Bit 14</td><td>= strap_wan_vol_sel</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13</td><td>= strap_skip_srambist</td><td /></tr>
<tr><td /><td /><td /><td>Bit 12 = strap_ledmode1</td><td /></tr>
<tr><td /><td /><td /><td>Bit 11 = strap_ledmode0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 10 = strap_imp_vol_sel</td><td /></tr>
<tr><td /><td /><td /><td>Bit 9 = strap_imp_mode</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 = strap_hw_fwdg_en</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7 = strap_bist_clrmem_sel</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6 = strap_wan_mode</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 = strap_gmii_led_sel</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4 = strap_en_loop_detect</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3 = strap_en_8051</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2 = strap_cpu_eeprom_sel</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1 = strap_clock_freq[1]</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0 = strap_clock_freq[0]</td><td /></tr>
</table>
</div>

<div>
<p>DIRECT_INPUT_CTRL_VALUE</p><p>Register Address: SPI Page 0x01, SPI Offset 0x80</p><p>Register Description: Direct Input Control Value Register</p><p>Table 60: DIRECT_INPUT_CTRL_VALUE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2:0</td><td>DIRECT_INPUT_CTRL_VALU</td><td>RO</td><td>Display Direct Input Control Value</td><td>0x0</td></tr>
<tr><td /><td>E</td><td /><td>The detail definition refer to the pin definition in</td><td /></tr>
<tr><td /><td /><td /><td>strap_pin_list_revx_2009xxxx.xls</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2</td><td>= loop_detected</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1</td><td>= tst_enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0</td><td>= act_loop_detect</td><td /></tr>
</table>
</div>

<div>
<p>RESET_STATUS</p><p>Register Address: SPI Page 0x01, SPI Offset 0x90</p><p>Register Description: Reset Status Register</p><p>Table 61: RESET_STATUS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>RESERVED_1</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>9</td><td>SW_CORE_RST_STS</td><td>RO</td><td>Switch Core Reset Status</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b1 indicates switch core is in reset state.</td><td /></tr>
<tr><td>8</td><td>SW_REG_RST_STS</td><td>RO</td><td>Reserved</td><td>0</td></tr>
<tr><td>7:0</td><td>RESERVED_0</td><td>RO</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>GMNGCFG</p><p>Register Address: SPI Page 0x02, SPI Offset 0x00</p><p>Register Description: Global Management Configuration Register</p><p>Table 63: GMNGCFG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:6</td><td>FRM_MNGP</td><td>R/W</td><td>IMP Port Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field enables the IMP(In-band Management</td><td /></tr>
<tr><td /><td /><td /><td>Port) function under management mode.</td><td /></tr>
<tr><td /><td /><td /><td>00 = No IMP Port</td><td /></tr>
<tr><td /><td /><td /><td>01 = Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10 = Enable IMP Port(IMP0) only</td><td /></tr>
<tr><td /><td /><td /><td>All traffic to CPU from LAN ports and WAN ports</td><td /></tr>
<tr><td /><td /><td /><td>will be forwarded to IMP0.</td><td /></tr>
<tr><td /><td /><td /><td>11 = Enable Dual-IMP ports (both IMP0 and</td><td /></tr>
<tr><td /><td /><td /><td>IMP1)</td><td /></tr>
<tr><td /><td /><td /><td>All traffic to CPU from LAN ports will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to IMP0; and All traffic from WAN</td><td /></tr>
<tr><td /><td /><td /><td>ports will be forwarded to IMP1.</td><td /></tr>
<tr><td /><td /><td /><td>These bits are ignored when SW_FWD_MODE</td><td /></tr>
<tr><td /><td /><td /><td>= Unmanaged in the Switch Mode Register, and</td><td /></tr>
<tr><td /><td /><td /><td>the device will behave as if there is no defined</td><td /></tr>
<tr><td /><td /><td /><td>management port.</td><td /></tr>
<tr><td /><td /><td /><td>In the chip, IMP0 is Port 8 and IMP1 is Port 5.</td><td /></tr>
<tr><td /><td /><td /><td>When only IMP0 is</td><td /></tr>
<tr><td /><td /><td /><td>enabled,(FRM_MNGT_PORT = 10), IMP0 is</td><td /></tr>
<tr><td /><td /><td /><td>also called IMP port.</td><td /></tr>
<tr><td>5:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1</td><td>RXBPDU_EN</td><td>R/W</td><td>Receive BPDU Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Enables all ports to receive BPDUs and forward</td><td /></tr>
<tr><td /><td /><td /><td>to the defined Physical Management Port.</td><td /></tr>
<tr><td /><td /><td /><td>Management CPU must set this bit to globally</td><td /></tr>
<tr><td /><td /><td /><td>allow BPDUs to be received.</td><td /></tr>
<tr><td>0</td><td>RST_MIB_CNT</td><td>R/W</td><td>Resets all MIB counters for all ports to zero</td><td>0</td></tr>
<tr><td /><td /><td /><td>(Pages 20h-28h), also including MIB Snapshot</td><td /></tr>
<tr><td /><td /><td /><td>counters (Page 71h). The host must set the bit and then clear the bit in successive write cycles to activate the reset operation. Another per port reset enable bit must be set as well (Page 02h, Offset 54h, Bits 8-0; Page 70h, Offset 0h, Bit 4)</td><td /></tr>
</table>
</div>

<div>
<p>IMP0_PRT_ID</p><p>Register Address: SPI Page 0x02, SPI Offset 0x01</p><p>Register Description: IMP/IMP0 Port ID Register</p><p>Table 64: IMP0_PRT_ID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>IMP0_PRT_ID</td><td>R/W</td><td>IMP/IMP0 Port ID</td><td>0x8</td></tr>
<tr><td /><td /><td /><td>This field specifies the port ID of the IMP/IMP0</td><td /></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>In the chip, IMP/IMP0 is fixed at Port 8.</td><td /></tr>
</table>
</div>

<div>
<p>BRCM_HDR_CTRL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x03</p><p>Register Description: BRCM Header Control Register</p><p>Table 65: BRCM_HDR_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2:0</td><td>BRCM_HDR_EN</td><td>R/W</td><td>Broadcom Header enable</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>bit 2: enable BRCM header for Port7</td><td /></tr>
<tr><td /><td /><td /><td>bit 1: enable BRCM header for Port5</td><td /></tr>
<tr><td /><td /><td /><td>bit 0: enable BRCM header for Port8</td><td /></tr>
<tr><td /><td /><td /><td> 1: Additional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field. </td><td /></tr>
<tr><td /><td /><td /><td> 0: Without additional header information. Default value is determined by hw_fwdg_en strap pin. </td><td /></tr>
<tr><td /><td /><td /><td>When hw_fwdg_en = 1, default 3'b000 When hw_fwdg_en = 0, default 3'b001 (only port-8 is enabled)</td><td /></tr>
</table>
</div>

<div>
<p>SPTAGT</p><p>Register Address: SPI Page 0x02, SPI Offset 0x06</p><p>Register Description: Aging Time Control Register</p><p>Table 66: SPTAGT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:21</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>20</td><td>AGE_CHANGE_EN</td><td>R/W</td><td>Set 1 to Change Aging Timer by</td><td>0</td></tr>
<tr><td /><td /><td /><td>AGE_TIME[19:0].</td><td /></tr>
<tr><td>19:0</td><td>AGE_TIME</td><td>R/W</td><td>Specifies the aging time in seconds for</td><td>0x12C</td></tr>
<tr><td /><td /><td /><td>dynamically</td><td /></tr>
<tr><td /><td /><td /><td>learned address. Maximum age time is 1,048,575s. Note that while 802.1D specifies a range of values of 10 - 1,000,000 s, this register does not enforce this range. Setting the AGE_TIME to zero disables the aging process.</td><td /></tr>
</table>
</div>

<div>
<p>BRCM_HDR_CTRL2</p><p>Register Address: SPI Page 0x02, SPI Offset 0x0a</p><p>Register Description: BRCM Header Control 2 Register</p><p>Table 67: BRCM_HDR_CTRL2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:5</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4:0</td><td>BRCM_HDR_EN</td><td>R/W</td><td>Broadcom Header Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Additional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enabled (with additional header information)</td><td /></tr>
<tr><td /><td /><td /><td>0: Disabled (without additional header information).</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4: enable BRCM header for Port 4</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3: enable BRCM header for Port 3</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2: enable BRCM header for Port 2</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1: enable BRCM header for Port 1</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0: enable BRCM header for Port 0 Note:</td><td /></tr>
<tr><td /><td /><td /><td>The reason code in the BRCM header should be set to 0 and it is useless (invalid) in these ports.</td><td /></tr>
</table>
</div>

<div>
<p>IPG_SHRNK_CTRL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x0c</p><p>Register Description: IPG Shrink Control Register</p><p>Table 68: IPG_SHRNK_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>IPG_SHKCTRL</td><td>R/W</td><td>IPG Shrink Control</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field specifies the IPG for each port.</td><td /></tr>
<tr><td /><td /><td /><td>IPG shrinking at Egress.</td><td /></tr>
<tr><td /><td /><td /><td> 00: No IPG shrinking (default) </td><td /></tr>
<tr><td /><td /><td /><td> 01: IPG shrinking of 1-byte</td><td /></tr>
<tr><td /><td /><td /><td> 10: IPG shrinking of 4-byte</td><td /></tr>
<tr><td /><td /><td /><td> 11: IPG shrinking of 5-byte bit[17:16] = Port 8(IMP port) bit[15:14] = Port 7 bit[13:12] = Reserved bit[11:0] = Port 5 ~ Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Note: For 2G mode, only port 8 supports 1-byte or 4-byte IPG shrinking (excluding 5-byte), and port 5/7 doesn't support any IPG shrinking.</td><td /></tr>
</table>
</div>

<div>
<p>MIRCAPCTL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x10</p><p>Register Description: Mirror Capture Control Register</p><p>Table 69: MIRCAPCTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MIR_EN</td><td>R/W</td><td>Global enable/disable for all mirroring on this</td><td>0</td></tr>
<tr><td /><td /><td /><td>chip.</td><td /></tr>
<tr><td /><td /><td /><td>When reset, mirroring is disabled.</td><td /></tr>
<tr><td /><td /><td /><td>When set, mirroring is enabled according to the</td><td /></tr>
<tr><td /><td /><td /><td>ingress and egress control rules, to the port</td><td /></tr>
<tr><td /><td /><td /><td>designated by the MIRROR_CAPTURE_PORT.</td><td /></tr>
<tr><td>14</td><td>BLK_NOT_MIR</td><td>R/W</td><td>When Enabled, all traffic to Mirror_Capture_Port</td><td>0</td></tr>
<tr><td /><td /><td /><td>will be blocked except mirror traffic.</td><td /></tr>
<tr><td>13:6</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>SMIR_CAP_PORT</td><td>R/W</td><td>Mirror Capture Port ID.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Port ID which identifies the single unique port</td><td /></tr>
<tr><td /><td /><td /><td>which is designated as the port to which all</td><td /></tr>
<tr><td /><td /><td /><td>ingress and/or egress traffic is mirrored on this chip/system.</td><td /></tr>
</table>
</div>

<div>
<p>IGMIRCTL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x12</p><p>Register Description: Ingress Mirror Control Register</p><p>Table 70: IGMIRCTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>IN_MIR_FLTR</td><td>R/W</td><td>Ingress Mirror Filter.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Defines the conditions under which frames</td><td /></tr>
<tr><td /><td /><td /><td>received on a port that has been selected in the</td><td /></tr>
<tr><td /><td /><td /><td>IN_MRROR_MASK[10:0], will be compared in</td><td /></tr>
<tr><td /><td /><td /><td>order to determine if they should be forwarded to</td><td /></tr>
<tr><td /><td /><td /><td>the MIRROR_CAPTURE_PORT.</td><td /></tr>
<tr><td /><td /><td /><td>00: Mirror all ingress frames.</td><td /></tr>
<tr><td /><td /><td /><td>01: Mirror all received frames with DA =</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_MAC.</td><td /></tr>
<tr><td /><td /><td /><td>10: Mirror all received frames with SA =</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_MAC.</td><td /></tr>
<tr><td /><td /><td /><td>11: Reserved</td><td /></tr>
<tr><td>13</td><td>IN_DIV_EN</td><td>R/W</td><td>Ingress Divider Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Mirror every nth received frame (n =</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_DIV + 1) that has passed through</td><td /></tr>
<tr><td /><td /><td /><td>the IN_MIRROR_FILTER.</td><td /></tr>
<tr><td>12:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>IN_MIR_MSK</td><td>R/W</td><td>Ingress Mirror Port Mask.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit mask which selectively allows any port with</td><td /></tr>
<tr><td /><td /><td /><td>its corresponding bit set, to be mirrored to the</td><td /></tr>
<tr><td /><td /><td /><td>port identified by the</td><td /></tr>
<tr><td /><td /><td /><td>MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port 0-5</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7 = Port 7 Bit 8 = IMP Port.</td><td /></tr>
</table>
</div>

<div>
<p>IGMIRDIV</p><p>Register Address: SPI Page 0x02, SPI Offset 0x14</p><p>Register Description: Ingress Mirror Divider Register</p><p>Table 71: IGMIRDIV</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>9:0</td><td>IN_MIR_DIV</td><td>R/W</td><td>Ingress Mirror Divider.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Receive frames that have passed the</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_FILTER rule can further be pruned</td><td /></tr>
<tr><td /><td /><td /><td>to reduce the overall number of frames returned</td><td /></tr>
<tr><td /><td /><td /><td>to the MIRROR_CAPTURE_PORT. When the</td><td /></tr>
<tr><td /><td /><td /><td>IN_DIV_EN bit in the Ingress Mirror Control</td><td /></tr>
<tr><td /><td /><td /><td>register is set, frames that pass the</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_FILTER rule are further divided by</td><td /></tr>
<tr><td /><td /><td /><td>the value loaded into this register, so that only</td><td /></tr>
<tr><td /><td /><td /><td>one in n frames (where n = IN_MIRROR_DIV +</td><td /></tr>
<tr><td /><td /><td /><td>1) will be mirrored.</td><td /></tr>
</table>
</div>

<div>
<p>IGMIRMAC</p><p>Register Address: SPI Page 0x02, SPI Offset 0x16</p><p>Register Description: Ingress Mirror Mac Address Register</p><p>Table 72: IGMIRMAC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>IN_MIR_MAC</td><td>R/W</td><td>Ingress Mirror MAC Address</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>MAC address that will be compared against</td><td /></tr>
<tr><td /><td /><td /><td>ingress frames in accordance with the</td><td /></tr>
<tr><td /><td /><td /><td>IN_MIRROR_FILTER rules.</td><td /></tr>
</table>
</div>

<div>
<p>EGMIRCTL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x1c</p><p>Register Description: Egress Mirror Control Register</p><p>Table 73: EGMIRCTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>OUT_MIR_FLTR</td><td>R/W</td><td>Egress Mirror Filter.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Defines the conditions under which frames</td><td /></tr>
<tr><td /><td /><td /><td>transmitted on a port that has been selected in</td><td /></tr>
<tr><td /><td /><td /><td>the OUT_MRROR_MASK[10:0], will be</td><td /></tr>
<tr><td /><td /><td /><td>compared in order to determine if they should be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the MIRROR_CAPTURE_PORT.</td><td /></tr>
<tr><td /><td /><td /><td>00: Mirror all egress frames.</td><td /></tr>
<tr><td /><td /><td /><td>01: Mirror all transmitted frames with DA =</td><td /></tr>
<tr><td /><td /><td /><td>OUT_MIROR_MAC.</td><td /></tr>
<tr><td /><td /><td /><td>10: Mirror all transmitted frames with SA =</td><td /></tr>
<tr><td /><td /><td /><td>OUT_MIRROR_MAC.</td><td /></tr>
<tr><td /><td /><td /><td>11: Reserved</td><td /></tr>
<tr><td>13</td><td>OUT_DIV_EN</td><td>R/W</td><td>Egress Divider Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Mirror every nth transmitted frame (n =</td><td /></tr>
<tr><td /><td /><td /><td>OUT_MIRROR_DIV + 1) that has passed</td><td /></tr>
<tr><td /><td /><td /><td>through the OUT_MIRROR_FILTER.</td><td /></tr>
<tr><td>12:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>OUT_MIR_MSK</td><td>R/W</td><td>Egress Mirror Port Mask.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit mask which selectively allows any port with its corresponding bit set, to be mirrored to the port identified by the MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port0-5</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7 = Port7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 = IMP Port.</td><td /></tr>
</table>
</div>

<div>
<p>EGMIRDIV</p><p>Register Address: SPI Page 0x02, SPI Offset 0x1e</p><p>Register Description: Egress Mirror Divider Register</p><p>Table 74: EGMIRDIV</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>9:0</td><td>OUT_MIR_DIV</td><td>R/W</td><td>Egress Mirror Divider.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Transmit frames that have passed the OUT_MIRROR_FILTER rule can further be pruned to reduce the overall number of frames returned to the MIRROR_CAPTURE_PORT. When the OUT_DIV_EN bit in the Egress Mirror Control register is set, frames that pass the OUT_MIRROR_FILTER rule are further divided by the value loaded into this register, so that only cp reg_profile.dat reg_profile.dat.julia6one in n frames (where n = OUT_MIRROR_DIV + 1) will be mirrored.</td><td /></tr>
</table>
</div>

<div>
<p>EGMIRMAC</p><p>Register Address: SPI Page 0x02, SPI Offset 0x20</p><p>Register Description: Egress Mirror MAC Address Register</p><p>Table 75: EGMIRMAC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>OUT_MIR_MAC</td><td>R/W</td><td>Egress Mirror MAC Address.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>MAC address that will be compared against</td><td /></tr>
<tr><td /><td /><td /><td>egress frames in accordance with the</td><td /></tr>
<tr><td /><td /><td /><td>OUT_MIRROR_FILTER rules.</td><td /></tr>
</table>
</div>

<div>
<p>DEVICE_ID</p><p>Register Address: SPI Page 0x02, SPI Offset 0x30</p><p>Register Description: Device ID</p><p>Table 76: Device ID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>Device ID</td><td>RO</td><td>Device ID</td><td>A0: 0x5035</td></tr>
<tr><td /><td /><td /><td /><td>B0/B1: 0x5075</td></tr>
</table>
</div>

<div>
<p>CHIP_REVID</p><p>Register Address: SPI Page 0x02, SPI Offset 0x40</p><p>Register Description: Chip Version ID Register</p><p>Table 77: CHIP_REVID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>REVID</td><td>R/W</td><td>Chip Version ID.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 3:0 - Revision ID</td><td /></tr>
<tr><td /><td /><td /><td>0000 - A0</td><td /></tr>
<tr><td /><td /><td /><td>0001 - B0</td><td /></tr>
<tr><td /><td /><td /><td>0010 - B1</td><td /></tr>
<tr><td /><td /><td /><td>00xx - Any further revisions</td><td /></tr>
</table>
</div>

<div>
<p>HL_PRTC_CTRL</p><p>Register Address: SPI Page 0x02, SPI Offset 0x50</p><p>Register Description: High Level Protocol Control Register</p><p>Table 78: HL_PRTC_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:19</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>18</td><td>MLD_QRY_FWD_MODE</td><td>R/W</td><td>MLD Query Message Forwarding Mode</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: MLD Query Message frames will be trapped to CPU port only. </td><td /></tr>
<tr><td /><td /><td /><td> 0: MLD Query Message frames will be forwarded by L2 result and also copied to CPU. </td><td /></tr>
<tr><td>17</td><td>MLD_QRY_EN</td><td>R/W</td><td>MLD Query Message Snooping/Redirect Enable 0</td></tr>
<tr><td /><td /><td /><td>1: Enable MLD Query Message Snooping/</td><td /></tr>
<tr><td /><td /><td /><td>Redirect.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td>16</td><td>MLD_RPTDONE_FWD_MODE</td><td>R/W</td><td>MLD Report/Done Message Forwarding Mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: MLD Report/Done Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>trapped to CPU port only.</td><td /></tr>
<tr><td /><td /><td /><td>0: MLD Report/Done Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded by L2 result and also copied to CPU.</td><td /></tr>
<tr><td>15</td><td>MLD_RPTDONE_EN</td><td>R/W</td><td>MLD Report/Done Message Snooping/Redirect 0</td></tr>
<tr><td /><td /><td /><td>Enable</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable MLD Report/Done Message</td><td /></tr>
<tr><td /><td /><td /><td>Snooping/Redirect.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td>14</td><td>IGMP_UKN_FWD_MODE</td><td>R/W</td><td>IGMP Unknown Message Forwarding Mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: IGMP Unknown Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>trapped to CPU port only.</td><td /></tr>
<tr><td /><td /><td /><td>0: IGMP Unknown Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded by L2 result and also copied to CPU.</td><td /></tr>
<tr><td>13</td><td>IGMP_UKN_EN</td><td>R/W</td><td>IGMP Unknown Message Snooping/Redirect</td><td>0</td></tr>
<tr><td /><td /><td /><td>Enable</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable IGMP Unknown Message Snooping/</td><td /></tr>
<tr><td /><td /><td /><td>Redirect.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td>12</td><td>IGMP_QRY_FWD_MODE</td><td>R/W</td><td>IGMP Query Message Forwarding Mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: IGMP Query Message frames will be trapped</td><td /></tr>
<tr><td /><td /><td /><td>to CPU port only.</td><td /></tr>
<tr><td /><td /><td /><td>0: IGMP Query Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded by L2 result and also copied to CPU.</td><td /></tr>
<tr><td>11</td><td>IGMP_QRY_EN</td><td>R/W</td><td>IGMP Query Message Snooping/Redirect</td><td>0</td></tr>
<tr><td /><td /><td /><td>Enable</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable IGMP Query Message Snooping/</td><td /></tr>
<tr><td /><td /><td /><td>Redirect.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td>10</td><td>IGMP_RPTLVE_FWD_MODE</td><td>R/W</td><td>IGMP Report/Leave Message Forwarding Mode 0</td></tr>
<tr><td /><td /><td /><td>1: IGMP Report/Leave Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>trapped to CPU port only.</td><td /></tr>
<tr><td /><td /><td /><td>0: IGMP Report/Leave Message frames will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded by L2 result and also copied to CPU.</td><td /></tr>
<tr><td>9</td><td>IGMP_RPTLVE_EN</td><td>R/W</td><td>IGMP Report/Leave Message Snooping/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Redirect Enable</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable IGMP Report/Leave Message</td><td /></tr>
<tr><td /><td /><td /><td>Snooping/Redirect.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td>8</td><td>IGMP_DIP_EN</td><td>R/W</td><td>IGMP L3 DIP Checking Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td>In addition to the IP datagram with a protocol</td><td /></tr>
<tr><td /><td /><td /><td>value of 2, IGMP will be classified by matching its</td><td /></tr>
<tr><td /><td /><td /><td>DIP with the Class D IP address (224.0.0.0 ~</td><td /></tr>
<tr><td /><td /><td /><td>239.255.255.255).</td><td /></tr>
<tr><td>7:6</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>ICMPv6_FWD_MODE</td><td>R/W</td><td>ICMPv6(exclude MLD) Forwarding Mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: ICMPv6 frames will be trapped to CPU port</td><td /></tr>
<tr><td /><td /><td /><td>only.</td><td /></tr>
<tr><td /><td /><td /><td>0: ICMPv6 frames will be forwarded by L2 result</td><td /></tr>
<tr><td /><td /><td /><td>and also copied to CPU.</td><td /></tr>
<tr><td>4</td><td>ICMPV6_EN</td><td>R/W</td><td>ICMPv6(exclude MLD) Snooping/ Redirect</td><td>0</td></tr>
<tr><td /><td /><td /><td>Enable</td><td /></tr>
<tr><td /><td /><td /><td>ICMPv6, with a next header value of 58, will be</td><td /></tr>
<tr><td /><td /><td /><td>classified by IPv6 datagram.</td><td /></tr>
<tr><td>3</td><td>ICMPV4_EN</td><td>R/W</td><td>ICMPv4 Snooping Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: ICMPv4 frames will be forwarded by L2 result and also copied to CPU. </td><td /></tr>
<tr><td /><td /><td /><td> 0: ICMPv4 frames will be forwarded by L2 result. </td><td /></tr>
<tr><td>2</td><td>DHCP_EN</td><td>R/W</td><td>DHCP Snooping Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: DHCP frames will be forwarded by L2 result and also copied to CPU. </td><td /></tr>
<tr><td /><td /><td /><td> 0: DHCP frames will be forwarded by L2 result. </td><td /></tr>
<tr><td>1</td><td>RARP_EN</td><td>R/W</td><td>RARP Snooping Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: RARP frames will be forwarded by L2 result and also copied to CPU. </td><td /></tr>
<tr><td /><td /><td /><td> 0: RARP frames will be forwarded by L2 result. </td><td /></tr>
<tr><td>0</td><td>ARP_EN</td><td>R/W</td><td>ARP Snooping Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: ARP frames will be forwarded by L2 result and also copied to CPU. </td><td /></tr>
<tr><td /><td /><td /><td> 0: ARP frames will be forwarded by L2 result. </td><td /></tr>
</table>
</div>

<div>
<p>RST_MIB_CNT_EN</p><p>Register Address: SPI Page 0x02, SPI Offset 0x54</p><p>Register Description: Reset MIB Counter Enable Register</p><p>Table 79: RST_MIB_CNT_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RST_MIB_CNT_EN</td><td>R/W</td><td>Use the enable port map to determine whether or 0x1FF</td></tr>
<tr><td /><td /><td /><td>not reset the port based MIB counters at page</td><td /></tr>
<tr><td /><td /><td /><td>0x20-0x28. When the bit of port is set and</td><td /></tr>
<tr><td /><td /><td /><td>RST_MIB_CNT (page 0x2, offset 0x0, bit 0) is</td><td /></tr>
<tr><td /><td /><td /><td>triggered, the port based MIB counters would be reset to 0.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0-5: Port 0-5</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP port)</td><td /></tr>
</table>
</div>

<div>
<p>INT_STS</p><p>Register Address: SPI Page 0x03, SPI Offset 0x00</p><p>Register Description: External Host Raw Interrupt Status Register</p><p>Table 81: INT_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>INT_STS</td><td>R/W</td><td>Interrupt Status Register.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This register contains the raw interrupt status</td><td /></tr>
<tr><td /><td /><td /><td>bits. Only those active interrupt status bits which</td><td /></tr>
<tr><td /><td /><td /><td>are enabled in page 03h, addr 04h will generate</td><td /></tr>
<tr><td /><td /><td /><td>the interrupt to the host. The status bits with</td><td /></tr>
<tr><td /><td /><td /><td>interrupt disabled won't generate the interrupt.</td><td /></tr>
<tr><td /><td /><td /><td>CPU write a "1" to the interrupt status register to</td><td /></tr>
<tr><td /><td /><td /><td>clear the corresponding interrupt status bit.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 31:25 - Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 24:16 - linkStatusChangeInterrupt[8:0].</td><td /></tr>
<tr><td /><td /><td /><td>9 bit field indicating that the its link status has</td><td /></tr>
<tr><td /><td /><td /><td>changed.</td><td /></tr>
<tr><td /><td /><td /><td>(enable by page: 0x03, Offset: 0x24-0x25</td><td /></tr>
<tr><td /><td /><td /><td>linkStatusChangeInterrupt Enable register or by</td><td /></tr>
<tr><td /><td /><td /><td>page: 0x03, Offset: 0x28-0x29 Energy detection</td><td /></tr>
<tr><td /><td /><td /><td>Interrupt Enable register)</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 20:16 = port 4 - port 0</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 24:21 = Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 15 - LPI Status Change Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bits 14:9 - Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 - arbiter GNT interrupt</td><td /></tr>
<tr><td /><td /><td /><td>1 bit field indicating resource arbiter grant</td><td /></tr>
<tr><td /><td /><td /><td>interrupt when catch the rising edge of the</td><td /></tr>
<tr><td /><td /><td /><td>external CPU GNT signal.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7 - Internal Memory 2-bit Error Detection</td><td /></tr>
<tr><td /><td /><td /><td>Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6 - Port 7 Sleep Timer Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3 - Internal CPU to External Host Mailbox</td><td /></tr>
<tr><td /><td /><td /><td>Doorbell Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2 - Internal CPU to External Host Semaphore</td><td /></tr>
<tr><td /><td /><td /><td>Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>1 bit field indicating internal CPU trigger an</td><td /></tr>
<tr><td /><td /><td /><td>interrupt to external CPU.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1:0 - impSleepTimerRunningInterrupt[1:0]</td><td /></tr>
<tr><td /><td /><td /><td>2 bit field indicating which of the timers has been</td><td /></tr>
<tr><td /><td /><td /><td>triggered.</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 1 = IMP1 Port (WAN / Port 5)</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 0 = IMP0 Port (Port 8)</td><td /></tr>
</table>
</div>

<div>
<p>INT_EN</p><p>Register Address: SPI Page 0x03, SPI Offset 0x08</p><p>Register Description: External Host Interrupt Enable Register</p><p>Table 82: INT_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>INT_EN</td><td>R/W</td><td>Interrupt Enable Register.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>To control individual interrupt enable bits for each</td><td /></tr>
<tr><td /><td /><td /><td>interrupt type</td><td /></tr>
<tr><td /><td /><td /><td>1 = enable</td><td /></tr>
<tr><td /><td /><td /><td>0 = disable</td><td /></tr>
<tr><td /><td /><td /><td>Bit 31:25 - Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 24:16 - linkStatusChangeEnable[8:0].</td><td /></tr>
<tr><td /><td /><td /><td>9 bit field indicating that the link status change</td><td /></tr>
<tr><td /><td /><td /><td>interrupt is enable or not.</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 20:16 = port 4 - port 0</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 24:21 = Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 15 - LPI Status Change Interrupt Enable</td><td /></tr>
<tr><td /><td /><td /><td>Bits 14:9 - Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 - arbiter GNT interrupt</td><td /></tr>
<tr><td /><td /><td /><td>1 bit field indicating arbiter grant interrupt is</td><td /></tr>
<tr><td /><td /><td /><td>enable or not.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 7 - Internal Memory 2-bit Error Detection</td><td /></tr>
<tr><td /><td /><td /><td>Interrupt Enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6 - Port 7 Sleep Timer Interrupt Enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3 - Internal CPU to External Host Mailbox</td><td /></tr>
<tr><td /><td /><td /><td>Doorbell Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2 - Internal CPU to External Host Semaphore</td><td /></tr>
<tr><td /><td /><td /><td>Interrupt</td><td /></tr>
<tr><td /><td /><td /><td>1 bit field indicating internal CPU trigger an</td><td /></tr>
<tr><td /><td /><td /><td>interrupt to external CPU is enable or not.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1:0 - impSleepTimerRunningEnable[1:0]</td><td /></tr>
<tr><td /><td /><td /><td>2 bit field indicating that IMP sleep interrupt is</td><td /></tr>
<tr><td /><td /><td /><td>enable or not.</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 1 = IMP1 Port (WAN / Port 5)</td><td /></tr>
<tr><td /><td /><td /><td>-Bit 0 = IMP0 Port (Port 8)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_SLEEP_TIMER</p><p>Register Address: SPI Page 0x03, SPI Offset 0x10</p><p>Register Description: IMP Port (port 8) Sleep Timer Register</p><p>Table 83: IMP_SLEEP_TIMER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>IMP_SLEEP_TIMER</td><td>R/W</td><td>IMP Sleep Timer.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The configuration value of IMP port (port 8) sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the IMP port to sleep. The wake-up time is the set value decrease 1.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1 us</td><td /></tr>
</table>
</div>

<div>
<p>WAN_SLEEP_TIMER</p><p>Register Address: SPI Page 0x03, SPI Offset 0x14</p><p>Register Description: WAN Port Sleep Timer Register</p><p>Table 84: WAN_SLEEP_TIMER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>WAN_SLEEP_TIMER</td><td>R/W</td><td>WAN Sleep Timer.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The configuration value of port 5 sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the corresponding WAN port to sleep. The wake-up time is the set value decrease 1.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1 us</td><td /></tr>
</table>
</div>

<div>
<p>PORT_SLEEP_STS</p><p>Register Address: SPI Page 0x03, SPI Offset 0x18</p><p>Register Description: Port Sleep Status Register</p><p>Table 85: PORT_SLEEP_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>PORT7_SLEEP_STS</td><td>R/W</td><td>Port 7 Sleep Status.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = port 7 is not in IMP_Sleep mode whenever</td><td /></tr>
<tr><td /><td /><td /><td>either reset or the counter of port 7 Sleep Timer</td><td /></tr>
<tr><td /><td /><td /><td>is equal to zero.(Note: the port is in IMP_SLEEP</td><td /></tr>
<tr><td /><td /><td /><td>INIT state)</td><td /></tr>
<tr><td /><td /><td /><td>1 = port7 is in IMP_Sleep mode when the</td><td /></tr>
<tr><td /><td /><td /><td>counter of port 7 Sleep Timer is not equal to</td><td /></tr>
<tr><td /><td /><td /><td>zero.(Note: the port is not in IMP_SLEEP INIT</td><td /></tr>
<tr><td /><td /><td /><td>state)</td><td /></tr>
<tr><td>1</td><td>WAN_PORT_SLEEP_STS</td><td>R/W</td><td>WAN Port(port5) Sleep Status.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = WAN port is not in IMP_Sleep mode</td><td /></tr>
<tr><td /><td /><td /><td>whenever either reset or the counter of WAN</td><td /></tr>
<tr><td /><td /><td /><td>SLEEP Timer is equal to zero.(Note: the port is</td><td /></tr>
<tr><td /><td /><td /><td>in IMP_SLEEP INIT state)</td><td /></tr>
<tr><td /><td /><td /><td>1 = WAN port is in IMP_Sleep mode when the</td><td /></tr>
<tr><td /><td /><td /><td>counter of WAN Sleep Timer is not equal to</td><td /></tr>
<tr><td /><td /><td /><td>zero.(Note: the port is not in IMP_SLEEP INIT</td><td /></tr>
<tr><td /><td /><td /><td>state)</td><td /></tr>
<tr><td>0</td><td>IMP_PORT_SLEEP_STS</td><td>R/W</td><td>IMP Port(port8) Sleep Status.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = IMP port is not in IMP_Sleep mode whenever</td><td /></tr>
<tr><td /><td /><td /><td>either reset or the counter of IMP SLEEP Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state)</td><td /></tr>
<tr><td /><td /><td /><td>1 = IMP port is in IMP_Sleep mode when the counter of IMP Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state)</td><td /></tr>
</table>
</div>

<div>
<p>INT_TRIGGER</p><p>Register Address: SPI Page 0x03, SPI Offset 0x20</p><p>Register Description: Interrupt Trigger Register</p><p>Table 86: INT_TRIGGER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>INT_CPU_DOORBELL</td><td>R/W</td><td>INT CPU to EXT CPU Mailbox doorbell interrupt 0</td></tr>
<tr><td /><td /><td /><td>When the bit is set to 1, internal CPU trigger an</td><td /></tr>
<tr><td /><td /><td /><td>interrupt to</td><td /></tr>
<tr><td /><td /><td /><td>external CPU for Mailbox doorbell. Hardware</td><td /></tr>
<tr><td /><td /><td /><td>self-clear.</td><td /></tr>
<tr><td>1</td><td>EXT_CPU_DOORBELL</td><td>R/W</td><td>EXT CPU to INT CPU Mailbox doorbell interrupt 0</td></tr>
<tr><td /><td /><td /><td>When the bit is set to 1, external CPU trigger an</td><td /></tr>
<tr><td /><td /><td /><td>interrupt to</td><td /></tr>
<tr><td /><td /><td /><td>internal CPU for Mailbox doorbell. Hardware self-clear.</td><td /></tr>
<tr><td>0</td><td>EXT_CPU_INT</td><td>R/W</td><td>external-to-internal CPU Semaphore interrupt.</td><td>0</td></tr>
<tr><td /><td /><td /><td>When the bit is set to 1, external CPU trigger an</td><td /></tr>
<tr><td /><td /><td /><td>interrupt to</td><td /></tr>
<tr><td /><td /><td /><td>internal CPU. Hardware self-clear.</td><td /></tr>
</table>
</div>

<div>
<p>LINK_STS_INT_EN</p><p>Register Address: SPI Page 0x03, SPI Offset 0x24</p><p>Register Description: Link Status Interrupt Enable Register</p><p>Table 87: LINK_STS_INT_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LINK_STS_INT_EN</td><td>R/W</td><td>It is used to gate link status interrupt</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>set "1" to enable interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0 map to port 0 link status</td><td /></tr>
<tr><td /><td /><td /><td>.....</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8 map to port 8 link status</td><td /></tr>
</table>
</div>

<div>
<p>ENG_DET_INT_EN</p><p>Register Address: SPI Page 0x03, SPI Offset 0x28</p><p>Register Description: Energy Detection Interrupt Enable Register</p><p>Table 88: ENG_DET_INT_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:5</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4:0</td><td>ENG_DET_INT_EN</td><td>R/W</td><td>It is used to gate energy detect status interrupt</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>set "1" to enable interrupt</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0 map to port 0 Energy detection</td><td /></tr>
<tr><td /><td /><td /><td>.....</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4 map to port 4 Energy detection</td><td /></tr>
</table>
</div>

<div>
<p>LPI_STS_CHG_INT_EN</p><p>Register Address: SPI Page 0x03, SPI Offset 0x2a</p><p>Register Description: LPI Status Change Interrupt Enable Register</p><p>Table 89: LPI_STS_CHG_INT_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LPI_STS_CHG_INT_EN</td><td>R/W</td><td>It is used to gate LPI Status Change Interrupt.</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>LPI Status Change Interrupt is only used to</td><td /></tr>
<tr><td /><td /><td /><td>inform internal CPU that at least one of the ports has LPI status change.</td><td /></tr>
<tr><td /><td /><td /><td> 1: Enable Interrupt. </td><td /></tr>
<tr><td /><td /><td /><td> 0: Disable Interrupt. Bit [0:5]: Port 0 - Port 5 Bit 6: Reserved </td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8 (IMP port)</td><td /></tr>
</table>
</div>

<div>
<p>CPU_RESOURCE_ARBITER</p><p>Register Address: SPI Page 0x03, SPI Offset 0x40</p><p>Register Description: CPU Resource Arbiter Register</p><p>Table 90: CPU_RESOURCE_ARBITER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1</td><td>EXT_CPU_REQ</td><td>R/W</td><td>REQ signal for external CPU.</td><td>0</td></tr>
<tr><td /><td /><td /><td>When CPU need to access critical section, it</td><td /></tr>
<tr><td /><td /><td /><td>asserts REQ signal for arbitration. When granted</td><td /></tr>
<tr><td /><td /><td /><td>by arbiter, the GNT signal will be asserted to</td><td /></tr>
<tr><td /><td /><td /><td>inform the requester. The requester keeps</td><td /></tr>
<tr><td /><td /><td /><td>asserting the REQ signal to lock the arbiter.</td><td /></tr>
<tr><td /><td /><td /><td>When done, the requester deasserts REQ to</td><td /></tr>
<tr><td /><td /><td /><td>give chance to the other requester.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Assert</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Deassert</td><td /></tr>
<tr><td>0</td><td>EXT_CPU_GNT</td><td>R/W</td><td>GNT signal for external CPU.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1</td><td>= Granted by arbiter.</td><td /></tr>
</table>
</div>

<div>
<p>CPU_DATA_SHARE</p><p>Register Address: SPI Page 0x03, SPI Offset 0x50</p><p>Register Description: CPU Data Share Register</p><p>Table 91: CPU_DATA_SHARE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>CPU_DATA_SHARE</td><td>R/W</td><td>Data to be shared by internal CPU and external 0x0</td></tr>
<tr><td /><td /><td /><td>CPU.</td><td /></tr>
</table>
</div>

<div>
<p>CPU_DATA_SHARE_1</p><p>Register Address: SPI Page 0x03, SPI Offset 0x58</p><p>Register Description: CPU Data Share 1 Register</p><p>Table 92: CPU_DATA_SHARE_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>CPU_DATA_SHARE</td><td>R/W</td><td>Data to be shared by internal CPU and external 0x0</td></tr>
<tr><td /><td /><td /><td>CPU.</td><td /></tr>
</table>
</div>

<div>
<p>PPPOE_SESSION_PARSE_EN</p><p>Register Address: SPI Page 0x03, SPI Offset 0x80</p><p>Register Description: PPPoE Session Packet Parsing Enable Register</p><p>Table 93: PPPOE_SESSION_PARSE_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24:16 PPPOE_SESSION_PARSE_E</td><td>R/W</td><td>This configuration bit can be set by software to</td><td>0x0</td></tr>
<tr><td /><td>N</td><td /><td>enable parsing of PPPOE Session stage packets</td><td /></tr>
<tr><td /><td /><td /><td>from each ingress port.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable parsing of PPPOE Session Stage</td><td /></tr>
<tr><td /><td /><td /><td>version 1 and type 1 packets</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable parsing of PPPOE Session Stage</td><td /></tr>
<tr><td /><td /><td /><td>version 1 and type 1 packets (legacy)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: Port 8 (IMP Port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[23]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[22]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[21:16]: Port 5 - Port 0</td><td /></tr>
<tr><td>15:0</td><td>PPPOE_SESSION_ETYPE</td><td>R/W</td><td>This EtherType value is used by the parser to</td><td>0x8864</td></tr>
<tr><td /><td /><td /><td>identify a PPPOE Session stage packet with 0, 1,</td><td /></tr>
<tr><td /><td /><td /><td>or 2 VLAN headers and IPV4/IPV6 PPP payload.</td><td /></tr>
<tr><td /><td /><td /><td>The field is used only when hardware parsing of</td><td /></tr>
<tr><td /><td /><td /><td>PPPOE Session packets is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>GARLCFG</p><p>Register Address: SPI Page 0x04, SPI Offset 0x00</p><p>Register Description: Global ARL Configuration Register</p><p>Table 95: GARLCFG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:3</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>AGE_ACC</td><td>R/W</td><td>Age Accelerate, test only.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Accelerate 109 times for age process.</td><td /></tr>
<tr><td /><td /><td /><td>0: Keep original age process.</td><td /></tr>
<tr><td>1</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
<tr><td>0</td><td>HASH_DISABLE</td><td>R/W</td><td>Disable The hash function for the ARL such that 0</td></tr>
<tr><td /><td /><td /><td>entries are direct mapped to the table. The hash</td><td /></tr>
<tr><td /><td /><td /><td>function is enabled as the default for the chip</td><td /></tr>
<tr><td /><td /><td /><td>ARL, but can be disabled by setting this bit.</td><td /></tr>
</table>
</div>

<div>
<p>BPDU_MCADDR</p><p>Register Address: SPI Page 0x04, SPI Offset 0x04</p><p>Register Description: BPDU Multicast Address Register</p><p>Table 96: BPDU_MCADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>BPDU_MC_ADDR</td><td>R/W</td><td>BPDU Multicast Address 1.</td><td>unknown</td></tr>
<tr><td /><td /><td /><td>Reset Value: 0x180c2000000</td><td /></tr>
<tr><td /><td /><td /><td>(not release to customer).</td><td /></tr>
<tr><td /><td /><td /><td>Defaults to the 802.1 defined reserved multicast</td><td /></tr>
<tr><td /><td /><td /><td>address for the Bridge Group #Address.</td><td /></tr>
<tr><td /><td /><td /><td>Programming to an alternate value allows</td><td /></tr>
<tr><td /><td /><td /><td>support of proprietary #protocols in place of the</td><td /></tr>
<tr><td /><td /><td /><td>normal Spanning Tree Protocol. Frames with a</td><td /></tr>
<tr><td /><td /><td /><td>matching #DA to this address will be forwarded</td><td /></tr>
<tr><td /><td /><td /><td>only to the designated management port #(IMP).</td><td /></tr>
</table>
</div>

<div>
<p>MULTI_PORT_CTL</p><p>Register Address: SPI Page 0x04, SPI Offset 0x0e</p><p>Register Description: Multiport Control Register</p><p>Table 97: MULTI_PORT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MPORT0_TS_EN</td><td>R/W</td><td>Mport 0 Time Sync Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td> 1: Packet will be time stamped if forwarded to CPU. MPORT_VECTOR0 should be programed to CPU only if the bit is set </td><td /></tr>
<tr><td /><td /><td /><td> 0: Packet will not be time-stamped</td><td /></tr>
<tr><td>14</td><td>MPORT_DA_HIT_EN</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>13:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:10</td><td>MPORT_CTRL5</td><td>R/W</td><td>Multiport 5 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 5 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD5 only, Forward based on MPORT_Vector 5 if matched 2'b01: Compare MPORT_ETYPE5 only, Forward based on MPORT_Vector 5 if matched 2'b11: Compare MPORT_ETYPE5 and MPORT_ADD5, Forward based on MPORT_Vector 5 if matched</td><td /></tr>
<tr><td>9:8</td><td>MPORT_CTRL4</td><td>R/W</td><td>Multiport 4 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 4 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD4 only, Forward</td><td /></tr>
<tr><td /><td /><td /><td>based on MPORT_Vector 4 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: Compare MPORT_ETYPE4 only,</td><td /></tr>
<tr><td /><td /><td /><td>Forward based on MPORT_Vector 4 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Compare MPORT_ETYPE4 and</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_ADD4, Forward based on</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_Vector 4 if matched</td><td /></tr>
<tr><td>7:6</td><td>MPORT_CTRL3</td><td>R/W</td><td>Multiport 3 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 3 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD3 only, Forward</td><td /></tr>
<tr><td /><td /><td /><td>based on MPORT_Vector 3 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: Compare MPORT_ETYPE3 only,</td><td /></tr>
<tr><td /><td /><td /><td>Forward based on MPORT_Vector 3 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Compare MPORT_ETYPE3 and</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_ADD3, Forward based on</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_Vector 3 if matched</td><td /></tr>
<tr><td>5:4</td><td>MPORT_CTRL2</td><td>R/W</td><td>Multiport 2 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 2 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD2 only, Forward</td><td /></tr>
<tr><td /><td /><td /><td>based on MPORT_Vector 2 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: Compare MPORT_ETYPE2 only,</td><td /></tr>
<tr><td /><td /><td /><td>Forward based on MPORT_Vector 2 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Compare MPORT_ETYPE2 and</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_ADD2, Forward based on</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_Vector 2 if matched</td><td /></tr>
<tr><td>3:2</td><td>MPORT_CTRL1</td><td>R/W</td><td>Multiport 1 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 1 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD1 only, Forward</td><td /></tr>
<tr><td /><td /><td /><td>based on MPORT_Vector 1 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: Compare MPORT_ETYPE1 only,</td><td /></tr>
<tr><td /><td /><td /><td>Forward based on MPORT_Vector 1 if matched</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Compare MPORT_ETYPE1 and</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_ADD1, Forward based on</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_Vector 1 if matched</td><td /></tr>
<tr><td>1:0</td><td>MPORT_CTRL0</td><td>R/W</td><td>Multiport 0 Control.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: Disable Multiport 0 Forward</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Compare MPORT_ADD0 only, Forward based on MPORT_Vector 0 if matched 2'b01: Compare MPORT_ETYPE0 only, Forward based on MPORT_Vector 0 if matched 2'b11: Compare MPORT_ETYPE0 and MPORT_ADD0, Forward based on MPORT_Vector 0 if matched</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR0</p><p>Register Address: SPI Page 0x04, SPI Offset 0x10</p><p>Register Description: Multiport Address 0 Register (Default for TS)</p><p>Table 98: MULTIPORT_ADDR0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 0 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL0 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 0 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC0</p><p>Register Address: SPI Page 0x04, SPI Offset 0x18</p><p>Register Description: Multiport Vector 0 Register</p><p>Table 99: MPORTVEC0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 0 register will be forwarded to each port with a bit set in the Multiport Vector 0 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8 (IMP).</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR1</p><p>Register Address: SPI Page 0x04, SPI Offset 0x20</p><p>Register Description: Multiport Address 1 Register</p><p>Table 100: MULTIPORT_ADDR1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 1</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 1 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL1 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 1 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC1</p><p>Register Address: SPI Page 0x04, SPI Offset 0x28</p><p>Register Description: Multiport Vector 1 Register</p><p>Table 101: MPORTVEC1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 1</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 1 register will be forwarded to each port with a bit set in the Multiport Vector 1 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP)</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR2</p><p>Register Address: SPI Page 0x04, SPI Offset 0x30</p><p>Register Description: Multiport Address 2 Register</p><p>Table 102: MULTIPORT_ADDR2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 2</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 2 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL2 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 2.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 2 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC2</p><p>Register Address: SPI Page 0x04, SPI Offset 0x38</p><p>Register Description: Multiport Vector 2 Register</p><p>Table 103: MPORTVEC2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 2.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 2 register will be forwarded to each port with a bit set in the Multiport Vector 2 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP).</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR3</p><p>Register Address: SPI Page 0x04, SPI Offset 0x40</p><p>Register Description: Multiport Address 3 Register</p><p>Table 104: MULTIPORT_ADDR3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 3</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 3 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL3 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 3.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 3 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC3</p><p>Register Address: SPI Page 0x04, SPI Offset 0x48</p><p>Register Description: Multiport Vector 3 Register</p><p>Table 105: MPORTVEC3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 3.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 3 register will be forwarded to each port with a bit set in the Multiport Vector 3 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP).</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR4</p><p>Register Address: SPI Page 0x04, SPI Offset 0x50</p><p>Register Description: Multiport Address 4 Register</p><p>Table 106: MULTIPORT_ADDR4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 4</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 4 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL4 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 4.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 4 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC4</p><p>Register Address: SPI Page 0x04, SPI Offset 0x58</p><p>Register Description: Multiport Vector 4 Register</p><p>Table 107: MPORTVEC4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 4.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 4 register will be forwarded to each port with a bit set in the Multiport Vector 4 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP).</td><td /></tr>
</table>
</div>

<div>
<p>MULTIPORT_ADDR5</p><p>Register Address: SPI Page 0x04, SPI Offset 0x60</p><p>Register Description: Multiport Address 5 Register</p><p>Table 108: MULTIPORT_ADDR5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:48</td><td>MPORT_E_TYPE</td><td>R/W</td><td>Multiport Ethernet Type 5</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching</td><td /></tr>
<tr><td /><td /><td /><td>MPORT_E_TYPE to this Length Type field to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to any programmable group of ports</td><td /></tr>
<tr><td /><td /><td /><td>on the chip, as defined in the bit map in the</td><td /></tr>
<tr><td /><td /><td /><td>Multiport Vector 5 register.</td><td /></tr>
<tr><td /><td /><td /><td>Must be enabled using the MPORT_CTRL5 bit in</td><td /></tr>
<tr><td /><td /><td /><td>the MultiPort Control register.</td><td /></tr>
<tr><td>47:0</td><td>MPORT_ADDR</td><td>R/W</td><td>Multiport Address 5.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Allows a frames with a matching DA to this</td><td /></tr>
<tr><td /><td /><td /><td>address to be forwarded to any programmable</td><td /></tr>
<tr><td /><td /><td /><td>group of ports on the chip, as defined in the bit map in the Multiport Vector 5 register.</td><td /></tr>
</table>
</div>

<div>
<p>MPORTVEC5</p><p>Register Address: SPI Page 0x04, SPI Offset 0x68</p><p>Register Description: Multiport Vector 5 Register</p><p>Table 109: MPORTVEC5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_VCTR</td><td>R/W</td><td>Multiport Vector 5.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>A frame with a DA matching the content of the Multiport Address 5 register will be forwarded to each port with a bit set in the Multiport Vector 5 bit map.</td><td /></tr>
<tr><td /><td /><td /><td>Bits 0-5: Port 0-5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8(IMP).</td><td /></tr>
</table>
</div>

<div>
<p>ARL_BIN_FULL_CNTR</p><p>Register Address: SPI Page 0x04, SPI Offset 0x70</p><p>Register Description: ARL Bin Full Counter Register</p><p>Table 110: ARL_BIN_FULL_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>ARL_BIN_FUL_CNTR</td><td>R/W</td><td>ARL Bin Full Counter</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>When there is no room to insert this SA into the</td><td /></tr>
<tr><td /><td /><td /><td>ARL entry in current SA learning stage, this</td><td /></tr>
<tr><td /><td /><td /><td>counter will increase one to indicate. At the same</td><td /></tr>
<tr><td /><td /><td /><td>time, whether this packet is copied to the IMP</td><td /></tr>
<tr><td /><td /><td /><td>port with reason code "SA_Learning" depend on</td><td /></tr>
<tr><td /><td /><td /><td>the ARL_BIN_FULL_FWD_EN is enabled or not.</td><td /></tr>
<tr><td /><td /><td /><td>This counter is shared for all ingress ports.</td><td /></tr>
</table>
</div>

<div>
<p>ARL_BIN_FULL_FWD</p><p>Register Address: SPI Page 0x04, SPI Offset 0x74</p><p>Register Description: ARL Bin Full Forward Enable Register</p><p>Table 111: ARL_BIN_FULL_FWD</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:1</td><td>Reserved</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>ARL_BIN_FULL_FWD_EN</td><td>R/W</td><td>ARL Bin Full Forward Enable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Disable</td><td /></tr>
<tr><td /><td /><td /><td>When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will not be copied to the IMP port.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable</td><td /></tr>
<tr><td /><td /><td /><td>When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will be copied to the IMP port with reason code "SA_Learning".</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_RWCTL</p><p>Register Address: SPI Page 0x05, SPI Offset 0x00</p><p>Register Description: ARL Read/Write Control Register</p><p>Table 113: ARLA_RWCTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>ARL_STRTDN</td><td>R/W</td><td>Start/Done Command.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Write as 1 to initiate a read or write command,</td><td /></tr>
<tr><td /><td /><td /><td>after first loading the MAC_ADDR_INDX register</td><td /></tr>
<tr><td /><td /><td /><td>with the MAC address for which the ARL entry is</td><td /></tr>
<tr><td /><td /><td /><td>to be read or written.</td><td /></tr>
<tr><td /><td /><td /><td>The chip will reset the bit to indicate a write</td><td /></tr>
<tr><td /><td /><td /><td>operation completed, or a read operation has</td><td /></tr>
<tr><td /><td /><td /><td>completed and data from the bin entry is</td><td /></tr>
<tr><td /><td /><td /><td>available in ARL Entry 0/1 Note that both ARL</td><td /></tr>
<tr><td /><td /><td /><td>Entry 0 and 1 are both always read/written by the</td><td /></tr>
<tr><td /><td /><td /><td>chip when accessing the address table locations</td><td /></tr>
<tr><td /><td /><td /><td>in memory.</td><td /></tr>
<tr><td>6</td><td>IVL_SVL_SELECT</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5:1</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>ARL_RW</td><td>R/W</td><td>ARL Read/Write.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1 = Read,</td><td /></tr>
<tr><td /><td /><td /><td>0 = Write.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_MAC</p><p>Register Address: SPI Page 0x05, SPI Offset 0x02</p><p>Register Description: MAC Address Index Register</p><p>Table 114: ARLA_MAC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>MAC_ADDR_INDX</td><td>R/W</td><td>MAC Address Index.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The MAC address for which status is to be read</td><td /></tr>
<tr><td /><td /><td /><td>or written.</td><td /></tr>
<tr><td /><td /><td /><td>By writing the 48 bit SA or DA address, and</td><td /></tr>
<tr><td /><td /><td /><td>initiating a read command, the complete ARL bin</td><td /></tr>
<tr><td /><td /><td /><td>location is returned in the ARL Entry 0/1/2/3</td><td /></tr>
<tr><td /><td /><td /><td>locations. These entries are 64 bits wide.</td><td /></tr>
<tr><td /><td /><td /><td>Initiating a write command will write the contents</td><td /></tr>
<tr><td /><td /><td /><td>of ARL Entry 0/1/2/3 to the specified bin location</td><td /></tr>
<tr><td /><td /><td /><td>(4 entries deep) and will overwrite the current</td><td /></tr>
<tr><td /><td /><td /><td>contents of the bin, regardless of the status of the</td><td /></tr>
<tr><td /><td /><td /><td>Valid bit(s) in each entry.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_VID</p><p>Register Address: SPI Page 0x05, SPI Offset 0x08</p><p>Register Description: VID Index Register</p><p>Table 115: ARLA_VID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>ARLA_VIDTAB_RSRV0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:0</td><td>ARLA_VIDTAB_INDX</td><td>R/W</td><td>VID Index.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The MAC address for which status is to be read or written.</td><td /></tr>
<tr><td /><td /><td /><td>By writing the 48 bit SA or DA address upon MAC Address Index, upon 12 bit VID Index Register if 802.1Q is enabled, and initiating a read command, the complete ARL bin location is returned in the ARL Entry 0 locations and VID Entry0. Both ARL entries are 64 bits wide. Both VID entries are 12 bits wide.Initiating a write command will write the contents of ARL Entry 0/ 1 and VID Entry 0/1 to the specified bin location and will overwrite the current contents of the bin, regardless of the status of the Valid bit(s) in each entry.</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When software need to access the ARL entries in global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53), the VID index should be programmed to 0.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_MACVID_ENTRY0</p><p>Register Address: SPI Page 0x05, SPI Offset 0x10</p><p>Register Description: ARL MAC/VID Entry 0 Register</p><p>Table 116: ARLA_MACVID_ENTRY0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>VID</td><td>R/W</td><td>VID0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VID0 register is used to write VID field of</td><td /></tr>
<tr><td /><td /><td /><td>ARL table, or to read VID field of ARL table entry</td><td /></tr>
<tr><td /><td /><td /><td>ARL FWD Entry 0 Register and MAC/VID Entry</td><td /></tr>
<tr><td /><td /><td /><td>0 Register compose a complete Entry in ARL</td><td /></tr>
<tr><td /><td /><td /><td>Table while 802.1Q enabled</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When the global SVL mode (Page 0x34,</td><td /></tr>
<tr><td /><td /><td /><td>Address 0x00) or per port SVLmode (Page 0x34,</td><td /></tr>
<tr><td /><td /><td /><td>Address 0x52-0x53) is selected and ARL_RW is</td><td /></tr>
<tr><td /><td /><td /><td>"Write" in ARL Read/Write Control Register, the</td><td /></tr>
<tr><td /><td /><td /><td>VID0 should be programmed to 0.</td><td /></tr>
<tr><td>47:0</td><td>ARL_MACADDR</td><td>R/W</td><td>MAC Address 0.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_FWD_ENTRY0</p><p>Register Address: SPI Page 0x05, SPI Offset 0x18</p><p>Register Description: ARL FWD Entry 0 Register</p><p>Table 117: ARLA_FWD_ENTRY0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARL_VALID</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR0 field, and that the entry has</td><td /></tr>
<tr><td /><td /><td /><td>not aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry. Automatic learning will take</td><td /></tr>
<tr><td /><td /><td /><td>place if an address location is not valid and has</td><td /></tr>
<tr><td /><td /><td /><td>not been marked as static.</td><td /></tr>
<tr><td>15</td><td>ARL_STATIC</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARL_AGE</td><td>R/W</td><td>Aging</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed. Reset by the internal aging</td><td /></tr>
<tr><td /><td /><td /><td>algorithm. If the internal aging process detects a</td><td /></tr>
<tr><td /><td /><td /><td>Valid entry has remained unused for period set</td><td /></tr>
<tr><td /><td /><td /><td>by the AGE_TIME, and the entry has not been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static, the entry will have the Valid bit</td><td /></tr>
<tr><td /><td /><td /><td>cleared. The Age bit is ignored if the entry has</td><td /></tr>
<tr><td /><td /><td /><td>been marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARL_PRI</td><td>R/W</td><td>Priority Bit for DA MAC based QoS</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON</td><td>R/W</td><td>ARL MODE</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00: Forward according to FWD_MAP only.</td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop if the entry is matched as a destination. </td><td /></tr>
<tr><td /><td /><td /><td> 10: Drop if the entry is matched as a source. </td><td /></tr>
<tr><td /><td /><td /><td> 11: Copy to CPU, in addition to forwarding according to FWD_MAP. </td><td /></tr>
<tr><td /><td /><td /><td>01,10 and 11 can only be used when the entry is Static.</td><td /></tr>
<tr><td /><td /><td /><td>8:0 PORTID</td><td>R/W</td><td>Port Identification 0x0 If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. </td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_MACVID_ENTRY1</p><p>Register Address: SPI Page 0x05, SPI Offset 0x20</p><p>Register Description: ARL MAC/VID Entry 1 Register</p><p>Table 118: ARLA_MACVID_ENTRY1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>VID</td><td>R/W</td><td>VID1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VID1 register is used to write VID field of</td><td /></tr>
<tr><td /><td /><td /><td>ARL table, or to read VID field of ARL table entry</td><td /></tr>
<tr><td /><td /><td /><td>ARL FWD Entry 1 Register and MAC/VID Entry</td><td /></tr>
<tr><td /><td /><td /><td>1 Register compose a complete Entry in ARL</td><td /></tr>
<tr><td /><td /><td /><td>Table while 802.1Q enabled</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When the global SVL mode (Page 0x34,</td><td /></tr>
<tr><td /><td /><td /><td>Address 0x00) or per port SVL mode (Page</td><td /></tr>
<tr><td /><td /><td /><td>0x34, Address 0x52-0x53) is selected and</td><td /></tr>
<tr><td /><td /><td /><td>ARL_RW is "Write" in ARL Read/Write Control</td><td /></tr>
<tr><td /><td /><td /><td>Register, the VID1 should be programmed to 0.</td><td /></tr>
<tr><td>47:0</td><td>ARL_MACADDR</td><td>R/W</td><td>MAC Address 1.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_FWD_ENTRY1</p><p>Register Address: SPI Page 0x05, SPI Offset 0x28</p><p>Register Description: ARL FWD Entry 1 Register</p><p>Table 119: ARLA_FWD_ENTRY1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARL_VALID</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR1 field, and that the entry has</td><td /></tr>
<tr><td /><td /><td /><td>not aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry. Automatic learning will take</td><td /></tr>
<tr><td /><td /><td /><td>place if an address location is not valid and has</td><td /></tr>
<tr><td /><td /><td /><td>not been marked as static.</td><td /></tr>
<tr><td>15</td><td>ARL_STATIC</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARL_AGE</td><td>R/W</td><td>Aging</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed. Reset by the internal aging</td><td /></tr>
<tr><td /><td /><td /><td>algorithm. If the internal aging process detects a</td><td /></tr>
<tr><td /><td /><td /><td>Valid entry has remained unused for period set</td><td /></tr>
<tr><td /><td /><td /><td>by the AGE_TIME, and the entry has not been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static, the entry will have the Valid bit</td><td /></tr>
<tr><td /><td /><td /><td>cleared. The Age bit is ignored if the entry has</td><td /></tr>
<tr><td /><td /><td /><td>been marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARL_PRI</td><td>R/W</td><td>Priority Bit for DA MAC based QoS</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON</td><td>R/W</td><td>ARL MODE</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00: Forward according to FWD_MAP only.</td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop if the entry is matched as a destination. </td><td /></tr>
<tr><td /><td /><td /><td> 10: Drop if the entry is matched as a source. </td><td /></tr>
<tr><td /><td /><td /><td> 11: Copy to CPU, in addition to forwarding according to FWD_MAP. </td><td /></tr>
<tr><td /><td /><td /><td>01,10 and 11 can only be used when the entry is Static.</td><td /></tr>
<tr><td /><td /><td /><td>8:0 PORTID</td><td>R/W</td><td>Port Identification 0x0 If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. </td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_MACVID_ENTRY2</p><p>Register Address: SPI Page 0x05, SPI Offset 0x30</p><p>Register Description: ARL MAC/VID Entry 2 Register</p><p>Table 120: ARLA_MACVID_ENTRY2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>VID</td><td>R/W</td><td>VID2.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VID2 register is used to write VID field of</td><td /></tr>
<tr><td /><td /><td /><td>ARL table, or to read VID field of ARL table entry</td><td /></tr>
<tr><td /><td /><td /><td>ARL FWD Entry 2 Register and MAC/VID Entry</td><td /></tr>
<tr><td /><td /><td /><td>2 Register compose a complete Entry in ARL</td><td /></tr>
<tr><td /><td /><td /><td>Table while 802.1Q enabled</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When the global SVL mode (Page 0x34,</td><td /></tr>
<tr><td /><td /><td /><td>Address 0x00) or per port SVL mode (Page</td><td /></tr>
<tr><td /><td /><td /><td>0x34, Address 0x52-0x53) is selected and</td><td /></tr>
<tr><td /><td /><td /><td>ARL_RW is "Write" in ARL Read/Write Control</td><td /></tr>
<tr><td /><td /><td /><td>Register, the VID2 should be programmed to 0.</td><td /></tr>
<tr><td>47:0</td><td>ARL_MACADDR</td><td>R/W</td><td>MAC Address 2.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_FWD_ENTRY2</p><p>Register Address: SPI Page 0x05, SPI Offset 0x38</p><p>Register Description: ARL FWD Entry 2 Register</p><p>Table 121: ARLA_FWD_ENTRY2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARL_VALID</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR2 field, and that the entry has</td><td /></tr>
<tr><td /><td /><td /><td>not aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry. Automatic learning will take</td><td /></tr>
<tr><td /><td /><td /><td>place if an address location is not valid and has</td><td /></tr>
<tr><td /><td /><td /><td>not been marked as static.</td><td /></tr>
<tr><td>15</td><td>ARL_STATIC</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARL_AGE</td><td>R/W</td><td>Aging</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed. Reset by the internal aging</td><td /></tr>
<tr><td /><td /><td /><td>algorithm. If the internal aging process detects a</td><td /></tr>
<tr><td /><td /><td /><td>Valid entry has remained unused for period set</td><td /></tr>
<tr><td /><td /><td /><td>by the AGE_TIME, and the entry has not been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static, the entry will have the Valid bit</td><td /></tr>
<tr><td /><td /><td /><td>cleared. The Age bit is ignored if the entry has</td><td /></tr>
<tr><td /><td /><td /><td>been marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARL_PRI</td><td>R/W</td><td>Priority Bit for DA MAC based QoS</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON</td><td>R/W</td><td>ARL MODE</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00: Forward according to FWD_MAP only.</td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop if the entry is matched as a destination. </td><td /></tr>
<tr><td /><td /><td /><td> 10: Drop if the entry is matched as a source. </td><td /></tr>
<tr><td /><td /><td /><td> 11: Copy to CPU, in addition to forwarding according to FWD_MAP. </td><td /></tr>
<tr><td /><td /><td /><td>01,10 and 11 can only be used when the entry is Static.</td><td /></tr>
<tr><td /><td /><td /><td>8:0 PORTID</td><td>R/W</td><td>Port Identification 0x0 If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. </td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_MACVID_ENTRY3</p><p>Register Address: SPI Page 0x05, SPI Offset 0x40</p><p>Register Description: ARL MAC/VID Entry 3 Register</p><p>Table 122: ARLA_MACVID_ENTRY3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>VID</td><td>R/W</td><td>VID3.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VID3 register is used to write VID field of</td><td /></tr>
<tr><td /><td /><td /><td>ARL table, or to read VID field of ARL table entry</td><td /></tr>
<tr><td /><td /><td /><td>ARL FWD Entry 3 Register and MAC/VID Entry</td><td /></tr>
<tr><td /><td /><td /><td>3 Register compose a complete Entry in ARL</td><td /></tr>
<tr><td /><td /><td /><td>Table while 802.1Q enabled</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When the global SVL mode (Page 0x34,</td><td /></tr>
<tr><td /><td /><td /><td>Address 0x00) or per port SVL mode (Page</td><td /></tr>
<tr><td /><td /><td /><td>0x34, Address 0x52-0x53) is selected and</td><td /></tr>
<tr><td /><td /><td /><td>ARL_RW is "Write" in ARL Read/Write Control</td><td /></tr>
<tr><td /><td /><td /><td>Register, the VID3 should be programmed to 0.</td><td /></tr>
<tr><td>47:0</td><td>ARL_MACADDR</td><td>R/W</td><td>MAC Address 3.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_FWD_ENTRY3</p><p>Register Address: SPI Page 0x05, SPI Offset 0x48</p><p>Register Description: ARL FWD Entry 3 Register</p><p>Table 123: ARLA_FWD_ENTRY3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARL_VALID</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR3 field, and that the entry has</td><td /></tr>
<tr><td /><td /><td /><td>not aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry. Automatic learning will take</td><td /></tr>
<tr><td /><td /><td /><td>place if an address location is not valid and has</td><td /></tr>
<tr><td /><td /><td /><td>not been marked as static.</td><td /></tr>
<tr><td>15</td><td>ARL_STATIC</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARL_AGE</td><td>R/W</td><td>Aging</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed. Reset by the internal aging</td><td /></tr>
<tr><td /><td /><td /><td>algorithm. If the internal aging process detects a</td><td /></tr>
<tr><td /><td /><td /><td>Valid entry has remained unused for period set</td><td /></tr>
<tr><td /><td /><td /><td>by the AGE_TIME, and the entry has not been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static, the entry will have the Valid bit</td><td /></tr>
<tr><td /><td /><td /><td>cleared. The Age bit is ignored if the entry has</td><td /></tr>
<tr><td /><td /><td /><td>been marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARL_PRI</td><td>R/W</td><td>Priority Bit for DA MAC based QoS</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON</td><td>R/W</td><td>ARL MODE</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00: Forward according to FWD_MAP only.</td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop if the entry is matched as a destination. </td><td /></tr>
<tr><td /><td /><td /><td> 10: Drop if the entry is matched as a source. </td><td /></tr>
<tr><td /><td /><td /><td> 11: Copy to CPU, in addition to forwarding according to FWD_MAP. </td><td /></tr>
<tr><td /><td /><td /><td>01,10 and 11 can only be used when the entry is Static.</td><td /></tr>
<tr><td /><td /><td /><td>8:0 PORTID</td><td>R/W</td><td>Port Identification 0x0 If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. </td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_CTL</p><p>Register Address: SPI Page 0x05, SPI Offset 0x50</p><p>Register Description: ARL Search Control Register</p><p>Table 124: ARLA_SRCH_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>ARLA_SRCH_STDN</td><td>R/W</td><td>Start/Done.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Write as 1 to initiate a sequential search of the</td><td /></tr>
<tr><td /><td /><td /><td>ARL entries, returning each entry that is currently</td><td /></tr>
<tr><td /><td /><td /><td>occupied (Valid = 1 and AGE = 0) in the ARL</td><td /></tr>
<tr><td /><td /><td /><td>Search Result register. Reading the ARL Search</td><td /></tr>
<tr><td /><td /><td /><td>Result Register causes the ARL search to</td><td /></tr>
<tr><td /><td /><td /><td>continue.</td><td /></tr>
<tr><td /><td /><td /><td>The chip will clear this bit to indicate the entire</td><td /></tr>
<tr><td /><td /><td /><td>ARL entry database has been searched.)</td><td /></tr>
<tr><td>6:1</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>ARLA_SRCH_VLID</td><td>R/W</td><td>ARL Search Result Valid</td><td>0</td></tr>
<tr><td /><td /><td /><td>Available in the ARL Search Result register. Reset by a host read to the ARL Search Result register 1, which will cause the ARL search process to continue through the ARL entries until the next entry is found with a Valid bit is set.(Note: should not reset by a host read to ARL Search VID Result Register. The correct process of reading a ARL Entry after having searched a valid one: Read ARL Search VID Result Register : Read ARL Search Result Register 1)</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_ADR</p><p>Register Address: SPI Page 0x05, SPI Offset 0x51</p><p>Register Description: ARL Search Address Register</p><p>Table 125: ARLA_SRCH_ADR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>ARLA_SRCH_ADR_VALID</td><td>R/W</td><td>ARL Address Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Indicates the lower 15 bits of this register contain</td><td /></tr>
<tr><td /><td /><td /><td>a valid internal representation of the ARL entry</td><td /></tr>
<tr><td /><td /><td /><td>currently being accessed. Intended for factory</td><td /></tr>
<tr><td /><td /><td /><td>test/diagnostic use only.</td><td /></tr>
<tr><td>14:0</td><td>ARLA_SRCH_ADDRESS</td><td>R/W</td><td>ARL Address.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>15 bit internal representation of the address of</td><td /></tr>
<tr><td /><td /><td /><td>the ARL entry currently being accessed by the ARL search routine.</td><td /></tr>
<tr><td /><td /><td /><td>This is not a direct address of the ARL location, and is intended for factory test/diagnostic use only.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_RSLT_0_MACVID</p><p>Register Address: SPI Page 0x05, SPI Offset 0x60</p><p>Register Description: ARL Search MAC/VID Result 0 Register</p><p>Table 126: ARLA_SRCH_RSLT_0_MACVID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>ARLA_SRCH_RSLT_VID_0</td><td>R/W</td><td>ARL SEARCH VID RESULT.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The ARL Search VID Result Registers Keep the</td><td /></tr>
<tr><td /><td /><td /><td>VID field in Valid ARL Entry indicated by ARL</td><td /></tr>
<tr><td /><td /><td /><td>Search Function.</td><td /></tr>
<tr><td>47:0</td><td>ARLA_SRCH_MACADDR_0</td><td>R/W</td><td>MAC Address.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_RSLT_0</p><p>Register Address: SPI Page 0x05, SPI Offset 0x68</p><p>Register Description: ARL Search Result 0 Register</p><p>Table 127: ARLA_SRCH_RSLT_0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARLA_SRCH_RSLT_VLID_0</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR field, and that the entry has not</td><td /></tr>
<tr><td /><td /><td /><td>aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry.</td><td /></tr>
<tr><td /><td /><td /><td>Automatic learning will take place if an address</td><td /></tr>
<tr><td /><td /><td /><td>location is not valid and has not been marked as</td><td /></tr>
<tr><td /><td /><td /><td>static.</td><td /></tr>
<tr><td>15</td><td>ARLA_SRCH_RSLT_STATIC_</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td>0</td><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take</td><td /></tr>
<tr><td /><td /><td /><td>place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging</td><td /></tr>
<tr><td /><td /><td /><td>process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARLA_SRCH_RSLT_AGE_0</td><td>R/W</td><td>Age.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed.</td><td /></tr>
<tr><td /><td /><td /><td>Reset by the internal aging algorithm. If the</td><td /></tr>
<tr><td /><td /><td /><td>internal aging process detects a Valid entry has</td><td /></tr>
<tr><td /><td /><td /><td>remained unused for the period set by the</td><td /></tr>
<tr><td /><td /><td /><td>AGE_TIME, and the entry has not been marked</td><td /></tr>
<tr><td /><td /><td /><td>as Static, the entry will have the Valid bit cleared.</td><td /></tr>
<tr><td /><td /><td /><td>The Age bit is ignored if the entry has been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARLA_SRCH_RSLT_PRI_0</td><td>R/W</td><td>Priority Bit For MAC based QoS.</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON_0</td><td>R/W</td><td>ARL control bit for ARL control mode</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>enhancement</td><td /></tr>
<tr><td>8:0</td><td>PORTID_0</td><td>R/W</td><td>Port Identification</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>If system turn on multicast address scheme and</td><td /></tr>
<tr><td /><td /><td /><td>MAC address is multicast type and, the bit[8:0]</td><td /></tr>
<tr><td /><td /><td /><td>stands for Multicast Group Forward Portmap.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and</td><td /></tr>
<tr><td /><td /><td /><td>MAC address is unicast type and, the bit[3:0]</td><td /></tr>
<tr><td /><td /><td /><td>stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies</td><td /></tr>
<tr><td /><td /><td /><td>where the station with unique MACADDR_N is</td><td /></tr>
<tr><td /><td /><td /><td>connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_RSLT_1_MACVID</p><p>Register Address: SPI Page 0x05, SPI Offset 0x70</p><p>Register Description: ARL Search MAC/VID Result 1 Register</p><p>Table 128: ARLA_SRCH_RSLT_1_MACVID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>59:48</td><td>ARLA_SRCH_RSLT_VID_1</td><td>R/W</td><td>ARL SEARCH VID RESULT.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The ARL Search VID Result Registers Keep the</td><td /></tr>
<tr><td /><td /><td /><td>VID field in Valid ARL Entry indicated by ARL</td><td /></tr>
<tr><td /><td /><td /><td>Search Function.</td><td /></tr>
<tr><td>47:0</td><td>ARLA_SRCH_MACADDR_1</td><td>R/W</td><td>MAC Address.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>ARLA_SRCH_RSLT_1</p><p>Register Address: SPI Page 0x05, SPI Offset 0x78</p><p>Register Description: ARL Search Result 1 Register</p><p>Table 129: ARLA_SRCH_RSLT_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:17</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>16</td><td>ARLA_SRCH_RSLT_VLID_1</td><td>R/W</td><td>Valid.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that a valid MAC address is stored</td><td /></tr>
<tr><td /><td /><td /><td>in the MACADDR field, and that the entry has not</td><td /></tr>
<tr><td /><td /><td /><td>aged out or been freed by the management</td><td /></tr>
<tr><td /><td /><td /><td>processor.</td><td /></tr>
<tr><td /><td /><td /><td>Reset when an entry is empty, the address has</td><td /></tr>
<tr><td /><td /><td /><td>been aged out by the internal aging process, or</td><td /></tr>
<tr><td /><td /><td /><td>the external management processor has</td><td /></tr>
<tr><td /><td /><td /><td>invalidated the entry. Automatic learning will take</td><td /></tr>
<tr><td /><td /><td /><td>place if an address location is not valid and has</td><td /></tr>
<tr><td /><td /><td /><td>not been marked as static.</td><td /></tr>
<tr><td>15</td><td>ARLA_SRCH_RSLT_STATIC_</td><td>R/W</td><td>Static.</td><td>0</td></tr>
<tr><td /><td>1</td><td /><td>Set to indicate that the entry is controlled by the</td><td /></tr>
<tr><td /><td /><td /><td>external management processor, and automatic</td><td /></tr>
<tr><td /><td /><td /><td>learning and aging of the entry will not take</td><td /></tr>
<tr><td /><td /><td /><td>place.</td><td /></tr>
<tr><td /><td /><td /><td>When cleared, the internal learning and aging</td><td /></tr>
<tr><td /><td /><td /><td>process will control the validity of the entry.</td><td /></tr>
<tr><td>14</td><td>ARLA_SRCH_RSLT_AGE_1</td><td>R/W</td><td>Age.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Set to indicate that an address entry has been</td><td /></tr>
<tr><td /><td /><td /><td>learned or accessed.</td><td /></tr>
<tr><td /><td /><td /><td>Reset by the internal aging algorithm. If the</td><td /></tr>
<tr><td /><td /><td /><td>internal aging process detects a Valid entry has</td><td /></tr>
<tr><td /><td /><td /><td>remained unused for the period set by the</td><td /></tr>
<tr><td /><td /><td /><td>AGE_TIME, and the entry has not been marked</td><td /></tr>
<tr><td /><td /><td /><td>as Static, the entry will have the Valid bit cleared.</td><td /></tr>
<tr><td /><td /><td /><td>The Age bit is ignored if the entry has been</td><td /></tr>
<tr><td /><td /><td /><td>marked as Static.</td><td /></tr>
<tr><td>13:11</td><td>ARLA_SRCH_RSLT_PRI_1</td><td>R/W</td><td>Priority Bit For MAC based QoS.</td><td>0x0</td></tr>
<tr><td>10:9</td><td>ARL_CON_1</td><td>R/W</td><td>ARL control bit for ARL control mode</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>enhancement</td><td /></tr>
<tr><td>8:0</td><td>PORTID_1</td><td>R/W</td><td>Port Identification</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>If system turn on multicast address scheme and</td><td /></tr>
<tr><td /><td /><td /><td>MAC address is multicast type and, the bit[8:0]</td><td /></tr>
<tr><td /><td /><td /><td>stands for Multicast Group Forward Portmap.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: CPU Port/MII Port</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7:0]: Port 7~0</td><td /></tr>
<tr><td /><td /><td /><td>If system turn off multicast address scheme and</td><td /></tr>
<tr><td /><td /><td /><td>MAC address is unicast type and, the bit[3:0]</td><td /></tr>
<tr><td /><td /><td /><td>stands for Unicast Forward PortID.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:4]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[3:0]: Port ID/Port Number which identifies</td><td /></tr>
<tr><td /><td /><td /><td>where the station with unique MACADDR_N is</td><td /></tr>
<tr><td /><td /><td /><td>connected.</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_VTBL_RWCTRL</p><p>Register Address: SPI Page 0x05, SPI Offset 0x80</p><p>Register Description: VTBL Read/Write/Clear Control Register</p><p>Table 130: ARLA_VTBL_RWCTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>ARLA_VTBL_STDN</td><td>R/W</td><td>Start/Done.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Write as 1 to initiate a read or write or clear-table</td><td /></tr>
<tr><td /><td /><td /><td>command.</td><td /></tr>
<tr><td /><td /><td /><td>For Read or Write Command, the VTBL Address</td><td /></tr>
<tr><td /><td /><td /><td>Index register should be loaded with the VLAN</td><td /></tr>
<tr><td /><td /><td /><td>ID for which the VTBL entry is to be read or</td><td /></tr>
<tr><td /><td /><td /><td>written.</td><td /></tr>
<tr><td /><td /><td /><td>chip will reset the bit to indicate a write operation</td><td /></tr>
<tr><td /><td /><td /><td>completed or a read operation has completed</td><td /></tr>
<tr><td /><td /><td /><td>and data from the bin entry is available in VTBL</td><td /></tr>
<tr><td /><td /><td /><td>Entry, or a clear-table operation has completed.</td><td /></tr>
<tr><td>6:2</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>1:0</td><td>ARLA_VTBL_RW_CLR</td><td>R/W</td><td>VTBL Read/Write/Clear-table</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= Clear-table</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= Read</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= Write</td><td /></tr>
</table>
</div>

<div>
<p>ARLA_VTBL_ADDR</p><p>Register Address: SPI Page 0x05, SPI Offset 0x81</p><p>Register Description: VTBL Address Index Register</p><p>Table 131: ARLA_VTBL_ADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:0</td><td>VTBL_ADDR_INDEX</td><td>R/W</td><td>VLAN Table Address Index.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VLAN Table Address Index Register is used to access VLAN Table Entry.</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When "Per Port IVL or SVL" is selected by the Port IVL or SVL Control Register (Page 0x34, Address 0x52-0x53),</td><td /></tr>
<tr><td /><td /><td /><td> 1. the VIDs are used in SVL ports MUST NOT be used in IVL ports. </td><td /></tr>
<tr><td /><td /><td /><td> 2. the VID (0) should be programmed for the SVL ports. </td><td /></tr>
</table>
</div>

<div>
<p>ARLA_VTBL_ENTRY</p><p>Register Address: SPI Page 0x05, SPI Offset 0x83</p><p>Register Description: VTBL Entry Register</p><p>Table 132: ARLA_VTBL_ENTRY</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:22</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>21</td><td>FWD_MODE</td><td>R/W</td><td>It indicate whether the packet forwarding should 0</td></tr>
<tr><td /><td /><td /><td>be based on VLAN membership of based on</td><td /></tr>
<tr><td /><td /><td /><td>ARL flow.</td><td /></tr>
<tr><td /><td /><td /><td>1: Based on VLAN membership (excluding</td><td /></tr>
<tr><td /><td /><td /><td>ingress port)</td><td /></tr>
<tr><td /><td /><td /><td>0: Based on ARL flow.</td><td /></tr>
<tr><td /><td /><td /><td>Note that the VLAN membership based</td><td /></tr>
<tr><td /><td /><td /><td>forwarding mode is only used for certain ISP</td><td /></tr>
<tr><td /><td /><td /><td>tagged packets received from ISP port when</td><td /></tr>
<tr><td /><td /><td /><td>Falcon is operating in Double Tag mode.</td><td /></tr>
<tr><td>20:18</td><td>MSPT_INDEX</td><td>R/W</td><td>Index for 8 spanning tree.</td><td>0x0</td></tr>
<tr><td>17:9</td><td>UNTAG_MAP</td><td>R/W</td><td>Untag Port Map.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VLAN-tagged Frame forward to the</td><td /></tr>
<tr><td /><td /><td /><td>destination ports corresponding bits set in the</td><td /></tr>
<tr><td /><td /><td /><td>Map will be untagged.</td><td /></tr>
<tr><td /><td /><td /><td>Bit [17]: Port 8(IMP),</td><td /></tr>
<tr><td /><td /><td /><td>Bit [16]: Port 7,</td><td /></tr>
<tr><td /><td /><td /><td>Bit [15]: Reserved,</td><td /></tr>
<tr><td /><td /><td /><td>Bits [14:9]: Port 5-0.</td><td /></tr>
<tr><td>8:0</td><td>FWD_MAP</td><td>R/W</td><td>Forward PORT MAP.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VLAN-tagged Frame is allowed to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the destination ports corresponding</td><td /></tr>
<tr><td /><td /><td /><td>bits set in the Map.</td><td /></tr>
<tr><td /><td /><td /><td>Bit [8]: Port 8(IMP),</td><td /></tr>
<tr><td /><td /><td /><td>Bit [7]: Port 7,</td><td /></tr>
<tr><td /><td /><td /><td>Bit [6]: Reserved,</td><td /></tr>
<tr><td /><td /><td /><td>Bits [5:0]: Port 5-0.</td><td /></tr>
</table>
</div>

<div>
<p>G_MIICTL</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x00</p><p>Register Description: MII Control Register</p><p>Table 134: G_MIICTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>RESET</td><td>R/W</td><td>1: PHY reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>14</td><td>LOOPBACK</td><td>R/W</td><td>1: Loopback mode.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>13</td><td>SPD_SEL_LSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>1</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>12</td><td>AN_EN</td><td>R/W</td><td>1: Auto-Negotiation Enable.</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Auto-Negotiation disable.</td><td /></tr>
<tr><td>11</td><td>PWR_DOWN</td><td>R/W</td><td>1: low power mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>10</td><td>ISOLATE</td><td>R/W</td><td>1: Electrically isolate PHY from MII.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>9</td><td>RE_AN</td><td>R/W</td><td>RESTART AUTO-NEGOTIATION.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Restart Auto-Negotiation process.</td><td /></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>8</td><td>DUPLEX_MOD</td><td>R/W</td><td>1: Full Duplex.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex.</td><td /></tr>
<tr><td>7</td><td>COL_TEST</td><td>R/W</td><td>1 = Collision test mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = Collision test mode disabled.</td><td /></tr>
<tr><td>6</td><td>SPD_SEL_MSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>0</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>5:0</td><td>RESERVED</td><td>R/W</td><td>Ignore when read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MIISTS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x02</p><p>Register Description: MII Status Register</p><p>Table 135: G_MIISTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 100Base-T4 capable</td><td /></tr>
<tr><td>14</td><td>B100TX_FDX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 100Base-X full duplex capable</td><td /></tr>
<tr><td>13</td><td>B100TX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 100Base-X half duplex capable</td><td /></tr>
<tr><td>12</td><td>B10T_FDX_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 10Base-T full duplex capable</td><td /></tr>
<tr><td>11</td><td>B10T_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 10Base-T half duplex capable</td><td /></tr>
<tr><td>10</td><td>B100T2_FD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 100Base-T2 full duplex capable</td><td /></tr>
<tr><td>9</td><td>B100T2_HD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 half duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not 100Base-T2 half duplex capable</td><td /></tr>
<tr><td>8</td><td>EXT_STS</td><td>R/W</td><td>1</td><td>= Extended status information in register 0Fh</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= No extended status info in register 0Fh</td><td /></tr>
<tr><td>7</td><td>RESERVED</td><td>R/W</td><td>Reserved.</td><td>0</td></tr>
<tr><td>6</td><td>MF_PRE_SUP</td><td>R/W</td><td>1</td><td>= PHY will accept management frames with</td><td>1</td></tr>
<tr><td /><td /><td /><td>preamble suppressed</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= PHY will not accept management frames</td><td /></tr>
<tr><td /><td /><td /><td>with preamble suppressed</td><td /></tr>
<tr><td>5</td><td>AUTO_NEGO_COMP</td><td>R/W</td><td>1</td><td>= Auto-negotiation complete</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Auto-negotiation in progress</td><td /></tr>
<tr><td>4</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= Remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= No remote fault detected</td><td /></tr>
<tr><td>3</td><td>AUTO_NEGO_CAP</td><td>R/W</td><td>1</td><td>= Auto-negotiation capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Not auto-negotiation capable</td><td /></tr>
<tr><td>2</td><td>LINK_STA</td><td>R/W</td><td>1</td><td>= Link pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Link fail</td><td /></tr>
<tr><td>1</td><td>JABBER_DET</td><td>R/W</td><td>1</td><td>= Jabber condition detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= No jabber condition detected</td><td /></tr>
<tr><td>0</td><td>EXT_CAP</td><td>R/W</td><td>1</td><td>= Extended register capabilities supported</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Basic register set capabilities only</td><td /></tr>
</table>
</div>

<div>
<p>G_PHYIDH</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x04</p><p>Register Description: PHY ID High Register</p><p>Table 136: G_PHYIDH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>OUI</td><td>R/W</td><td>Bits 3:18 of organizationally unique identifier.</td><td>0xAE02</td></tr>
</table>
</div>

<div>
<p>G_PHYIDL</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x06</p><p>Register Description: PHY ID LOW Register</p><p>Table 137: G_PHYIDL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>OUI</td><td>R/W</td><td>Bits 19:24 of organizationally unique identifier.</td><td>0x14</td></tr>
<tr><td>9:4</td><td>MODEL</td><td>R/W</td><td>Device model number (metal programmable).</td><td>0x20</td></tr>
<tr><td>3:0</td><td>REVISION</td><td>R/W</td><td>Device revision number (metal programmable).</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_ANADV</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x08</p><p>Register Description: Auto-Negotiation Advertisement Register</p><p>Table 138: G_ANADV</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next page ability supported.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next page ability not supported.</td><td /></tr>
<tr><td>14</td><td>RESERVED_2</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= advertise remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= advertise no remote fault detected</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>ASY_PAUSE</td><td>R/W</td><td>1</td><td>= Advertise asymmetric pause,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise no asymmetric pause.</td><td /></tr>
<tr><td>10</td><td>ADV_PAUSE_CAP</td><td>R/W</td><td>1</td><td>= capable of full duplex Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B100_FDX</td><td>R/W</td><td>1</td><td>= 100Base-TX full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX full duplex capable.</td><td /></tr>
<tr><td>7</td><td>ADV_B100X</td><td>R/W</td><td>1</td><td>= 100Base-TX capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX capable.</td><td /></tr>
<tr><td>6</td><td>ADV_B10T_FDX</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T full duplex capable.</td><td /></tr>
<tr><td>5</td><td>ADV_B10T</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T half duplex capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>00001 = IEEE 802.3 CSMA/CD.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_ANLPA</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x0a</p><p>Register Description: Auto-Negotiation Link Partner (LP) Ability Register</p><p>Table 139: G_ANLPA</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= link partner is next page able,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>14</td><td>ACKNOWLEDGE</td><td>R/W</td><td>1</td><td>= link partner has received link code word</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = link partner has not received link code word.</td><td /></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= link partner has detected remote fault</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner has not detected remote fault.</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>LK_PAR_ASYM_CAP</td><td>R/W</td><td>link partners asymmetric pause bit.</td><td>0</td></tr>
<tr><td>10</td><td>PAUSE_CAP</td><td>R/W</td><td>1</td><td>= link partner is capable of Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>B100_TXFD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7</td><td>B100_TXHD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>6</td><td>B10T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>5</td><td>B10T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T half duplex capable 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>link partners protocol selector (see IEEE spec for 0x0</td></tr>
<tr><td /><td /><td /><td>encodings)</td><td /></tr>
</table>
</div>

<div>
<p>G_ANEXP</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x0c</p><p>Register Description: Auto-Negotiation Expansion Register</p><p>Table 140: G_ANEXP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>6</td><td>NEXT_PAGE_ABLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>5</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next pages stored in register 8,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next pages stored in register 5.</td><td /></tr>
<tr><td>4</td><td>PAR_DET_FAIL</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>3</td><td>LP_NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= link partner is next page able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>2</td><td>NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= local device is next page able,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local device is not next page able.</td><td /></tr>
<tr><td>1</td><td>PAGE_REC</td><td>R/W</td><td>1</td><td>= new link code word has been received</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= new link code word has not been received.</td><td /></tr>
<tr><td>0</td><td>LP_AN_ABI</td><td>R/W</td><td>1</td><td>= link partner is auto-negotiation able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not auto-negotiation able.</td><td /></tr>
</table>
</div>

<div>
<p>G_ANNXP</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x0e</p><p>Register Description: Auto-Negotiation Next Page Transmit Register</p><p>Table 141: G_ANNXP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_LPNXP</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x10</p><p>Register Description: Link Partner next Page Ability Register</p><p>Table 142: G_LPNXP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>ACK</td><td>R/W</td><td>1</td><td>= acknowledge,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no acknowledge.</td><td /></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= sent 0 during previous Link Code Word</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sent 1 during previous Link Code Word.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_CTL</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x12</p><p>Register Description: 1000Base-T Control Register</p><p>Table 143: G_B1000T_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>TEST_MODE</td><td>R/W</td><td>1xx = Test Mode 4</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>011 = Test Mode 3</td><td /></tr>
<tr><td /><td /><td /><td>010 = Test Mode 2</td><td /></tr>
<tr><td /><td /><td /><td>001 = Test Mode 1</td><td /></tr>
<tr><td /><td /><td /><td>000 = Normal Operation.</td><td /></tr>
<tr><td>12</td><td>MAST_SLV_CONG_EN</td><td>R/W</td><td>1</td><td>= enable Master/Slave manual config value,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= disable Master/Slave manual config value.</td><td /></tr>
<tr><td>11</td><td>MAST_SLV_CONG_VALUE</td><td>R/W</td><td>1</td><td>= configure PHY as Master when 9.12 is set</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= configure PHY as Slave when 9.12 is set.</td><td /></tr>
<tr><td>10</td><td>REPEATER_DTE</td><td>R/W</td><td>1</td><td>= Repeater/switch device port,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= DTE device port.</td><td /></tr>
<tr><td>9</td><td>ADV_B1000T_FD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B1000T_HD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_STS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x14</p><p>Register Description: 1000Base-T Status Register</p><p>Table 144: G_B1000T_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAST_SLV_CONG_FAULT</td><td>R/W</td><td>1</td><td>= Master/Slave configuration fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no Master/Slave configuration fault detected</td><td /></tr>
<tr><td /><td /><td /><td>(cleared by restart_an, an_complete or reg read)</td><td /></tr>
<tr><td>14</td><td>MAST_SLV_CONG_STS</td><td>R/W</td><td>1</td><td>= local PHY configured as Master,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local PHY configured as Slave.</td><td /></tr>
<tr><td>13</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>12</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>11</td><td>LP_B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>10</td><td>LP_B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>9:8</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>IDLE_ERR_CNT</td><td>R/W</td><td>Number of idle errors since last read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_EXT_STS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x1e</p><p>Register Description: Extended Status Register</p><p>Table 145: G_EXT_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B1000X_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X full duplex capable.</td><td /></tr>
<tr><td>14</td><td>B1000X_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X half duplex capable.</td><td /></tr>
<tr><td>13</td><td>B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T full duplex capable.</td><td /></tr>
<tr><td>12</td><td>B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T half duplex capable,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T half duplex capable.</td><td /></tr>
<tr><td>11:0</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_CTL</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x20</p><p>Register Description: PHY Extended Control Register</p><p>Table 146: G_PHY_EXT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAC_PHY_MODE</td><td>R/W</td><td>1</td><td>= 10B interface mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= GMII mode.</td><td /></tr>
<tr><td>14</td><td>DIS_AUTO_MDI_CROS</td><td>R/W</td><td>1</td><td>= automatic MDI crossover disabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= automatic MDI crossover enabled.</td><td /></tr>
<tr><td>13</td><td>TRANSMIT_DIS</td><td>R/W</td><td>1</td><td>= force transmit output to high impedance,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_DIS</td><td>R/W</td><td>1</td><td>= interrupts disabled,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts enabled.</td><td /></tr>
<tr><td>11</td><td>FORCE_INTERRUPT</td><td>R/W</td><td>1</td><td>= force interrupt status to active,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal interrupt operation.</td><td /></tr>
<tr><td>10</td><td>BYPASS_ENCODE</td><td>R/W</td><td>1</td><td>= bypass 4B5B encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>9</td><td>BYPASS_SCRAMBLER</td><td>R/W</td><td>1</td><td>= bypass scrambler and descrambler,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>8</td><td>BYPASS_NRZI_MLT3</td><td>R/W</td><td>1</td><td>= bypass NRZI/MLT3 encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>7</td><td>BYPASS_ALIGNMENT</td><td>R/W</td><td>1</td><td>= bypass receive symbol alignment,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>6</td><td>RST_SCRAMBLER</td><td>R/W</td><td>1</td><td>= reset scrambler to all 1s state</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal scrambler operation.</td><td /></tr>
<tr><td>5</td><td>EN_LED_TRAFFIC_MOD</td><td>R/W</td><td>1</td><td>= LED traffic mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= LED traffic mode disabled.</td><td /></tr>
<tr><td>4</td><td>FORCE_LED_ON</td><td>R/W</td><td>1</td><td>= force all LEDs into ON state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>3</td><td>FORCE_LED_OFF</td><td>R/W</td><td>1</td><td>= force all LEDs into OFF state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>2</td><td>BLK_TXEN_MOD</td><td>R/W</td><td>1</td><td>= extend transmit IPGs to at least 4 nibbles in 0</td></tr>
<tr><td /><td /><td /><td>100Base-TX mode,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= do not extend short transmit IPGs.</td><td /></tr>
<tr><td>1</td><td>GMII_FIFO_MOD</td><td>R/W</td><td>0</td><td>= new synchronous mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>1</td><td>= old asynchronous mode.</td><td /></tr>
<tr><td>0</td><td>B1000T_PCS_TRANS_FIFO</td><td>R/W</td><td>1</td><td>= High latency (jumbo packets),</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Low latency (low elasticity).</td><td /></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_STS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x22</p><p>Register Description: PHY Extended Status Register</p><p>Table 147: G_PHY_EXT_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>AN_PAGE_SEL_MISMATCH</td><td>R/W</td><td>1</td><td>= link partner base page selector field</td><td>0</td></tr>
<tr><td /><td /><td /><td>mismatched advertised selector field since last</td><td /></tr>
<tr><td /><td /><td /><td>read</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= no mismatch detected since last read.</td><td /></tr>
<tr><td>14</td><td>WIRESPEED_DOWNGRADE</td><td>R/W</td><td>1</td><td>= autoneg advertising downgraded</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= autoneg advertised as shown in regs 04h &amp;</td><td /></tr>
<tr><td /><td /><td /><td>09h.</td><td /></tr>
<tr><td>13</td><td>MDI_CROS_STATE</td><td>R/W</td><td>1</td><td>= MDIX,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= MDI.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_STS</td><td>R/W</td><td>1</td><td>= unmasked interrupt currently active</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts clear.</td><td /></tr>
<tr><td>11</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>10</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>9</td><td>LOCK</td><td>R/W</td><td>1</td><td>= descrambler locked,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= descrambler unlocked.</td><td /></tr>
<tr><td>8</td><td>LINK_STS</td><td>R/W</td><td>1</td><td>= link pass,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link fail.</td><td /></tr>
<tr><td>7</td><td>CRC_ERR_DET</td><td>R/W</td><td>1</td><td>= CRC error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no CRC error detected since last read.</td><td /></tr>
<tr><td>6</td><td>CARR_ERR_DET</td><td>R/W</td><td>1</td><td>= carrier ext. error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = no carrier ext. error detected since last read.</td><td /></tr>
<tr><td>5</td><td>BAD_SSD_DET</td><td>R/W</td><td>1</td><td>= bad SSD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad SSD error detected since last read.</td><td /></tr>
<tr><td>4</td><td>BAD_ESD_DET</td><td>R/W</td><td>1</td><td>= bad ESD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad ESD error detected since last read.</td><td /></tr>
<tr><td>3</td><td>REC_ERR_DET</td><td>R/W</td><td>1 = receive coding error detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no receive error detected since last read.</td><td /></tr>
<tr><td>2</td><td>TRMIT_ERR_DET</td><td>R/W</td><td>1</td><td>= transmit error code detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no transmit error detected since last read.</td><td /></tr>
<tr><td>1</td><td>LCK_ERR_DET</td><td>R/W</td><td>1</td><td>= lock error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no lock error detected since last read.</td><td /></tr>
<tr><td>0</td><td>MLT3_ERR_DET</td><td>R/W</td><td>1</td><td>= MLT3 code error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no MLT3 error detected since last read.</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_ERR_CNT</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x24</p><p>Register Description: Receive Error Counter</p><p>Table 148: G_REC_ERR_CNT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of non-collision packets with receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>errors since last read. Freezes at FFFFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch</td><td /></tr>
<tr><td /><td /><td /><td>shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_FALSE_CARR_CNT</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x26</p><p>Register Description: False Carrier Sense Counter</p><p>Table 149: G_FALSE_CARR_CNT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>SERDES_BER_CNT</td><td>R/W</td><td>Number of invalid code groups received while</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>sync_status = 1 since last cleared.</td><td /></tr>
<tr><td /><td /><td /><td>Cleared by writing expansion register 4D bit 15 =</td><td /></tr>
<tr><td /><td /><td /><td>1.</td><td /></tr>
<tr><td>7:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of false carrier sense events since last</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>read.</td><td /></tr>
<tr><td /><td /><td /><td>Counts packets received with transmit error</td><td /></tr>
<tr><td /><td /><td /><td>codes when TXERVIS bit in test register is set. Freezes at FFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_NOTOK_CNT</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x28</p><p>Register Description: Local/Remote Receiver NOT_OK Counters</p><p>Table 150: G_REC_NOTOK_CNT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>LOCAL_REC_NOTOK_CNT</td><td>R/W</td><td>since last read. Freezes at FFh.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>REMOTE_REC_NOTOK_CNT</td><td>R/W</td><td>number of times remote receiver status was not 0x0</td></tr>
<tr><td /><td /><td /><td>OK</td><td /></tr>
<tr><td /><td /><td /><td>since last read. Freezes at FFh.</td><td /></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x2a</p><p>Register Description: DSP Coefficient Read/Write Port Register</p><p>Table 151: G_DSP_COEFFICIENT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>DSP_COEFFICIENT</td><td>R/W</td><td>No Description</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT_ADDR</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x2e</p><p>Register Description: DSP Coefficient Address Register</p><p>Table 152: G_DSP_COEFFICIENT_ADDR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>ALL_CHANNEL_CTL</td><td>R/W</td><td>when this bit is set, writes to per-channel control 0</td></tr>
<tr><td /><td /><td /><td>bits affect all channels, regardless of bits 14:13</td><td /></tr>
<tr><td>14:13</td><td>CHANNEL_SEL</td><td>R/W</td><td>channel select for DSP coefficient read/writes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>and</td><td /></tr>
<tr><td /><td /><td /><td>per-channel control/status register bits (marked</td><td /></tr>
<tr><td /><td /><td /><td>by</td><td /></tr>
<tr><td /><td /><td /><td>*):</td><td /></tr>
<tr><td /><td /><td /><td>11 = channel 3</td><td /></tr>
<tr><td /><td /><td /><td>10 = channel 2</td><td /></tr>
<tr><td /><td /><td /><td>01 = channel 1</td><td /></tr>
<tr><td /><td /><td /><td>00 = channel 0</td><td /></tr>
<tr><td>12</td><td>ALL_FILTER_CTL</td><td>R/W</td><td>when this bit is set, writes to per-filter control bits 0</td></tr>
<tr><td /><td /><td /><td>affect all filters in the specified channel,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of bits 11:8 (when bit 15 is also set,</td><td /></tr>
<tr><td /><td /><td /><td>writes to DSP control bits affect all echo, next,</td><td /></tr>
<tr><td /><td /><td /><td>and dfe filters in the chip)</td><td /></tr>
<tr><td>11:8</td><td>FILTER_SEL</td><td>R/W</td><td>select DSP filter for coefficient read/write:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1111</td><td>= EXPANSION REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1110</td><td>= EXTERNAL SERDES REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1101</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1100</td><td>= DCOFFSET</td><td /></tr>
<tr><td /><td /><td /><td>1011</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1010</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1001</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1000</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>0111</td><td>= NEXT[3]</td><td /></tr>
<tr><td /><td /><td /><td>0110</td><td>= NEXT[2]</td><td /></tr>
<tr><td /><td /><td /><td>0101</td><td>= NEXT[1]</td><td /></tr>
<tr><td /><td /><td /><td>0100</td><td>= NEXT[0]</td><td /></tr>
<tr><td /><td /><td /><td>0011</td><td>= ECHO</td><td /></tr>
<tr><td /><td /><td /><td>0010</td><td>= DFE</td><td /></tr>
<tr><td /><td /><td /><td>0001</td><td>= FFE</td><td /></tr>
<tr><td /><td /><td /><td>0000</td><td>= misc. receiver registers (see bits 7:0)</td><td /></tr>
<tr><td /><td /><td /><td>note: NEXT[n] does not exist for channel n. If</td><td /></tr>
<tr><td /><td /><td /><td>NEXT[n] is selected for channel n, all NEXT</td><td /></tr>
<tr><td /><td /><td /><td>cancellers for that channel are selected when</td><td /></tr>
<tr><td /><td /><td /><td>writing control bits.</td><td /></tr>
<tr><td /><td /><td /><td>BIT 12 (CONTROL ALL FILTERS) MUST BE</td><td /></tr>
<tr><td /><td /><td /><td>ZERO IN ORDER TO SELECT MISC,</td><td /></tr>
<tr><td /><td /><td /><td>DCOFFSET, or FFE.</td><td /></tr>
<tr><td>7:0</td><td>TAP_NUM</td><td>R/W</td><td>selects which tap is to be read/written within the 0x0</td></tr>
<tr><td /><td /><td /><td>selected filter (taps are numbered from 0 to n in</td><td /></tr>
<tr><td /><td /><td /><td>chronological order (earliest to latest))</td><td /></tr>
<tr><td /><td /><td /><td>when filter select = 000 (misc. receiver regs):</td><td /></tr>
<tr><td /><td /><td /><td>0 = AGC A Register</td><td /></tr>
<tr><td /><td /><td /><td>1 = AGC B &amp; IPRF Register</td><td /></tr>
<tr><td /><td /><td /><td>2 = MSE/Pair Status Register</td><td /></tr>
<tr><td /><td /><td /><td>3 = Soft Decision Register</td><td /></tr>
<tr><td /><td /><td /><td>4 = Phase Register</td><td /></tr>
<tr><td /><td /><td /><td>5 = WireMap/Skew &amp; ECHO/NEXT &amp; TX &amp; ADC Register</td><td /></tr>
<tr><td /><td /><td /><td>6 -8 = reserved</td><td /></tr>
<tr><td /><td /><td /><td>9 = Frequency Register</td><td /></tr>
<tr><td /><td /><td /><td>10 = PLL Bandwidth and Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_CTL</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x30</p><p>Register Description: Auxiliary Control Register</p><p>Table 153: G_AUX_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SHADOW_REG</td><td>R/W</td><td>Shadow Registers:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>001 : 10 BASE-T</td><td /></tr>
<tr><td /><td /><td /><td>010 : Power Control</td><td /></tr>
<tr><td /><td /><td /><td>011 : IP Phone</td><td /></tr>
<tr><td /><td /><td /><td>100 : Misc Test</td><td /></tr>
<tr><td /><td /><td /><td>101 : Misc Test 2</td><td /></tr>
<tr><td /><td /><td /><td>110 : Manual IP Phone seed</td><td /></tr>
<tr><td /><td /><td /><td>111 : Misc Control</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_STS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x32</p><p>Register Description: Auxiliary Status Register</p><p>Table 154: G_AUX_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>AUX_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_STS</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x34</p><p>Register Description: Interrupt Status Register</p><p>Table 155: G_INTERRUPT_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_MSK</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x36</p><p>Register Description: Interrupt Mask Register</p><p>Table 156: G_INTERRUPT_MSK</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MISC_SHADOW</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x38</p><p>Register Description: Miscellaneous Shadow Registers</p><p>Table 157: G_MISC_SHADOW</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td>00000 : Cabletron LED modes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00001 : DLL Control</td><td /></tr>
<tr><td /><td /><td /><td>00010 : Spare Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00011 : Clock Aligner</td><td /></tr>
<tr><td /><td /><td /><td>00100 : Spare Control 2</td><td /></tr>
<tr><td /><td /><td /><td>00101 : Spare Control 3</td><td /></tr>
<tr><td /><td /><td /><td>00110 : TDR Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00111 : TDR Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01000 : Led Status</td><td /></tr>
<tr><td /><td /><td /><td>01001 : Led Control</td><td /></tr>
<tr><td /><td /><td /><td>01010 : Auto-Power Down</td><td /></tr>
<tr><td /><td /><td /><td>01011 : External Control 1</td><td /></tr>
<tr><td /><td /><td /><td>01100 : External Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01101 : LED Selector 1</td><td /></tr>
<tr><td /><td /><td /><td>01110 : LED Selector 2</td><td /></tr>
<tr><td /><td /><td /><td>01111 : LED GPIO Control/Status</td><td /></tr>
<tr><td /><td /><td /><td>10000 : CISCO Enhanced Linkstatus Mode</td><td /></tr>
<tr><td /><td /><td /><td>Control</td><td /></tr>
<tr><td /><td /><td /><td>10001 : SerDes 100-FX Status</td><td /></tr>
<tr><td /><td /><td /><td>10010 : SerDes 100-FX Test</td><td /></tr>
<tr><td /><td /><td /><td>10011 : SerDes 100-FX Control</td><td /></tr>
<tr><td /><td /><td /><td>10100 : External SerDes Control</td><td /></tr>
<tr><td /><td /><td /><td>10101 : SGMII Slave Control</td><td /></tr>
<tr><td /><td /><td /><td>10110 : Misc 1000X Control 2</td><td /></tr>
<tr><td /><td /><td /><td>10111 : Misc 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11000 : Auto-Detect SGMII/GBIC</td><td /></tr>
<tr><td /><td /><td /><td>11001 : Test 1000X</td><td /></tr>
<tr><td /><td /><td /><td>11010 : Autoneg 1000X Debug</td><td /></tr>
<tr><td /><td /><td /><td>11011 : Auxiliary 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11100 : Auxiliary 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11101 : Misc 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11110 : Auto-Detect Medium</td><td /></tr>
<tr><td /><td /><td /><td>11111 : Mode Control</td><td /></tr>
</table>
</div>

<!--
<div>
<p>LED Selector 2 Register (Page 10h-14h: Address 38h)</p><p>Table 158: LED Selector 2 Register (Page 10h-14h: Address 38h, Shadow Value 01110)</p>
<table>
<tr><td>Bit Field</td><td>Bit Access</td><td>Field Name</td><td>Description</td></tr>
<tr><td>15</td><td>RSVD</td><td>Reserved</td><td>Reserved bit write has no effect and read always returns 0</td></tr>
<tr><td>14:10</td><td>RO</td><td>SHD1C_SEL</td><td>always read 01101</td></tr>
<tr><td>09:08</td><td>RSVD</td><td>Reserved</td><td>Reserved bits write has no effect and read always returns 0</td></tr>
<tr><td>07:04</td><td>RW</td><td>LED4_SEL</td><td>0000: linkspd(0)</td></tr>
<tr><td /><td /><td /><td>0001: linkspd(1)</td></tr>
<tr><td /><td /><td /><td>0010: xmtled</td></tr>
<tr><td /><td /><td /><td>0011: activity</td></tr>
<tr><td /><td /><td /><td>0100: fdxled</td></tr>
<tr><td /><td /><td /><td>0101: slave</td></tr>
<tr><td /><td /><td /><td>0110: interrupt</td></tr>
<tr><td /><td /><td /><td>0111: quality</td></tr>
<tr><td /><td /><td /><td>1000: rcvled</td></tr>
<tr><td /><td /><td /><td>1001: wirespeed downgrade</td></tr>
<tr><td /><td /><td /><td>1010: Bicolor LED1</td></tr>
<tr><td /><td /><td /><td>1011: Cable Diagnostic Open/Short found</td></tr>
<tr><td /><td /><td /><td>1100: energy_link (Cisco mode)</td></tr>
<tr><td /><td /><td /><td>1101: sgmii receiving crs (from copper link partner)</td></tr>
<tr><td /><td /><td /><td>(do not use if snoop mode is enabled)</td></tr>
<tr><td /><td /><td /><td>1110: off</td></tr>
<tr><td /><td /><td /><td>1111: on</td></tr>
<tr><td /><td /><td /><td>Reset value is 1.</td></tr>
<tr><td>03:00</td><td>RW</td><td>LED3_SEL</td><td>0000: linkspd(0)</td></tr>
<tr><td /><td /><td /><td>0001: linkspd(1)</td></tr>
<tr><td /><td /><td /><td>0010: xmtled</td></tr>
<tr><td /><td /><td /><td>0011: activity</td><td /></tr>
<tr><td /><td /><td /><td>0100: fdxled</td><td /></tr>
<tr><td /><td /><td /><td>0101: slave</td><td /></tr>
<tr><td /><td /><td /><td>0110: interrupt</td><td /></tr>
<tr><td /><td /><td /><td>0111: quality</td><td /></tr>
<tr><td /><td /><td /><td>1000: rcvled</td><td /></tr>
<tr><td /><td /><td /><td>1001: wirespeed downgrade</td><td /></tr>
<tr><td /><td /><td /><td>1010: Bicolor LED0</td><td /></tr>
<tr><td /><td /><td /><td>1011:Cable Diagnostic Open/Short found 1100: energy_link (Cisco mode)</td><td /></tr>
<tr><td /><td /><td /><td>1101: sgmii receiving crs (from copper link partner) (do not use if snoop mode is enabled)</td><td /></tr>
<tr><td /><td /><td /><td>1110: off</td><td /></tr>
<tr><td /><td /><td /><td>1111: on</td><td /></tr>
<tr><td /><td /><td /><td>Reset value is 0.</td><td /></tr>
</table>
</div>
-->

<div>
<p>G_MASTER_SLAVE_SEED</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x3a</p><p>Register Description: Master/Slave Seed Register</p><p>Table 159: G_MASTER_SLAVE_SEED</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SEED</td><td>R/W</td><td>Shadow Register:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1 : HCD Status</td><td /></tr>
</table>
</div>

<div>
<p>G_TEST1</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x3c</p><p>Register Description: Test Register 1</p><p>Table 160: G_TEST1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_TEST2</p><p>Register Address: SPI Page 0x10-0x13, SPI Offset 0x3e</p><p>Register Description: Test Register 2</p><p>Table 161: G_TEST2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td>-</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TxOctets</p><p>Register Address: SPI Page 0x20-0x23 SPI Offset 0x00</p><p>Register Description: TxOctets</p><p>Table 163: TxOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of good bytes of data</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>transmitted by a port (excluding preamble, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>TxDropPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x08</p><p>Register Description: Tx Drop Packet Counter</p><p>Table 164: TxDropPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>This counter is increased every time a transmit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packet is dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as transmit FIFO underflow), or an internal MAC</td><td /></tr>
<tr><td /><td /><td /><td>sublayer transmit error not counted by either the</td><td /></tr>
<tr><td /><td /><td /><td>TxLateCollision or the TxExcessiveCollision</td><td /></tr>
<tr><td /><td /><td /><td>counters.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ0</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x0c</p><p>Register Description: Tx Q0 Packet Counter</p><p>Table 165: TxQPKTQ0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS0, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxBroadcastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x10</p><p>Register Description: Tx Broadcast Packet Counter</p><p>Table 166: TxBroadcastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a broadcast address.</td><td /></tr>
<tr><td /><td /><td /><td>This counter does not include error broadcast</td><td /></tr>
<tr><td /><td /><td /><td>packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>TxMulticastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x14</p><p>Register Description: Tx Multicast Packet Counter</p><p>Table 167: TxMulticastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets</td><td /></tr>
<tr><td /><td /><td /><td>or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>TxUnicastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x18</p><p>Register Description: Tx Unicast Packet Counter</p><p>Table 168: TxUnicastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>TxCollisions</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x1c</p><p>Register Description: Tx Collision Counter</p><p>Table 169: TxCollisions</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of collisions experienced by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>during packet transmissions.</td><td /></tr>
</table>
</div>

<div>
<p>TxSingleCollision</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x20</p><p>Register Description: Tx Single Collision Counter</p><p>Table 170: TxSingleCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced exactly one collision.</td><td /></tr>
</table>
</div>

<div>
<p>TxMultipleCollision</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x24</p><p>Register Description: Tx Multiple collsion Counter</p><p>Table 171: TxMultipleCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced more than one</td><td /></tr>
<tr><td /><td /><td /><td>collision.</td><td /></tr>
</table>
</div>

<div>
<p>TxDeferredTransmit</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x28</p><p>Register Description: Tx Deferred Transmit Counter</p><p>Table 172: TxDeferredTransmit</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets transmitted by a port for 0x0</td></tr>
<tr><td /><td /><td /><td>which the first transmission attempt is delayed</td><td /></tr>
<tr><td /><td /><td /><td>because the medium is busy.</td><td /></tr>
</table>
</div>

<div>
<p>TxLateCollision</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x2c</p><p>Register Description: Tx Late Collision Counter</p><p>Table 173: TxLateCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times that a collision is detected</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>later than 512 bit-times into the transmission of a</td><td /></tr>
<tr><td /><td /><td /><td>packet.</td><td /></tr>
</table>
</div>

<div>
<p>TxExcessiveCollision</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x30</p><p>Register Description: Tx Excessive Collision Counter</p><p>Table 174: TxExcessiveCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets that are not transmitted</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>from a port because the packet experienced 16</td><td /></tr>
<tr><td /><td /><td /><td>transmission attempts.</td><td /></tr>
</table>
</div>

<div>
<p>TxFrameInDisc</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x34</p><p>Register Description: Tx Fram IN Disc Counter</p><p>Table 175: TxFrameInDisc</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of valid packets received that are</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>discarded by the forwarding process due to lack</td><td /></tr>
<tr><td /><td /><td /><td>of space on an output queue. (Not maintained or</td><td /></tr>
<tr><td /><td /><td /><td>reported in the MIB counters and located in the</td><td /></tr>
<tr><td /><td /><td /><td>congestion management registers, page 0Ah.)</td><td /></tr>
<tr><td /><td /><td /><td>This attribute increments only if a network device</td><td /></tr>
<tr><td /><td /><td /><td>is not acting in compliance with a flow-control</td><td /></tr>
<tr><td /><td /><td /><td>request, or the chip internal flow control/buffering</td><td /></tr>
<tr><td /><td /><td /><td>scheme has been misconfigured.</td><td /></tr>
</table>
</div>

<div>
<p>TxPausePkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x38</p><p>Register Description: Tx Pause Packet Counter</p><p>Table 176: TxPausePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE events on a given port.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TxQPKTQ1</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x3c</p><p>Register Description: Tx Q1 Packet Counter</p><p>Table 177: TxQPKTQ1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS1, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ2</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x40</p><p>Register Description: Tx Q2 Packet Counter</p><p>Table 178: TxQPKTQ2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS2, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ3</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x44</p><p>Register Description: Tx Q3 Packet Counter</p><p>Table 179: TxQPKTQ3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS3, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ4</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x48</p><p>Register Description: Tx Q4 Packet Counter</p><p>Table 180: TxQPKTQ4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS4, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ5</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x4c</p><p>Register Description: Tx Q5 Packet Counter</p><p>Table 181: TxQPKTQ5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS5, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>RxOctets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x50</p><p>Register Description: Rx Packet Octets Counter</p><p>Table 182: RxOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The number of bytes of data received by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>(excluding preamble, but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>including bad packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxUndersizePkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x58</p><p>Register Description: Rx Under Size Packet Octets Counter</p><p>Table 183: RxUndersizePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are less than 64 bytes long (excluding</td><td /></tr>
<tr><td /><td /><td /><td>framing bits, but including the</td><td /></tr>
<tr><td /><td /><td /><td>FCS).</td><td /></tr>
</table>
</div>

<div>
<p>RxPausePkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x5c</p><p>Register Description: Rx Pause Packet Counter</p><p>Table 184: RxPausePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE frames received by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port. The PAUSE frame must have a valid MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame EtherType field (8808h), have a</td><td /></tr>
<tr><td /><td /><td /><td>destination MAC address of either the MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame reserved multicast address (01-80-</td><td /></tr>
<tr><td /><td /><td /><td>C2-00-00-01) or the unique MAC address</td><td /></tr>
<tr><td /><td /><td /><td>associated with the specific port, a valid PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>Opcode (0001), be a minimum of 64 bytes in</td><td /></tr>
<tr><td /><td /><td /><td>length (excluding preamble but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>and have a valid CRC. Although an IEEE 802.3-</td><td /></tr>
<tr><td /><td /><td /><td>compliant MAC is permitted to transmit PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames only when in full-duplex mode with flow</td><td /></tr>
<tr><td /><td /><td /><td>control enabled and with the transfer of PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames determined by the result of auto-</td><td /></tr>
<tr><td /><td /><td /><td>negotiation, an IEEE 802.3 MAC receiver is</td><td /></tr>
<tr><td /><td /><td /><td>required to count all received PAUSE frames,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of its half/full-duplex status. An</td><td /></tr>
<tr><td /><td /><td /><td>indication that a MAC is in half-duplex with the</td><td /></tr>
<tr><td /><td /><td /><td>RxPausePkts incrementing indicates a</td><td /></tr>
<tr><td /><td /><td /><td>noncompliant transmitting device on the</td><td /></tr>
<tr><td /><td /><td /><td>network.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts64Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x60</p><p>Register Description: Rx 64 Bytes Octets Counter</p><p>Table 185: RxPkts64Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts65to127Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x64</p><p>Register Description: Rx 65 to 127 Bytes Octets Counter</p><p>Table 186: RxPkts65to127Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 65 and 127 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts128to255Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x68</p><p>Register Description: Rx 128 to 255 Bytes Octets Counter</p><p>Table 187: RxPkts128to255Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 128 and 255 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts256to511Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x6c</p><p>Register Description: Rx 256 to 511 Bytes Octets Counter</p><p>Table 188: RxPkts256to511Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 256 and 511 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts512to1023Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x70</p><p>Register Description: Rx 512 to 1023 Bytes Octets Counter</p><p>Table 189: RxPkts512to1023Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 512 and 1023 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts1024toMaxPktOctets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x74</p><p>Register Description: Rx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 190: RxPkts1024toMaxPktOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 1024 and MaxPacket</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>RxOversizePkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x78</p><p>Register Description: Rx Over Size Packet Counter</p><p>Table 191: RxOversizePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are greater than standard max frame size.</td><td /></tr>
</table>
</div>

<div>
<p>RxJabbers</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x7c</p><p>Register Description: Rx Jabber Packet Counter</p><p>Table 192: RxJabbers</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>meet below frame length condition and have</td><td /></tr>
<tr><td /><td /><td /><td>either an FCS error or an alignment error.</td><td /></tr>
<tr><td /><td /><td /><td> 1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes. </td><td /></tr>
<tr><td /><td /><td /><td> 2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame. </td><td /></tr>
<tr><td /><td /><td /><td>frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged.</td><td /></tr>
</table>
</div>

<div>
<p>RxAlignmentErrors</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x80</p><p>Register Description: Rx Alignment Error Counter</p><p>Table 193: RxAlignmentErrors</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with a</td><td /></tr>
<tr><td /><td /><td /><td>nonintegral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>RxFCSErrors</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x84</p><p>Register Description: Rx FCS Error Counter</p><p>Table 194: RxFCSErrors</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with</td><td /></tr>
<tr><td /><td /><td /><td>an integral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>RxGoodOctets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x88</p><p>Register Description: Rx Good Packet Octet Counter</p><p>Table 195: RxGoodOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of bytes in all good packets</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>received by a port (excluding framing bits but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>RxDropPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x90</p><p>Register Description: Rx Drop Packet Counter</p><p>Table 196: RxDropPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as lack of input buffers) or were dropped due to</td><td /></tr>
<tr><td /><td /><td /><td>lack of resources before a determination of the</td><td /></tr>
<tr><td /><td /><td /><td>validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters.</td><td /></tr>
</table>
</div>

<div>
<p>RxUnicastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x94</p><p>Register Description: Rx Unicast Packet Counter</p><p>Table 197: RxUnicastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>RxMulticastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x98</p><p>Register Description: Rx Multicast Packet Counter</p><p>Table 198: RxMulticastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxBroadcastPkts</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0x9c</p><p>Register Description: Rx Broadcast Packet Counter</p><p>Table 199: RxBroadcastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to the broadcast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error broadcast packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxSAChanges</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xa0</p><p>Register Description: Rx SA Change Counter</p><p>Table 200: RxSAChanges</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times the SA of good receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packets has changed from the previous value. A</td><td /></tr>
<tr><td /><td /><td /><td>count greater than 1 generally indicates the port</td><td /></tr>
<tr><td /><td /><td /><td>is connected to a repeater-based network.</td><td /></tr>
</table>
</div>

<div>
<p>RxFragments</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xa4</p><p>Register Description: Rx Fragment Counter</p><p>Table 201: RxFragments</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>are less than 64 bytes (excluding framing bits)</td><td /></tr>
<tr><td /><td /><td /><td>and have either an FCS error or an alignment</td><td /></tr>
<tr><td /><td /><td /><td>error.</td><td /></tr>
</table>
</div>

<div>
<p>RxJumboPkt</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xa8</p><p>Register Description: Jumbo Packet Counter</p><p>Table 202: RxJumboPkt</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with frame size</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>greater than the Standard Maximum Size and</td><td /></tr>
<tr><td /><td /><td /><td>less than or equal to the Jumbo Frame Size,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of CRC or Alignment errors.</td><td /></tr>
<tr><td /><td /><td /><td>Note: InFrame count should count the JumboPkt</td><td /></tr>
<tr><td /><td /><td /><td>count with good CRC.</td><td /></tr>
</table>
</div>

<div>
<p>RxSymblErr</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xac</p><p>Register Description: Rx Symbol Error Counter</p><p>Table 203: RxSymblErr</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of times a valid length packet</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>was received at a port and at least one invalid</td><td /></tr>
<tr><td /><td /><td /><td>data symbol was detected. Counter increments</td><td /></tr>
<tr><td /><td /><td /><td>only once per carrier event and does not</td><td /></tr>
<tr><td /><td /><td /><td>increment on detection of collision during the</td><td /></tr>
<tr><td /><td /><td /><td>carrier event.</td><td /></tr>
</table>
</div>

<div>
<p>InRangeErrCount</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xb0</p><p>Register Description: InRangeErrCount Counter</p><p>Table 204: InRangeErrCount</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the following conditions.</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is between 46 and</td><td /></tr>
<tr><td /><td /><td /><td>1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received,</td><td /></tr>
<tr><td /><td /><td /><td>OR</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding).</td><td /></tr>
</table>
</div>

<div>
<p>OutRangeErrCount</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xb4</p><p>Register Description: OutRangeErrCount Counter</p><p>Table 205: OutRangeErrCount</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the value of Length/Type field is greater than</td><td /></tr>
<tr><td /><td /><td /><td>1500 and less than 1536.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_EVENT</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xb8</p><p>Register Description: EEE Low-Power Idle Event Registers</p><p>Table 206: EEE_LPI_EVENT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle event</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this is simply a count of the</td><td /></tr>
<tr><td /><td /><td /><td>number of times that the lowPowerAssert control</td><td /></tr>
<tr><td /><td /><td /><td>signal has been asserted for each MAC. In</td><td /></tr>
<tr><td /><td /><td /><td>symmetric mode, this is the count of the number</td><td /></tr>
<tr><td /><td /><td /><td>of times both lowPowerAssert and the</td><td /></tr>
<tr><td /><td /><td /><td>lowPowerIndicate (from the receive path) are</td><td /></tr>
<tr><td /><td /><td /><td>asserted simultaneously.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_DURATION</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xbc</p><p>Register Description: EEE Low-Power Idle Duration Registers</p><p>Table 207: EEE_LPI_DURATION</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle duration.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In symmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC/PHY is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1 usec.</td><td /></tr>
</table>
</div>

<div>
<p>RxDiscard</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xc0</p><p>Register Description: Rx Discard Counter</p><p>Table 208: RxDiscard</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were discarded by the Forwarding Process.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ6</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xc8</p><p>Register Description: Tx Q6 Packet Counter</p><p>Table 209: TxQPKTQ6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ7</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xcc</p><p>Register Description: Tx Q7 Packet Counter</p><p>Table 210: TxQPKTQ7</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts64Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xd0</p><p>Register Description: Tx 64 Bytes Octets Counter</p><p>Table 211: TxPkts64Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts65to127Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xd4</p><p>Register Description: Tx 65 to 127 Bytes Octets Counter</p><p>Table 212: TxPkts65to127Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 65 and 127</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts128to255Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xd8</p><p>Register Description: Tx 128 to 255 Bytes Octets Counter</p><p>Table 213: TxPkts128to255Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 128 and 255</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts256to511Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xdc</p><p>Register Description: Tx 256 to 511 Bytes Octets Counter</p><p>Table 214: TxPkts256to511Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 256 and 511</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts512to1023Octets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xe0</p><p>Register Description: Tx 512 to 1023 Bytes Octets Counter</p><p>Table 215: TxPkts512to1023Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 512 and 1023</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts1024toMaxPktOctets</p><p>Register Address: SPI Page 0x20-0x23, SPI Offset 0xe4</p><p>Register Description: Tx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 216: TxPkts1024toMaxPktOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 1024 and</td><td /></tr>
<tr><td /><td /><td /><td>MaxPacket bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxOctets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x00</p><p>Register Description: TxOctets</p><p>Table 218: TxOctets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of good bytes of data</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>transmitted by a port (excluding preamble, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>TxDropPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x08</p><p>Register Description: Tx Drop Packet Counter</p><p>Table 219: TxDropPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>This counter is increased every time a transmit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packet is dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as transmit FIFO underflow), or an internal MAC</td><td /></tr>
<tr><td /><td /><td /><td>sublayer transmit error not counted by either the</td><td /></tr>
<tr><td /><td /><td /><td>TxLateCollision or the TxExcessiveCollision</td><td /></tr>
<tr><td /><td /><td /><td>counters.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ0_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x0c</p><p>Register Description: Tx Q0 Packet Counter</p><p>Table 220: TxQPKTQ0_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS0, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxBroadcastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x10</p><p>Register Description: Tx Broadcast Packet Counter</p><p>Table 221: TxBroadcastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a broadcast address.</td><td /></tr>
<tr><td /><td /><td /><td>This counter does not include error broadcast</td><td /></tr>
<tr><td /><td /><td /><td>packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>TxMulticastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x14</p><p>Register Description: Tx Multicast Packet Counter</p><p>Table 222: TxMulticastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets</td><td /></tr>
<tr><td /><td /><td /><td>or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>TxUnicastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x18</p><p>Register Description: Tx Unicast Packet Counter</p><p>Table 223: TxUnicastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>TxCollisions_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x1c</p><p>Register Description: Tx Collision Counter</p><p>Table 224: TxCollisions_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of collisions experienced by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>during packet transmissions.</td><td /></tr>
</table>
</div>

<div>
<p>TxSingleCollision_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x20</p><p>Register Description: Tx Single Collision Counter</p><p>Table 225: TxSingleCollision_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced exactly one collision.</td><td /></tr>
</table>
</div>

<div>
<p>TxMultipleCollision_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x24</p><p>Register Description: Tx Multiple collision Counter</p><p>Table 226: TxMultipleCollision_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced more than one</td><td /></tr>
<tr><td /><td /><td /><td>collision.</td><td /></tr>
</table>
</div>

<div>
<p>TxDeferredTransmit_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x28</p><p>Register Description: Tx Deferred Transmit Counter</p><p>Table 227: TxDeferredTransmit_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets transmitted by a port for 0x0</td></tr>
<tr><td /><td /><td /><td>which the first transmission attempt is delayed</td><td /></tr>
<tr><td /><td /><td /><td>because the medium is busy.</td><td /></tr>
</table>
</div>

<div>
<p>TxLateCollision_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x2c</p><p>Register Description: Tx Late Collision Counter</p><p>Table 228: TxLateCollision_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times that a collision is detected</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>later than 512 bit-times into the transmission of a</td><td /></tr>
<tr><td /><td /><td /><td>packet.</td><td /></tr>
</table>
</div>

<div>
<p>TxExcessiveCollision_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x30</p><p>Register Description: Tx Excessive Collision Counter</p><p>Table 229: TxExcessiveCollision_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets that are not transmitted</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>from a port because the packet experienced 16</td><td /></tr>
<tr><td /><td /><td /><td>transmission attempts.</td><td /></tr>
</table>
</div>

<div>
<p>TxFrameInDisc_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x34</p><p>Register Description: Tx Fram IN Disc Counter</p><p>Table 230: TxFrameInDisc_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of valid packets received that are</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>discarded by the forwarding process due to lack</td><td /></tr>
<tr><td /><td /><td /><td>of space on an output queue. (Not maintained or</td><td /></tr>
<tr><td /><td /><td /><td>reported in the MIB counters and located in the</td><td /></tr>
<tr><td /><td /><td /><td>congestion management registers, page 0Ah.)</td><td /></tr>
<tr><td /><td /><td /><td>This attribute increments only if a network device</td><td /></tr>
<tr><td /><td /><td /><td>is not acting in compliance with a flow-control</td><td /></tr>
<tr><td /><td /><td /><td>request, or the chip internal flow control/buffering</td><td /></tr>
<tr><td /><td /><td /><td>scheme has been misconfigured.</td><td /></tr>
</table>
</div>

<div>
<p>TxPausePkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x38</p><p>Register Description: Tx Pause Packet Counter</p><p>Table 231: TxPausePkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE events on a given port.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TxQPKTQ1_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x3c</p><p>Register Description: Tx Q1 Packet Counter</p><p>Table 232: TxQPKTQ1_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS1, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ2_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x40</p><p>Register Description: Tx Q2 Packet Counter</p><p>Table 233: TxQPKTQ2_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS2, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ3_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x44</p><p>Register Description: Tx Q3 Packet Counter</p><p>Table 234: TxQPKTQ3_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS3, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ4_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x48</p><p>Register Description: Tx Q4 Packet Counter</p><p>Table 235: TxQPKTQ4_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS4, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ5_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x4c</p><p>Register Description: Tx Q5 Packet Counter</p><p>Table 236: TxQPKTQ5_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS5, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>RxOctets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x50</p><p>Register Description: Rx Packet Octets Counter</p><p>Table 237: RxOctets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The number of bytes of data received by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>(excluding preamble, but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>including bad packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxUndersizePkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x58</p><p>Register Description: Rx Under Size Packet Octets Counter</p><p>Table 238: RxUndersizePkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are less than 64 bytes long (excluding</td><td /></tr>
<tr><td /><td /><td /><td>framing bits, but including the</td><td /></tr>
<tr><td /><td /><td /><td>FCS).</td><td /></tr>
</table>
</div>

<div>
<p>RxPausePkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x5c</p><p>Register Description: Rx Pause Packet Counter</p><p>Table 239: RxPausePkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE frames received by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port. The PAUSE frame must have a valid MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame EtherType field (8808h), have a</td><td /></tr>
<tr><td /><td /><td /><td>destination MAC address of either the MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame reserved multicast address (01-80-</td><td /></tr>
<tr><td /><td /><td /><td>C2-00-00-01) or the unique MAC address</td><td /></tr>
<tr><td /><td /><td /><td>associated with the specific port, a valid PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>Opcode (0001), be a minimum of 64 bytes in</td><td /></tr>
<tr><td /><td /><td /><td>length (excluding preamble but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>and have a valid CRC. Although an IEEE 802.3-</td><td /></tr>
<tr><td /><td /><td /><td>compliant MAC is permitted to transmit PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames only when in full-duplex mode with flow</td><td /></tr>
<tr><td /><td /><td /><td>control enabled and with the transfer of PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames determined by the result of auto-</td><td /></tr>
<tr><td /><td /><td /><td>negotiation, an IEEE 802.3 MAC receiver is</td><td /></tr>
<tr><td /><td /><td /><td>required to count all received PAUSE frames,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of its half/full-duplex status. An</td><td /></tr>
<tr><td /><td /><td /><td>indication that a MAC is in half-duplex with the</td><td /></tr>
<tr><td /><td /><td /><td>RxPausePkts incrementing indicates a</td><td /></tr>
<tr><td /><td /><td /><td>noncompliant transmitting device on the</td><td /></tr>
<tr><td /><td /><td /><td>network.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts64Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x60</p><p>Register Description: Rx 64 Bytes Octets Counter</p><p>Table 240: RxPkts64Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts65to127Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x64</p><p>Register Description: Rx 65 to 127 Bytes Octets Counter</p><p>Table 241: RxPkts65to127Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 65 and 127 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts128to255Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x68</p><p>Register Description: Rx 128 to 255 Bytes Octets Counter</p><p>Table 242: RxPkts128to255Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 128 and 255 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts256to511Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x6c</p><p>Register Description: Rx 256 to 511 Bytes Octets Counter</p><p>Table 243: RxPkts256to511Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 256 and 511 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts512to1023Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x70</p><p>Register Description: Rx 512 to 1023 Bytes Octets Counter</p><p>Table 244: RxPkts512to1023Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 512 and 1023 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>RxPkts1024toMaxPktOctets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x74</p><p>Register Description: Rx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 245: RxPkts1024toMaxPktOctets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 1024 and MaxPacket</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>RxOversizePkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x78</p><p>Register Description: Rx Over Size Packet Counter</p><p>Table 246: RxOversizePkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are greater than standard max frame size.</td><td /></tr>
</table>
</div>

<div>
<p>RxJabbers_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x7c</p><p>Register Description: Rx Jabber Packet Counter</p><p>Table 247: RxJabbers_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>meet below frame length condition and have</td><td /></tr>
<tr><td /><td /><td /><td>either an FCS error or an alignment error.</td><td /></tr>
<tr><td /><td /><td /><td> 1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes. </td><td /></tr>
<tr><td /><td /><td /><td> 2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame. </td><td /></tr>
<tr><td /><td /><td /><td>frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged.</td><td /></tr>
</table>
</div>

<div>
<p>RxAlignmentErrors_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x80</p><p>Register Description: Rx Alignment Error Counter</p><p>Table 248: RxAlignmentErrors_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with a</td><td /></tr>
<tr><td /><td /><td /><td>nonintegral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>RxFCSErrors_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x84</p><p>Register Description: Rx FCS Error Counter</p><p>Table 249: RxFCSErrors_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with</td><td /></tr>
<tr><td /><td /><td /><td>an integral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>RxGoodOctets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x88</p><p>Register Description: Rx Good Packet Octet Counter</p><p>Table 250: RxGoodOctets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of bytes in all good packets</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>received by a port (excluding framing bits but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>RxDropPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x90</p><p>Register Description: Rx Drop Packet Counter</p><p>Table 251: RxDropPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as lack of input buffers) or were dropped due to</td><td /></tr>
<tr><td /><td /><td /><td>lack of resources before a determination of the</td><td /></tr>
<tr><td /><td /><td /><td>validity of the packet was able to be made (such as receive FIFO overflow). The counter is incremented only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters.</td><td /></tr>
</table>
</div>

<div>
<p>RxUnicastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x94</p><p>Register Description: Rx Unicast Packet Counter</p><p>Table 252: RxUnicastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>RxMulticastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x98</p><p>Register Description: Rx Multicast Packet Counter</p><p>Table 253: RxMulticastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxBroadcastPkts_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0x9c</p><p>Register Description: Rx Broadcast Packet Counter</p><p>Table 254: RxBroadcastPkts_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to the broadcast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error broadcast packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>RxSAChanges_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xa0</p><p>Register Description: Rx SA Change Counter</p><p>Table 255: RxSAChanges_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times the SA of good receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packets has changed from the previous value. A</td><td /></tr>
<tr><td /><td /><td /><td>count greater than 1 generally indicates the port</td><td /></tr>
<tr><td /><td /><td /><td>is connected to a repeater-based network.</td><td /></tr>
</table>
</div>

<div>
<p>RxFragments_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xa4</p><p>Register Description: Rx Fragment Counter</p><p>Table 256: RxFragments_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>are less than 64 bytes (excluding framing bits)</td><td /></tr>
<tr><td /><td /><td /><td>and have either an FCS error or an alignment</td><td /></tr>
<tr><td /><td /><td /><td>error.</td><td /></tr>
</table>
</div>

<div>
<p>RxJumboPkt_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xa8</p><p>Register Description: Jumbo Packet Counter</p><p>Table 257: RxJumboPkt_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with frame size</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>greater than the Standard Maximum Size and</td><td /></tr>
<tr><td /><td /><td /><td>less than or equal to the Jumbo Frame Size,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of CRC or Alignment errors.</td><td /></tr>
<tr><td /><td /><td /><td>Note: InFrame count should count the JumboPkt</td><td /></tr>
<tr><td /><td /><td /><td>count with good CRC.</td><td /></tr>
</table>
</div>

<div>
<p>RxSymblErr_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xac</p><p>Register Description: Rx Symbol Error Counter</p><p>Table 258: RxSymblErr_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of times a valid length packet</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>was received at a port and at least one invalid</td><td /></tr>
<tr><td /><td /><td /><td>data symbol was detected. Counter increments</td><td /></tr>
<tr><td /><td /><td /><td>only once per carrier event and does not</td><td /></tr>
<tr><td /><td /><td /><td>increment on detection of collision during the</td><td /></tr>
<tr><td /><td /><td /><td>carrier event.</td><td /></tr>
</table>
</div>

<div>
<p>InRangeErrCount_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xb0</p><p>Register Description: InRangeErrCount Counter</p><p>Table 259: InRangeErrCount_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the following conditions.</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is between 46 and</td><td /></tr>
<tr><td /><td /><td /><td>1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received,</td><td /></tr>
<tr><td /><td /><td /><td>OR</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding).</td><td /></tr>
</table>
</div>

<div>
<p>OutRangeErrCount_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xb4</p><p>Register Description: OutRangeErrCount Counter</p><p>Table 260: OutRangeErrCount_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the value of Length/Type field is greater than</td><td /></tr>
<tr><td /><td /><td /><td>1500 and less than 1536.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_EVENT_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xb8</p><p>Register Description: EEE Low-Power Idle Event Registers</p><p>Table 261: EEE_LPI_EVENT_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle event</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this is simply a count of the</td><td /></tr>
<tr><td /><td /><td /><td>number of times that the lowPowerAssert control</td><td /></tr>
<tr><td /><td /><td /><td>signal has been asserted for each MAC. In</td><td /></tr>
<tr><td /><td /><td /><td>symmetric mode, this is the count of the number</td><td /></tr>
<tr><td /><td /><td /><td>of times both lowPowerAssert and the</td><td /></tr>
<tr><td /><td /><td /><td>lowPowerIndicate (from the receive path) are</td><td /></tr>
<tr><td /><td /><td /><td>asserted simultaneously.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_DURATION_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xbc</p><p>Register Description: EEE Low-Power Idle Duration Registers</p><p>Table 262: EEE_LPI_DURATION_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle duration.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In symmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC/PHY is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1 usec.</td><td /></tr>
</table>
</div>

<div>
<p>RxDiscard_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xc0</p><p>Register Description: Rx Discard Counter</p><p>Table 263: RxDiscard_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were discarded by the Forwarding Process.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ6_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xc8</p><p>Register Description: Tx Q6 Packet Counter</p><p>Table 264: TxQPKTQ6_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxQPKTQ7_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xcc</p><p>Register Description: Tx Q7 Packet Counter</p><p>Table 265: TxQPKTQ7_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts64Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xd0</p><p>Register Description: Tx 64 Bytes Octets Counter</p><p>Table 266: TxPkts64Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts65to127Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xd4</p><p>Register Description: Tx 65 to 127 Bytes Octets Counter</p><p>Table 267: TxPkts65to127Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 65 and 127</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts128to255Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xd8</p><p>Register Description: Tx 128 to 255 Bytes Octets Counter</p><p>Table 268: TxPkts128to255Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 128 and 255</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts256to511Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xdc</p><p>Register Description: Tx 256 to 511 Bytes Octets Counter</p><p>Table 269: TxPkts256to511Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 256 and 511</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts512to1023Octets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xe0</p><p>Register Description: Tx 512 to 1023 Bytes Octets Counter</p><p>Table 270: TxPkts512to1023Octets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 512 and 1023</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>TxPkts1024toMaxPktOctets_IMP</p><p>Register Address: SPI Page 0x28, SPI Offset 0xe4</p><p>Register Description: Tx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 271: TxPkts1024toMaxPktOctets_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 1024 and</td><td /></tr>
<tr><td /><td /><td /><td>MaxPacket bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>QOS_GLOBAL_CTRL</p><p>Register Address: SPI Page 0x30, SPI Offset 0x00</p><p>Register Description: QoS Global Control Register</p><p>Table 273: QOS_GLOBAL_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>P8_AGGREGATION_MODE</td><td>R/W</td><td>When set the IMP operated as the uplink port to 0</td></tr>
<tr><td /><td /><td /><td>the upstream network processor and the COS is</td><td /></tr>
<tr><td /><td /><td /><td>decided from the TC based the normal packet</td><td /></tr>
<tr><td /><td /><td /><td>classification flow. Otherwise, the IMP operates</td><td /></tr>
<tr><td /><td /><td /><td>as the interface to the management CPU, and</td><td /></tr>
<tr><td /><td /><td /><td>the COS is decided based on the reasons for</td><td /></tr>
<tr><td /><td /><td /><td>forwarding the packet to the CPU.</td><td /></tr>
<tr><td>6:5</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4</td><td>P5_AGGREGATION_MODE</td><td>R/W</td><td>When set the Port5 operated as the uplink port to 0</td></tr>
<tr><td /><td /><td /><td>the upstream network processor and the COS is</td><td /></tr>
<tr><td /><td /><td /><td>decided from the TC based the normal packet</td><td /></tr>
<tr><td /><td /><td /><td>classification flow. Otherwise, the Port5 operates</td><td /></tr>
<tr><td /><td /><td /><td>as the interface to the management CPU, and</td><td /></tr>
<tr><td /><td /><td /><td>the COS is decided based on the reasons for</td><td /></tr>
<tr><td /><td /><td /><td>forwarding the packet to the CPU.</td><td /></tr>
<tr><td>3:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>QoS IEEE 802.1p Enable Register</p><p>Register Address: SPI Page 0x30, SPI Offset 0x04</p><p>Register Description: QoS 802.1P Enable Register</p><p>Table 274: QoS IEEE 802.1p Enable Register</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QOS_1P_EN</td><td>R/W</td><td>Enable 802.1p priority for individual ports.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 8:0 = Port 8~ Port 0.</td><td /></tr>
</table>
</div>

<div>
<p>QOS_EN_DIFFSERV</p><p>Register Address: SPI Page 0x30, SPI Offset 0x06</p><p>Register Description: QoS DiffServ Enable Register</p><p>Table 275: QOS_EN_DIFFSERV</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QOS_EN_DIFFSERV</td><td>R/W</td><td>Enable DiffServ priority for individual ports.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 8:0 = Port 8~ Port 0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_PCP2TC_DEI0</p><p>Register Address: SPI Page 0x30, SPI Offset 0x10</p><p>Register Description: Port N PCP to TC Map for DEI 0 Register</p><p>Table 276: PN_PCP2TC_DEI0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:21</td><td>TAG111_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x7</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 111</td><td /></tr>
<tr><td>20:18</td><td>TAG110_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x6</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 110</td><td /></tr>
<tr><td>17:15</td><td>TAG101_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x5</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 101</td><td /></tr>
<tr><td>14:12</td><td>TAG100_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 100</td><td /></tr>
<tr><td>11:9</td><td>TAG011_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 011</td><td /></tr>
<tr><td>8:6</td><td>TAG010_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 010</td><td /></tr>
<tr><td>5:3</td><td>TAG001_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 001</td><td /></tr>
<tr><td>2:0</td><td>TAG000_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 000</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PCP2TC_DEI0</p><p>Register Address: SPI Page 0x30, SPI Offset 0x2c</p><p>Register Description: Port 8 (IMP) PCP to TC Map for DEI 0 Register</p><p>Table 277: IMP_PCP2TC_DEI0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:21</td><td>TAG111_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x7</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 111</td><td /></tr>
<tr><td>20:18</td><td>TAG110_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x6</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 110</td><td /></tr>
<tr><td>17:15</td><td>TAG101_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x5</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 101</td><td /></tr>
<tr><td>14:12</td><td>TAG100_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 100</td><td /></tr>
<tr><td>11:9</td><td>TAG011_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 011</td><td /></tr>
<tr><td>8:6</td><td>TAG010_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 010</td><td /></tr>
<tr><td>5:3</td><td>TAG001_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 001</td><td /></tr>
<tr><td>2:0</td><td>TAG000_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 000</td><td /></tr>
</table>
</div>

<div>
<p>QOS_DIFF_DSCP0</p><p>Register Address: SPI Page 0x30, SPI Offset 0x30</p><p>Register Description: DiffServ Priority Map 0 Register</p><p>Table 278: QOS_DIFF_DSCP0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:45</td><td>PRI_DSCP_001111</td><td>R/W</td><td>DiffServ DSCP== 001111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>44:42</td><td>PRI_DSCP_001110</td><td>R/W</td><td>DiffServ DSCP== 001110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>41:39</td><td>PRI_DSCP_001101</td><td>R/W</td><td>DiffServ DSCP== 001101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>38:36</td><td>PRI_DSCP_001100</td><td>R/W</td><td>DiffServ DSCP== 001100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>35:33</td><td>PRI_DSCP_001011</td><td>R/W</td><td>DiffServ DSCP== 001011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>32:30</td><td>PRI_DSCP_001010</td><td>R/W</td><td>DiffServ DSCP== 001010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>29:27</td><td>PRI_DSCP_001001</td><td>R/W</td><td>DiffServ DSCP== 001001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>26:24</td><td>PRI_DSCP_001000</td><td>R/W</td><td>DiffServ DSCP== 001000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>23:21</td><td>PRI_DSCP_000111</td><td>R/W</td><td>DiffServ DSCP== 000111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>20:18</td><td>PRI_DSCP_000110</td><td>R/W</td><td>DiffServ DSCP== 000110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>17:15</td><td>PRI_DSCP_000101</td><td>R/W</td><td>DiffServ DSCP== 000101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>14:12</td><td>PRI_DSCP_000100</td><td>R/W</td><td>DiffServ DSCP== 000100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>11:9</td><td>PRI_DSCP_000011</td><td>R/W</td><td>DiffServ DSCP== 000011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>8:6</td><td>PRI_DSCP_000010</td><td>R/W</td><td>DiffServ DSCP== 000010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>5:3</td><td>PRI_DSCP_000001</td><td>R/W</td><td>DiffServ DSCP== 000001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>2:0</td><td>PRI_DSCP_000000</td><td>R/W</td><td>DiffServ DSCP== 000000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
</table>
</div>

<div>
<p>QOS_DIFF_DSCP1</p><p>Register Address: SPI Page 0x30, SPI Offset 0x36</p><p>Register Description: DiffServ Priority Map 1 Register</p><p>Table 279: QOS_DIFF_DSCP1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:45</td><td>PRI_DSCP_011111</td><td>R/W</td><td>DiffServ DSCP== 011111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>44:42</td><td>PRI_DSCP_011110</td><td>R/W</td><td>DiffServ DSCP== 011110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>41:39</td><td>PRI_DSCP_011101</td><td>R/W</td><td>DiffServ DSCP== 011101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>38:36</td><td>PRI_DSCP_011100</td><td>R/W</td><td>DiffServ DSCP== 011100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>35:33</td><td>PRI_DSCP_011011</td><td>R/W</td><td>DiffServ DSCP== 011011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>32:30</td><td>PRI_DSCP_011010</td><td>R/W</td><td>DiffServ DSCP== 011010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>29:27</td><td>PRI_DSCP_011001</td><td>R/W</td><td>DiffServ DSCP== 011001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>26:24</td><td>PRI_DSCP_011000</td><td>R/W</td><td>DiffServ DSCP== 011000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>23:21</td><td>PRI_DSCP_010111</td><td>R/W</td><td>DiffServ DSCP== 010111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>20:18</td><td>PRI_DSCP_010110</td><td>R/W</td><td>DiffServ DSCP== 010110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>17:15</td><td>PRI_DSCP_010101</td><td>R/W</td><td>DiffServ DSCP== 010101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>14:12</td><td>PRI_DSCP_010100</td><td>R/W</td><td>DiffServ DSCP== 010100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>11:9</td><td>PRI_DSCP_010011</td><td>R/W</td><td>DiffServ DSCP== 010011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>8:6</td><td>PRI_DSCP_010010</td><td>R/W</td><td>DiffServ DSCP== 010010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>5:3</td><td>PRI_DSCP_010001</td><td>R/W</td><td>DiffServ DSCP== 010001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>2:0</td><td>PRI_DSCP_010000</td><td>R/W</td><td>DiffServ DSCP== 010000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
</table>
</div>

<div>
<p>QOS_DIFF_DSCP2</p><p>Register Address: SPI Page 0x30, SPI Offset 0x3c</p><p>Register Description: DiffServ Priority Map 2 Register</p><p>Table 280: QOS_DIFF_DSCP2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:45</td><td>PRI_DSCP_101111</td><td>R/W</td><td>DiffServ DSCP== 101111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>44:42</td><td>PRI_DSCP_101110</td><td>R/W</td><td>DiffServ DSCP== 101110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>41:39</td><td>PRI_DSCP_101101</td><td>R/W</td><td>DiffServ DSCP== 101101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>38:36</td><td>PRI_DSCP_101100</td><td>R/W</td><td>DiffServ DSCP== 101100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>35:33</td><td>PRI_DSCP_101011</td><td>R/W</td><td>DiffServ DSCP== 101011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>32:30</td><td>PRI_DSCP_101010</td><td>R/W</td><td>DiffServ DSCP== 101010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>29:27</td><td>PRI_DSCP_101001</td><td>R/W</td><td>DiffServ DSCP== 101001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>26:24</td><td>PRI_DSCP_101000</td><td>R/W</td><td>DiffServ DSCP== 101000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>23:21</td><td>PRI_DSCP_100111</td><td>R/W</td><td>DiffServ DSCP== 000111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>20:18</td><td>PRI_DSCP_100110</td><td>R/W</td><td>DiffServ DSCP== 100110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>17:15</td><td>PRI_DSCP_100101</td><td>R/W</td><td>DiffServ DSCP== 100101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>14:12</td><td>PRI_DSCP_100100</td><td>R/W</td><td>DiffServ DSCP== 100100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>11:9</td><td>PRI_DSCP_100011</td><td>R/W</td><td>DiffServ DSCP== 100011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>8:6</td><td>PRI_DSCP_100010</td><td>R/W</td><td>DiffServ DSCP== 100010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>5:3</td><td>PRI_DSCP_100001</td><td>R/W</td><td>DiffServ DSCP== 100001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>2:0</td><td>PRI_DSCP_100000</td><td>R/W</td><td>DiffServ DSCP== 100000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
</table>
</div>

<div>
<p>QOS_DIFF_DSCP3</p><p>Register Address: SPI Page 0x30, SPI Offset 0x42</p><p>Register Description: DiffServ Priority Map 3 Register</p><p>Table 281: QOS_DIFF_DSCP3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:45</td><td>PRI_DSCP_111111</td><td>R/W</td><td>DiffServ DSCP== 111111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>44:42</td><td>PRI_DSCP_111110</td><td>R/W</td><td>DiffServ DSCP== 111110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>41:39</td><td>PRI_DSCP_111101</td><td>R/W</td><td>DiffServ DSCP== 111101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>38:36</td><td>PRI_DSCP_111100</td><td>R/W</td><td>DiffServ DSCP== 111100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>35:33</td><td>PRI_DSCP_111011</td><td>R/W</td><td>DiffServ DSCP== 111011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>32:30</td><td>PRI_DSCP_111010</td><td>R/W</td><td>DiffServ DSCP== 111010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>29:27</td><td>PRI_DSCP_111001</td><td>R/W</td><td>DiffServ DSCP== 111001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>26:24</td><td>PRI_DSCP_111000</td><td>R/W</td><td>DiffServ DSCP== 111000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>23:21</td><td>PRI_DSCP_110111</td><td>R/W</td><td>DiffServ DSCP== 110111 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>20:18</td><td>PRI_DSCP_110110</td><td>R/W</td><td>DiffServ DSCP== 110110 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>17:15</td><td>PRI_DSCP_110101</td><td>R/W</td><td>DiffServ DSCP== 110101 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>14:12</td><td>PRI_DSCP_110100</td><td>R/W</td><td>DiffServ DSCP== 110100 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>11:9</td><td>PRI_DSCP_110011</td><td>R/W</td><td>DiffServ DSCP== 110011 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>8:6</td><td>PRI_DSCP_110010</td><td>R/W</td><td>DiffServ DSCP== 110010 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>5:3</td><td>PRI_DSCP_110001</td><td>R/W</td><td>DiffServ DSCP== 110001 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
<tr><td>2:0</td><td>PRI_DSCP_110000</td><td>R/W</td><td>DiffServ DSCP== 110000 to Priority ID map</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Register.</td><td /></tr>
</table>
</div>

<div>
<p>PID2TC</p><p>Register Address: SPI Page 0x30, SPI Offset 0x48</p><p>Register Description: Port ID to TC Map Register</p><p>Table 282: PID2TC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:27</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>26:0</td><td>PID2TC</td><td>R/W</td><td>Port to TC mapping table entry corresponding to 0x0</td></tr>
<tr><td /><td /><td /><td>the ingress port on which the packet was</td><td /></tr>
<tr><td /><td /><td /><td>received.</td><td /></tr>
<tr><td /><td /><td /><td>bit[26:24]: TC mapping for port 8.</td><td /></tr>
<tr><td /><td /><td /><td>bit[23:21]: TC mapping for port 7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[20:18]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[17:15]: TC mapping for port 5.</td><td /></tr>
<tr><td /><td /><td /><td>bit[14:12]: TC mapping for port 4.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11:9]: TC mapping for port 3.</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:6]: TC mapping for port 2.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:3]: TC mapping for port 1.</td><td /></tr>
<tr><td /><td /><td /><td>bit[2:0]: TC mapping for port 0.</td><td /></tr>
</table>
</div>

<div>
<p>TC_SEL_TABLE</p><p>Register Address: SPI Page 0x30, SPI Offset 0x50</p><p>Register Description: Port N TC Select Table Register</p><p>Table 283: TC_SEL_TABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>TC_SEL_7</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>13:12</td><td>TC_SEL_6</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>11:10</td><td>TC_SEL_5</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>9:8</td><td>TC_SEL_4</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>7:6</td><td>TC_SEL_3</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>5:4</td><td>TC_SEL_2</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>3:2</td><td>TC_SEL_1</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>1:0</td><td>TC_SEL_0</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_TC_SEL_TABLE</p><p>Register Address: SPI Page 0x30, SPI Offset 0x60</p><p>Register Description: Port 8 TC Select Table Register</p><p>Table 284: IMP_TC_SEL_TABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>TC_SEL_7</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>13:12</td><td>TC_SEL_6</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>11:10</td><td>TC_SEL_5</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>9:8</td><td>TC_SEL_4</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>7:6</td><td>TC_SEL_3</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>5:4</td><td>TC_SEL_2</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>3:2</td><td>TC_SEL_1</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision</td><td /></tr>
<tr><td /><td /><td /><td>source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
<tr><td>1:0</td><td>TC_SEL_0</td><td>R/W</td><td>A lookup table is indexed by the internal flags,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>including IP packet, trusted tagged packet, and</td><td /></tr>
<tr><td /><td /><td /><td>static MAC destination to select the TC decision source.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: PID2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: DA2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: PCP2TC.</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: DSCP2TC.</td><td /></tr>
</table>
</div>

<div>
<p>CPU2COS_MAP</p><p>Register Address: SPI Page 0x30, SPI Offset 0x64</p><p>Register Description: CPU to COS Mapping Register</p><p>Table 285: CPU2COS_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:15</td><td>EXCPT_PRCS</td><td>R/W</td><td>The packet forwarded to the CPU for Exception 0x0</td></tr>
<tr><td /><td /><td /><td>Processing reason. The COS selection is based</td><td /></tr>
<tr><td /><td /><td /><td>on the highest COS values among all the reasons for the packet.</td><td /></tr>
<tr><td>14:12</td><td>PRTC_SNOOP</td><td>R/W</td><td>The packet forwarded to the CPU for Protocol</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Snooping reason. The COS selection is based</td><td /></tr>
<tr><td /><td /><td /><td>on the highest COS values among all the</td><td /></tr>
<tr><td /><td /><td /><td>reasons for the packet.</td><td /></tr>
<tr><td>11:9</td><td>PRTC_TRMNT</td><td>R/W</td><td>The packet forwarded to the CPU for Protocol</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Termination reason. The COS selection is based</td><td /></tr>
<tr><td /><td /><td /><td>on the highest COS values among all the</td><td /></tr>
<tr><td /><td /><td /><td>reasons for the packet.</td><td /></tr>
<tr><td>8:6</td><td>SW_FLD</td><td>R/W</td><td>The packet forwarded to the CPU for Switching/ 0x0</td></tr>
<tr><td /><td /><td /><td>Flooding reason. The COS selection is based on</td><td /></tr>
<tr><td /><td /><td /><td>the highest COS values among all the reasons</td><td /></tr>
<tr><td /><td /><td /><td>for the packet.</td><td /></tr>
<tr><td>5:3</td><td>SA_LRN</td><td>R/W</td><td>The packet forwarded to the CPU for SA</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Learning reason.The COS selection is based on</td><td /></tr>
<tr><td /><td /><td /><td>the highest COS values among all the reasons</td><td /></tr>
<tr><td /><td /><td /><td>for the packet.</td><td /></tr>
<tr><td>2:0</td><td>MIRROR</td><td>R/W</td><td>The packet forwarded to the CPU for mirroring</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>reason. The COS selection is based on the</td><td /></tr>
<tr><td /><td /><td /><td>highest COS values among all the reasons for the packet.</td><td /></tr>
</table>
</div>

<div>
<p>PN_TC2COS_MAP</p><p>Register Address: SPI Page 0x30, SPI Offset 0x70</p><p>Register Description: Port N TC to COS Mapping Register</p><p>Table 286: PN_TC2COS_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>BCAST_DLF_DROP_TC</td><td>R/W</td><td>Broadcast and DLF Packet Drop Control for</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>each TC</td><td /></tr>
<tr><td /><td /><td /><td>When the bit is enabled, the broadcast and DLF</td><td /></tr>
<tr><td /><td /><td /><td>(Unicast and Multicast) packet for this TC will be</td><td /></tr>
<tr><td /><td /><td /><td>dropped.</td><td /></tr>
<tr><td /><td /><td /><td>0: Drop Disable</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop Enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit[31]: TC is 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[30]: TC is 6</td><td /></tr>
<tr><td /><td /><td /><td>Bit[29]: TC is 5</td><td /></tr>
<tr><td /><td /><td /><td>Bit[28]: TC is 4</td><td /></tr>
<tr><td /><td /><td /><td>Bit[27]: TC is 3</td><td /></tr>
<tr><td /><td /><td /><td>Bit[26]: TC is 2</td><td /></tr>
<tr><td /><td /><td /><td>Bit[25]: TC is 1</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: TC is 0</td><td /></tr>
<tr><td>23:21</td><td>PRT111_TO_QID</td><td>R/W</td><td>*** Note that ***</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Queue ID 0: 000</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 1: 001</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 2: 010</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 3: 011</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 4: 100</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 5: 101</td><td /></tr>
<tr><td /><td /><td /><td>Priority ID 111 mapped to TX Queue ID.</td><td /></tr>
<tr><td>20:18</td><td>PRT110_TO_QID</td><td>R/W</td><td>Priority ID 110 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>17:15</td><td>PRT101_TO_QID</td><td>R/W</td><td>Priority ID 101 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>14:12</td><td>PRT100_TO_QID</td><td>R/W</td><td>Priority ID 100 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>11:9</td><td>PRT011_TO_QID</td><td>R/W</td><td>Priority ID 011 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>8:6</td><td>PRT010_TO_QID</td><td>R/W</td><td>Priority ID 010 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>5:3</td><td>PRT001_TO_QID</td><td>R/W</td><td>Priority ID 001 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>2:0</td><td>PRT000_TO_QID</td><td>R/W</td><td>Priority ID 000 mapped to TX Queue ID.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>IMP_TC2COS_MAP</p><p>Register Address: SPI Page 0x30, SPI Offset 0x90</p><p>Register Description: Port 8 TC to COS Mapping Register</p><p>Table 287: IMP_TC2COS_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>BCAST_DLF_DROP_TC</td><td>R/W</td><td>Broadcast and DLF Packet Drop Control for</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>each TC</td><td /></tr>
<tr><td /><td /><td /><td>When the bit is enabled, the broadcast and DLF</td><td /></tr>
<tr><td /><td /><td /><td>(Unicast and Multicast) packet for this TC will be</td><td /></tr>
<tr><td /><td /><td /><td>dropped.</td><td /></tr>
<tr><td /><td /><td /><td>0: Drop Disable</td><td /></tr>
<tr><td /><td /><td /><td>1: Drop Enable</td><td /></tr>
<tr><td /><td /><td /><td>Bit[31]: TC is 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[30]: TC is 6</td><td /></tr>
<tr><td /><td /><td /><td>Bit[29]: TC is 5</td><td /></tr>
<tr><td /><td /><td /><td>Bit[28]: TC is 4</td><td /></tr>
<tr><td /><td /><td /><td>Bit[27]: TC is 3</td><td /></tr>
<tr><td /><td /><td /><td>Bit[26]: TC is 2</td><td /></tr>
<tr><td /><td /><td /><td>Bit[25]: TC is 1</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: TC is 0</td><td /></tr>
<tr><td>23:21</td><td>PRT111_TO_QID</td><td>R/W</td><td>*** Note that ***</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Queue ID 0: 000</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 1: 001</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 2: 010</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 3: 011</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 4: 100</td><td /></tr>
<tr><td /><td /><td /><td>Queue ID 5: 101</td><td /></tr>
<tr><td /><td /><td /><td>Priority ID 111 mapped to TX Queue ID.</td><td /></tr>
<tr><td>20:18</td><td>PRT110_TO_QID</td><td>R/W</td><td>Priority ID 110 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>17:15</td><td>PRT101_TO_QID</td><td>R/W</td><td>Priority ID 101 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>14:12</td><td>PRT100_TO_QID</td><td>R/W</td><td>Priority ID 100 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>11:9</td><td>PRT011_TO_QID</td><td>R/W</td><td>Priority ID 011 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>8:6</td><td>PRT010_TO_QID</td><td>R/W</td><td>Priority ID 010 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>5:3</td><td>PRT001_TO_QID</td><td>R/W</td><td>Priority ID 001 mapped to TX Queue ID.</td><td>0x0</td></tr>
<tr><td>2:0</td><td>PRT000_TO_QID</td><td>R/W</td><td>Priority ID 000 mapped to TX Queue ID.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>PN_PCP2TC_DEI1</p><p>Register Address: SPI Page 0x30, SPI Offset 0xb0</p><p>Register Description: Port N PCP to TC Map for DEI 1 Register</p><p>Table 288: PN_PCP2TC_DEI1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:21</td><td>TAG111_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x7</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 111</td><td /></tr>
<tr><td>20:18</td><td>TAG110_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x6</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 110</td><td /></tr>
<tr><td>17:15</td><td>TAG101_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x5</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 101</td><td /></tr>
<tr><td>14:12</td><td>TAG100_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 100</td><td /></tr>
<tr><td>11:9</td><td>TAG011_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 011</td><td /></tr>
<tr><td>8:6</td><td>TAG010_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 010</td><td /></tr>
<tr><td>5:3</td><td>TAG001_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 001</td><td /></tr>
<tr><td>2:0</td><td>TAG000_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 000</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PCP2TC_DEI1</p><p>Register Address: SPI Page 0x30, SPI Offset 0xcc</p><p>Register Description: Port 8 (IMP) PCP to TC Map for DEI 1 Register</p><p>Table 289: IMP_PCP2TC_DEI1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:24</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:21</td><td>TAG111_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x7</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 111</td><td /></tr>
<tr><td>20:18</td><td>TAG110_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x6</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 110</td><td /></tr>
<tr><td>17:15</td><td>TAG101_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x5</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 101</td><td /></tr>
<tr><td>14:12</td><td>TAG100_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 100</td><td /></tr>
<tr><td>11:9</td><td>TAG011_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 011</td><td /></tr>
<tr><td>8:6</td><td>TAG010_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x2</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 010</td><td /></tr>
<tr><td>5:3</td><td>TAG001_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 001</td><td /></tr>
<tr><td>2:0</td><td>TAG000_PRI_MAP</td><td>R/W</td><td>Priority Map for DEI is equal to 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The TC value is mapped from the 802.1P/1Q</td><td /></tr>
<tr><td /><td /><td /><td>Priority Tag field with 000</td><td /></tr>
</table>
</div>

<div>
<p>PORT_VLAN_CTL</p><p>Register Address: SPI Page 0x31, SPI Offset 0x00</p><p>Register Description: PORT N VLAN Control Register</p><p>Table 291: PORT_VLAN_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_EGRESS_EN</td><td>R/W</td><td>Per bit per port VLAN forwarding vector.</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5: Port 5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0-3: Port 0-3.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_VLAN_CTL_IMP</p><p>Register Address: SPI Page 0x31, SPI Offset 0x10</p><p>Register Description: PORT 8 VLAN Control Register</p><p>Table 292: PORT_VLAN_CTL_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_EGRESS_EN</td><td>R/W</td><td>Per bit per port VLAN forwarding vector.</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>A bit mask corresponding to the physical ports on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5: Port 5.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0-3: Port 0-3.</td><td /></tr>
</table>
</div>

<div>
<p>MAC_TRUNK_CTL</p><p>Register Address: SPI Page 0x32, SPI Offset 0x00</p><p>Register Description: MAC Trunk Control Register</p><p>Table 294: MAC_TRUNK_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:4</td><td>SERVER_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3</td><td>EN_TRUNK_LOCAL</td><td>R/W</td><td>Enable Mac trunking.</td><td>0</td></tr>
<tr><td /><td /><td /><td>The chip support 2 trunking groups. The trunking</td><td /></tr>
<tr><td /><td /><td /><td>group can support up to 4 ports as defined</td><td /></tr>
<tr><td /><td /><td /><td>trunking group register.</td><td /></tr>
<tr><td>2</td><td>SERVER_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>1:0</td><td>HASH_SEL</td><td>R/W</td><td>index selection</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00 = Use hash ((VLAN_ID + MAC_DA) ^</td><td /></tr>
<tr><td /><td /><td /><td>(VLAN_ID + MAC_SA)) to generate index.</td><td /></tr>
<tr><td /><td /><td /><td>01 = Use hash (VLAN_ID + MAC_DA) to</td><td /></tr>
<tr><td /><td /><td /><td>generate index.</td><td /></tr>
<tr><td /><td /><td /><td>10 = Use hash (VLAN_ID + MAC_SA) to generate index.</td><td /></tr>
<tr><td /><td /><td /><td>11 = Illegal state.</td><td /></tr>
</table>
</div>

<div>
<p>TRUNK_GRP_CTL</p><p>Register Address: SPI Page 0x32, SPI Offset 0x10</p><p>Register Description: Trunk N Group Control Register</p><p>Table 295: TRUNK_GRP_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>EN_TRUNK_GRP</td><td>R/W</td><td>Trunk Group Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1</td><td>= Enable trunk group.</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Disable trunk_group</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: IMP port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bits[5:0]: port 5-0.</td><td /></tr>
</table>
</div>

<div>
<p>VLAN_CTRL0</p><p>Register Address: SPI Page 0x34, SPI Offset 0x00</p><p>Register Description: 802.1Q VLAN Control 0 Registers</p><p>Table 297: VLAN_CTRL0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>VLAN_EN</td><td>R/W</td><td>When set to 1, the 802.1Q VLAN function will be 0</td></tr>
<tr><td /><td /><td /><td>enabled.</td><td /></tr>
<tr><td /><td /><td /><td>This bit must be set if double tagging (dt_mode</td><td /></tr>
<tr><td /><td /><td /><td>or idt_mode) is enable.</td><td /></tr>
<tr><td>6:5</td><td>VLAN_LEARN_MODE</td><td>R/W</td><td>00: SVL (Shared VLAN Learning Mode) (MAC</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>used to hash ARL table).</td><td /></tr>
<tr><td /><td /><td /><td>11:IVL(Individual VLAN Learning Mode) (MAC</td><td /></tr>
<tr><td /><td /><td /><td>and VID used to hash ARL table).</td><td /></tr>
<tr><td /><td /><td /><td>10 = illegal Setting.</td><td /></tr>
<tr><td /><td /><td /><td>01 = illegal Setting.</td><td /></tr>
<tr><td /><td /><td /><td>This rule applies to 1Q enable mode. dt_mode</td><td /></tr>
<tr><td /><td /><td /><td>and idt_mode.</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When SVL mode (00) is selected,</td><td /></tr>
<tr><td /><td /><td /><td>1. the VID in the ARL table will be learned to 0 in</td><td /></tr>
<tr><td /><td /><td /><td>the hardware SA learning stage.</td><td /></tr>
<tr><td /><td /><td /><td>2. the VID (0) should be programmed in the</td><td /></tr>
<tr><td /><td /><td /><td>VLAN table.</td><td /></tr>
<tr><td>4</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>3</td><td>CHANGE_1Q_VID</td><td>R/W</td><td>Change 1Q VID to PVID</td><td>0</td></tr>
<tr><td /><td /><td /><td>This bit controls whether to replace 1Q VID to</td><td /></tr>
<tr><td /><td /><td /><td>PVID.</td><td /></tr>
<tr><td /><td /><td /><td>(This bit can't be set in iDT_mode)</td><td /></tr>
<tr><td /><td /><td /><td>For example,</td><td /></tr>
<tr><td /><td /><td /><td>when this bit is zero:</td><td /></tr>
<tr><td /><td /><td /><td>No change for 1Q/ISP tag if VID!=0.</td><td /></tr>
<tr><td /><td /><td /><td>when this bit is one:</td><td /></tr>
<tr><td /><td /><td /><td>a.For a single tag frame with VID!=0, change the</td><td /></tr>
<tr><td /><td /><td /><td>VID to PVID.</td><td /></tr>
<tr><td /><td /><td /><td>b.For a double tag frame with outer tag VID!=0,</td><td /></tr>
<tr><td /><td /><td /><td>change the outer tag VID to PVID.</td><td /></tr>
<tr><td>2</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>1</td><td>CHANGE_1P_VID_OUTER</td><td>R/W</td><td>Change Outer 1P VID to PVID</td><td>1</td></tr>
<tr><td /><td /><td /><td>This bit controls whether to replace Ingress</td><td /></tr>
<tr><td /><td /><td /><td>Outer 1P VID.</td><td /></tr>
<tr><td /><td /><td /><td>(ingress VID=12'h000) to PVID</td><td /></tr>
<tr><td /><td /><td /><td>For example</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is zero:</td><td /></tr>
<tr><td /><td /><td /><td>Do not change the Outer tag VID when this bit is one:</td><td /></tr>
<tr><td /><td /><td /><td>a.For a single tag frame with VID==0, change the VID to PVID</td><td /></tr>
<tr><td /><td /><td /><td>b.For a double tag frame with VID==0, change the outer tag VID to PVID.</td><td /></tr>
<tr><td>0</td><td>CHANGE_1P_VID_INNER</td><td>R/W</td><td>Change Inner 1P VID to PVID</td><td>1</td></tr>
<tr><td /><td /><td /><td>This bit controls whether to replace Ingress Inner</td><td /></tr>
<tr><td /><td /><td /><td>1P VID.</td><td /></tr>
<tr><td /><td /><td /><td>(ingress VID=12'h000) to PVID</td><td /></tr>
<tr><td /><td /><td /><td>For example</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is zero: (Falcon DT mode</td><td /></tr>
<tr><td /><td /><td /><td>compatible)</td><td /></tr>
<tr><td /><td /><td /><td>Do not change the Inner tag VID</td><td /></tr>
<tr><td /><td /><td /><td>when this bit is one:</td><td /></tr>
<tr><td /><td /><td /><td>For a double tag frame with the inner tag</td><td /></tr>
<tr><td /><td /><td /><td>VID==0, change the inner tag VID to PVID.</td><td /></tr>
</table>
</div>

<div>
<p>VLAN_CTRL1</p><p>Register Address: SPI Page 0x34, SPI Offset 0x01</p><p>Register Description: 802.1Q VLAN Control 1 Registers</p><p>Table 298: VLAN_CTRL1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED_3</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>EN_IPMC_BYPASS_UNTAG</td><td>R/W</td><td>When deasserted, the IPMC frames tag/untag</td><td>0</td></tr>
<tr><td /><td /><td /><td>will be controlled by V_untagmap.</td><td /></tr>
<tr><td /><td /><td /><td>When asserted, The IPMC frames will be</td><td /></tr>
<tr><td /><td /><td /><td>preserved tagged type of frame as follow,</td><td /></tr>
<tr><td /><td /><td /><td>1.Untagged frame on ingress -&gt; Untagged frame</td><td /></tr>
<tr><td /><td /><td /><td>on egress.</td><td /></tr>
<tr><td /><td /><td /><td>2.Tagged frame on ingress -&gt; Tagged frame on</td><td /></tr>
<tr><td /><td /><td /><td>egress.</td><td /></tr>
<tr><td /><td /><td /><td>**This rule do not apply to MII_manage or</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td>5</td><td>EN_IPMC_BYPASS_FWDMAP</td><td>R/W</td><td>When asserted will not check IPMC frame with</td><td>0</td></tr>
<tr><td /><td /><td /><td>V_fwdmap.</td><td /></tr>
<tr><td /><td /><td /><td>This rule applies to 1Q enable, dt_mode and</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td>4</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td /><td /><td /><td>It's illegal to set 1.</td><td /></tr>
<tr><td>3</td><td>EN_RSV_MCAST_UNTAG</td><td>R/W</td><td>When asserted, reserved multicast frames tag/</td><td>0</td></tr>
<tr><td /><td /><td /><td>untag will be controlled by v_untagmap.</td><td /></tr>
<tr><td /><td /><td /><td>When deasserted, reserved multicast frames will</td><td /></tr>
<tr><td /><td /><td /><td>be preserved tagged type of frame as follow,</td><td /></tr>
<tr><td /><td /><td /><td>1.Untagged frame on ingress -&gt; Untagged frame</td><td /></tr>
<tr><td /><td /><td /><td>on egress.</td><td /></tr>
<tr><td /><td /><td /><td>2.Tagged frame on ingress -&gt; Tagged frame on</td><td /></tr>
<tr><td /><td /><td /><td>egress.</td><td /></tr>
<tr><td /><td /><td /><td>**This rule do not apply to MII_manage or</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td /><td /><td /><td>**Reserved multicast frames except GMRP amd</td><td /></tr>
<tr><td /><td /><td /><td>GVRP.</td><td /></tr>
<tr><td>2</td><td>EN_RSV_MCAST_FWDMAP</td><td>R/W</td><td>When asserted, reserved multicast frames</td><td>0</td></tr>
<tr><td /><td /><td /><td>(except GMRP and GVRP) will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>v_fwdmap.</td><td /></tr>
<tr><td /><td /><td /><td>**This rule applies to 1Q enable, dt_mode and</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td>1</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
<tr><td /><td /><td /><td>It's illegal to set 0.</td><td /></tr>
<tr><td>0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>VLAN_CTRL2</p><p>Register Address: SPI Page 0x34, SPI Offset 0x02</p><p>Register Description: 802.1Q VLAN Control 2 Registers</p><p>Table 299: VLAN_CTRL2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED</td><td>R/W</td><td /><td>0</td></tr>
<tr><td>6</td><td>EN_GMRP_GVRP_UNTAG_M</td><td>R/W</td><td>When asserted, GMRP/GVRP frames tag/untag 0</td></tr>
<tr><td /><td>AP</td><td /><td>will be controlled by v_untagmap.</td><td /></tr>
<tr><td /><td /><td /><td>When deasserted,GMRP/GVRP frames will be</td><td /></tr>
<tr><td /><td /><td /><td>preserved tagged type of frame as follow,</td><td /></tr>
<tr><td /><td /><td /><td>1.Untagged frame on ingress -&gt; Untagged frame</td><td /></tr>
<tr><td /><td /><td /><td>on egress.</td><td /></tr>
<tr><td /><td /><td /><td>2.Tagged frame on ingress -&gt; Tagged frame on</td><td /></tr>
<tr><td /><td /><td /><td>egress.</td><td /></tr>
<tr><td /><td /><td /><td>**This rule do not apply to MII_manage or</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td>5</td><td>EN_GMRP_GVRP_V_FWDMA</td><td>R/W</td><td>When set to 1, GMRP,GVRP will be checked by 0</td></tr>
<tr><td /><td>P</td><td /><td>v_fwdmap.</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage EXP and</td><td /></tr>
<tr><td /><td /><td /><td>SPI ports.</td><td /></tr>
<tr><td>4:3</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0x2</td></tr>
<tr><td>2</td><td>EN_MIIM_BYPASS_V_FWDM</td><td>R/W</td><td>When set to 1, frames reveived by MII_manage 0</td></tr>
<tr><td /><td>AP</td><td /><td>port will bypass V_fwdmap checking.</td><td /></tr>
<tr><td /><td /><td /><td>**This rule applies to 1Q enable, dt_mode and</td><td /></tr>
<tr><td /><td /><td /><td>idt_mode.</td><td /></tr>
<tr><td>1:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>VLAN_CTRL3</p><p>Register Address: SPI Page 0x34, SPI Offset 0x03</p><p>Register Description: 802.1Q VLAN Control 3 Registers</p><p>Table 300: VLAN_CTRL3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>EN_DROP_NON1Q</td><td>R/W</td><td>When enabled, any non_1Q frame will be</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>dropped by this port. Ports 8-0 respectively. This field makes no effect under the double tagging modes. This field is ignored by IMP port(s), the IMP port(s) won't drop non 1Q frames even this field is set.</td><td /></tr>
</table>
</div>

<div>
<p>VLAN_CTRL4</p><p>Register Address: SPI Page 0x34, SPI Offset 0x05</p><p>Register Description: 802.1Q VLAN Control 4 Registers</p><p>Table 301: VLAN_CTRL4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:6</td><td>INGR_VID_CHK</td><td>R/W</td><td>00: forward ingress VID violation frame (VID is</td><td>0x3</td></tr>
<tr><td /><td /><td /><td>not in v_fwdmap). But do not learn in ARL table.</td><td /></tr>
<tr><td /><td /><td /><td>01: Drop frame if frame has VID violation, not</td><td /></tr>
<tr><td /><td /><td /><td>Learned.</td><td /></tr>
<tr><td /><td /><td /><td>10: Do not check ingress VID violation.(Forward</td><td /></tr>
<tr><td /><td /><td /><td>and Learn as no violation case)</td><td /></tr>
<tr><td /><td /><td /><td>11:Forward ingress VIO violation frame to IMP,</td><td /></tr>
<tr><td /><td /><td /><td>but not learn(default)</td><td /></tr>
<tr><td /><td /><td /><td>**This field is ignored by IMP port(s), the IMP</td><td /></tr>
<tr><td /><td /><td /><td>port(s) won't check ingress VID violation frames.</td><td /></tr>
<tr><td>5</td><td>EN_MGE_REV_GVRP</td><td>R/W</td><td>When set to 1. management port (the port with</td><td>0</td></tr>
<tr><td /><td /><td /><td>CPU) will be the destination port of GVRP frame.</td><td /></tr>
<tr><td>4</td><td>EN_MGE_REV_GMRP</td><td>R/W</td><td>When set to 1, management port (the port with</td><td>0</td></tr>
<tr><td /><td /><td /><td>CPU) will be the destination port of GMRP frame.</td><td /></tr>
<tr><td /><td /><td /><td>In multiple chip system, a GMRP frame received</td><td /></tr>
<tr><td /><td /><td /><td>by a chip without CPU will pass it to expansion</td><td /></tr>
<tr><td /><td /><td /><td>port, and eventually it will be forward to CPU.</td><td /></tr>
<tr><td>3:2</td><td>EN_DOUBLE_TAG</td><td>R/W</td><td>Enable double tagging mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>0:Disable double tagging mode</td><td /></tr>
<tr><td /><td /><td /><td>01:Enable dt_mode(Falcon double tagging</td><td /></tr>
<tr><td /><td /><td /><td>mode)</td><td /></tr>
<tr><td /><td /><td /><td>10:Enable idt_mode(intelligent double tagging mode in Vulcan)</td><td /></tr>
<tr><td /><td /><td /><td>when idt_mode is enable, egress VID remarking is achieved by CFP classification ID. 11:Reserved</td><td /></tr>
<tr><td>1</td><td>RESV_MCAST_FLOOD</td><td>R/W</td><td>When chip is programmed as double tag</td><td>0</td></tr>
<tr><td /><td /><td /><td>mode(dt_mode and idt_mode) and management</td><td /></tr>
<tr><td /><td /><td /><td>mode.</td><td /></tr>
<tr><td /><td /><td /><td>1: flood (include all data port and CPU) reserved</td><td /></tr>
<tr><td /><td /><td /><td>mcast based on the VLAN rule.</td><td /></tr>
<tr><td /><td /><td /><td>0: trap reserved mcast to CPU.</td><td /></tr>
<tr><td /><td /><td /><td>reserved multicast include 01-80-c2-00-00-</td><td /></tr>
<tr><td /><td /><td /><td>(00,02-2f)</td><td /></tr>
<tr><td>0</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>VLAN_CTRL5</p><p>Register Address: SPI Page 0x34, SPI Offset 0x06</p><p>Register Description: 802.1Q VLAN Control 5 Registers</p><p>Table 302: VLAN_CTRL5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td /><td /><td /><td>#Enable Reserved Multicast Address Learn</td><td /></tr>
<tr><td /><td /><td /><td>#1: The frame with reserved multicast DA will be</td><td /></tr>
<tr><td /><td /><td /><td>learned.</td><td /></tr>
<tr><td /><td /><td /><td># Either {SA+Default PVID} or {SA + Frame</td><td /></tr>
<tr><td /><td /><td /><td>VID}</td><td /></tr>
<tr><td /><td /><td /><td>#0: It will not be learned.</td><td /></tr>
<tr><td>6</td><td>PRESV_NON1Q</td><td>R/W</td><td>- en_preserv_non_1q_frame: (default 0)</td><td>0</td></tr>
<tr><td /><td /><td /><td>When set to 1, regardless of untag map in VLAN</td><td /></tr>
<tr><td /><td /><td /><td>table, non-1Q frames (including 802.1p frames)</td><td /></tr>
<tr><td /><td /><td /><td>will not be changed at TX. This field makes no</td><td /></tr>
<tr><td /><td /><td /><td>effect under the double tagged modes (dt_mode</td><td /></tr>
<tr><td /><td /><td /><td>and idt_mode).</td><td /></tr>
<tr><td>5</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>4</td><td>EGRESS_DIR_FRM_BYPASS</td><td>R/W</td><td>Egress Directed Frame Bypass Trunking Re-</td><td>1</td></tr>
<tr><td /><td>_TRUNK_EN</td><td /><td>direction Enable</td><td /></tr>
<tr><td /><td /><td /><td>Set to 1: Egress Directed Frame From</td><td /></tr>
<tr><td /><td /><td /><td>Management Port will bypass Re-Trunking Re-</td><td /></tr>
<tr><td /><td /><td /><td>directed Rule</td><td /></tr>
<tr><td /><td /><td /><td>Set to 0: Egress Directed Frame will From</td><td /></tr>
<tr><td /><td /><td /><td>Management Port will follow Trunking Re-</td><td /></tr>
<tr><td /><td /><td /><td>directed Rule.</td><td /></tr>
<tr><td>3</td><td>DROP_VTABLE_MISS</td><td>R/W</td><td>When set to 1, a frame with V_table miss will be</td><td>0</td></tr>
<tr><td /><td /><td /><td>dropped.</td><td /></tr>
<tr><td /><td /><td /><td>When set to 0, a frame with V_table miss will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to IMP.</td><td /></tr>
<tr><td>2</td><td>EN_VID_FFF_FWD</td><td>R/W</td><td>0: comply with standard, drop frame.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: forward frame.</td><td /></tr>
<tr><td>1</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>0</td><td>EN_CPU_RX_BYP_INNER_C</td><td>R/W</td><td>1:The management port (IMP) will ignore CRC</td><td>0</td></tr>
<tr><td /><td>RCCHK</td><td /><td>check.</td><td /></tr>
<tr><td /><td /><td /><td>0:The management port (IMP) with CPU on it will</td><td /></tr>
<tr><td /><td /><td /><td>check the CRC.</td><td /></tr>
</table>
</div>

<div>
<p>VLAN_CTRL6</p><p>Register Address: SPI Page 0x34, SPI Offset 0x07</p><p>Register Description: 802.1Q VLAN Control 6 Registers</p><p>Table 303: VLAN_CTRL6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:5</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4</td><td>DIS_ARL_BUST_LMT</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>3:1</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>STRICT_SFD_DETECT</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>VLAN_MULTI_PORT_ADDR_CTL</p><p>Register Address: SPI Page 0x34, SPI Offset 0x0a</p><p>Register Description: VLAN Multiport Address Control Register</p><p>Table 304: VLAN_MULTI_PORT_ADDR_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11</td><td>EN_MPORT5_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD5 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td> ** this rule do not apply to MII_manage or idt_mode. </td><td /></tr>
<tr><td /><td /><td /><td> ** When set to 0, MPORT_ADDx frames will be preserved tagged type of frames as follows, 1.Untagged frame on ingress -&gt; Untagged frame on egress.</td><td /></tr>
<tr><td /><td /><td /><td>2.Tagged frames on ingress -&gt; tagged frames on egress.</td><td /></tr>
<tr><td /><td /><td /><td>3.1p frame on ingress -&gt; 1Q frame on egress.</td><td /></tr>
<tr><td>10</td><td>EN_MPORT5_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD5 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>9</td><td>EN_MPORT4_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD4 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>8</td><td>EN_MPORT4_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD4 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>7</td><td>EN_MPORT3_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD3 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>6</td><td>EN_MPORT3_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD3 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>5</td><td>EN_MPORT2_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD2 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>4</td><td>EN_MPORT2_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD2 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>3</td><td>EN_MPORT1_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD1 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>2</td><td>EN_MPORT1_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD1 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>1</td><td>EN_MPORT0_UTG_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD0 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_untagmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
<tr><td>0</td><td>EN_MPORT0_V_FWD_MAP</td><td>R/W</td><td>When set to 1, MPORT_ADD0 will be checked</td><td>0</td></tr>
<tr><td /><td /><td /><td>by v_fwdmap</td><td /></tr>
<tr><td /><td /><td /><td>** this rule do not apply to MII_manage</td><td /></tr>
</table>
</div>

<div>
<p>DEFAULT_1Q_TAG</p><p>Register Address: SPI Page 0x34, SPI Offset 0x10</p><p>Register Description: Port N 802.1Q Default Tag Registers</p><p>Table 305: DEFAULT_1Q_TAG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>PRI</td><td>R/W</td><td>Default IEEE 802.1Q priority</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>If an ISP-tag or a customer tag is added to any</td><td /></tr>
<tr><td /><td /><td /><td>incoming frame, these bits are the default priority</td><td /></tr>
<tr><td /><td /><td /><td>value for the new tag.</td><td /></tr>
<tr><td>12</td><td>CFI</td><td>R/W</td><td>Canonical Form Indicator (The chip don't care</td><td>0</td></tr>
<tr><td /><td /><td /><td>this bit).</td><td /></tr>
<tr><td>11:0</td><td>VID</td><td>R/W</td><td>Default VLAN ID('h0 and 'hfff are illegal setting). 0x1</td></tr>
<tr><td /><td /><td /><td>When incoming packet is non-1Q tagged frame</td><td /></tr>
<tr><td /><td /><td /><td>or priority tagged frame, Default VLAN ID will be</td><td /></tr>
<tr><td /><td /><td /><td>used as the VID for the port if VLAN_1Q</td><td /></tr>
<tr><td /><td /><td /><td>enabled.</td><td /></tr>
</table>
</div>

<div>
<p>DEFAULT_1Q_TAG_IMP</p><p>Register Address: SPI Page 0x34, SPI Offset 0x20</p><p>Register Description: Port 8 802.1Q Default Tag Registers</p><p>Table 306: DEFAULT_1Q_TAG_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>PRI</td><td>R/W</td><td>Default IEEE 802.1Q priority</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>If an ISP-tag or a customer tag is added to any</td><td /></tr>
<tr><td /><td /><td /><td>incoming frame, these bits are the default priority</td><td /></tr>
<tr><td /><td /><td /><td>value for the new tag.</td><td /></tr>
<tr><td>12</td><td>CFI</td><td>R/W</td><td>Canonical Form Indicator (The chip don't care</td><td>0</td></tr>
<tr><td /><td /><td /><td>this bit).</td><td /></tr>
<tr><td>11:0</td><td>VID</td><td>R/W</td><td>Default VLAN ID.('h0 and 'hfff are illegal setting). 0x1</td></tr>
<tr><td /><td /><td /><td>When incoming packet is non-1Q tagged frame</td><td /></tr>
<tr><td /><td /><td /><td>or priority tagged frame, Default VLAN ID will be</td><td /></tr>
<tr><td /><td /><td /><td>used as the VID for the port if VLAN_1Q</td><td /></tr>
<tr><td /><td /><td /><td>enabled.</td><td /></tr>
</table>
</div>

<div>
<p>DTAG_TPID</p><p>Register Address: SPI Page 0x34, SPI Offset 0x30</p><p>Register Description: Double Tagging TPID Registers</p><p>Table 307: DTAG_TPID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>ISP_TPID</td><td>R/W</td><td>TPID used to identify double tagged frame or</td><td>0x88A8</td></tr>
<tr><td /><td /><td /><td>not.</td><td /></tr>
</table>
</div>

<div>
<p>ISP_SEL_PORTMAP</p><p>Register Address: SPI Page 0x34, SPI Offset 0x32</p><p>Register Description: ISP Port Selection Port map Registers</p><p>Table 308: ISP_SEL_PORTMAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>ISP_PORTMAP</td><td>R/W</td><td>Bitmap to define which port as ISP-port.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>EGRESS_VID_RMK_TBL_ACS</p><p>Register Address: SPI Page 0x34, SPI Offset 0x40</p><p>Register Description: Egress VID Remarking Table Access Register</p><p>Table 309: EGRESS_VID_RMK_TBL_ACS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>GLOBAL_WR_EN</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>30:16</td><td>RESERVED1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>15:8</td><td>TBL_ADDR</td><td>R/W</td><td>VID remarking table address</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field define the address of the VID</td><td /></tr>
<tr><td /><td /><td /><td>remarking table, from address 0 to address 255.</td><td /></tr>
<tr><td>7:4</td><td>EGRESS_PORT</td><td>R/W</td><td>Egress Port Select</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field selects which egress port of the VID</td><td /></tr>
<tr><td /><td /><td /><td>remarking table is selected for the access.</td><td /></tr>
<tr><td /><td /><td /><td>4'b0000: port 0</td><td /></tr>
<tr><td /><td /><td /><td>4'b0001: port 1</td><td /></tr>
<tr><td /><td /><td /><td>4'b0010: port 2</td><td /></tr>
<tr><td /><td /><td /><td>4'b0011: port 3</td><td /></tr>
<tr><td /><td /><td /><td>4'b0100: port 4</td><td /></tr>
<tr><td /><td /><td /><td>4'b0101: port 5</td><td /></tr>
<tr><td /><td /><td /><td>4'b0111: port 7</td><td /></tr>
<tr><td /><td /><td /><td>4'b1000: port 8(IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>Others: reserved</td><td /></tr>
<tr><td>3</td><td>RESERVED2</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>2</td><td>RESET_EVT</td><td>R/W</td><td>Clear All EVT Tables</td><td>0</td></tr>
<tr><td /><td /><td /><td>When this bit is set, it reset sll the EVT tables.</td><td /></tr>
<tr><td /><td /><td /><td>This bit will be auto-cleared by hardware when</td><td /></tr>
<tr><td /><td /><td /><td>the reset is done.</td><td /></tr>
<tr><td>1</td><td>OP</td><td>R/W</td><td>Operation</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b0: Read operation (the data read from the</td><td /></tr>
<tr><td /><td /><td /><td>table is specified in the Egress VID remarking</td><td /></tr>
<tr><td /><td /><td /><td>Table DATA Register)</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: Write operation (the data to be written to</td><td /></tr>
<tr><td /><td /><td /><td>the table is specified in the Egress VID</td><td /></tr>
<tr><td /><td /><td /><td>remarking Table Data Register)</td><td /></tr>
<tr><td>0</td><td>START_DONE</td><td>R/W</td><td>Operation Start</td><td>0</td></tr>
<tr><td /><td /><td /><td>Software set this bit to start the operation after</td><td /></tr>
<tr><td /><td /><td /><td>having configured all the necessary operation</td><td /></tr>
<tr><td /><td /><td /><td>related information to the registers.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done.</td><td /></tr>
</table>
</div>

<div>
<p>EGRESS_VID_RMK_TBL_DATA</p><p>Register Address: SPI Page 0x34, SPI Offset 0x44</p><p>Register Description: Egress VID Remarking Table Data Register</p><p>Table 310: EGRESS_VID_RMK_TBL_DATA</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:30</td><td>RESERVED1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>29:28</td><td>OUTER_OP</td><td>R/W</td><td>Outer Tag Operation</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field specifies how the outer tag is modified.</td><td /></tr>
<tr><td /><td /><td /><td>00: as is</td><td /></tr>
<tr><td /><td /><td /><td>01: as received</td><td /></tr>
<tr><td /><td /><td /><td>10: removed</td><td /></tr>
<tr><td /><td /><td /><td>11: VID remarking</td><td /></tr>
<tr><td>27:16</td><td>OUTER_VID</td><td>R/W</td><td>Outer VID for modification</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field specifies the VID of the outer tag</td><td /></tr>
<tr><td /><td /><td /><td>remarking. This field is only valid when the</td><td /></tr>
<tr><td /><td /><td /><td>operation is set to '11', other than that this field is</td><td /></tr>
<tr><td /><td /><td /><td>don't care.</td><td /></tr>
<tr><td>15:14</td><td>RESERVED2</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>13:12</td><td>INNER_OP</td><td>R/W</td><td>Inner Tag Operation</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field specifies how the inner tag is modified.</td><td /></tr>
<tr><td /><td /><td /><td>00: as is</td><td /></tr>
<tr><td /><td /><td /><td>01: as received</td><td /></tr>
<tr><td /><td /><td /><td>10: removed</td><td /></tr>
<tr><td /><td /><td /><td>11: VID remarking</td><td /></tr>
<tr><td>11:0</td><td>INNER_VID</td><td>R/W</td><td>Inner VID for modification</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field specifies the VID of the inner tag</td><td /></tr>
<tr><td /><td /><td /><td>remarking. This field is only valid when the operation is set to '11', other than that this field is don't care.</td><td /></tr>
</table>
</div>

<div>
<p>JOIN_ALL_VLAN_EN</p><p>Register Address: SPI Page 0x34, SPI Offset 0x50</p><p>Register Description: Join All VLAN Enable Register</p><p>Table 311: JOIN_ALL_VLAN_EN</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>JOIN_ALL_VLAN_EN</td><td>R/W</td><td>Join All VLAN Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The VLAN-tagged Frame is always allowed to be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded to the destination ports irrespective of</td><td /></tr>
<tr><td /><td /><td /><td>the FWD_MAP for the VLAN. In addition, no</td><td /></tr>
<tr><td /><td /><td /><td>packet will be untagged if the port has this bit set</td><td /></tr>
<tr><td /><td /><td /><td>even if the UNTAG_MAP bit is set for this port.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>This bit is used to set all VLANs into one group</td><td /></tr>
<tr><td /><td /><td /><td>for this port and help user can achieve the</td><td /></tr>
<tr><td /><td /><td /><td>Transparent VLAN implementation more easier</td><td /></tr>
<tr><td /><td /><td /><td>in CTC3.0</td><td /></tr>
</table>
</div>

<div>
<p>PORT_IVL_SVL_CTRL</p><p>Register Address: SPI Page 0x34, SPI Offset 0x52</p><p>Register Description: Port IVL or SVL Control Register</p><p>Table 312: PORT_IVL_SVL_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>PORT_IVL_SVL_EN</td><td>R/W</td><td>Enable the Port IVL or SVL Selection</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Enable Per Port IVL or SVL Setting</td><td /></tr>
<tr><td /><td /><td /><td> 0: Use Global IVL or SVL Setting (Page 0x34, Address 0x00) </td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is enabled, the SVL domain and IVL domain will coexist in the switch. Currently, users have to take care the VIDs usage in VLAN table between SVL domain and IVL domain.</td><td /></tr>
<tr><td>14:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_IVL_SVL_SEL</td><td>R/W</td><td>Port IVL or SVL Selection</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Select the SVL or IVL for the ARL table Lookup.</td><td /></tr>
<tr><td /><td /><td /><td>1: Select SVL</td><td /></tr>
<tr><td /><td /><td /><td>0: Select IVL</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>When PORT_IVL_SVL_EN is enabled,</td><td /></tr>
<tr><td /><td /><td /><td>1. the VIDs are used in SVL ports MUST NOT be</td><td /></tr>
<tr><td /><td /><td /><td>used in IVL ports.</td><td /></tr>
<tr><td /><td /><td /><td>2. the VID (0) should be programmed for the SVL</td><td /></tr>
<tr><td /><td /><td /><td>ports.</td><td /></tr>
</table>
</div>

<div>
<p>DOS_CTRL</p><p>Register Address: SPI Page 0x36, SPI Offset 0x00</p><p>Register Description: DoS Control Register</p><p>Table 314: DOS_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:14</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>13</td><td>ICMPV6_LONG_PING_DROP</td><td>R/W</td><td>ICMPv6_LongPing:The ICMPv6 Ping (Echo</td><td>0</td></tr>
<tr><td /><td>_EN</td><td /><td>Request) protocol data unit carried in an</td><td /></tr>
<tr><td /><td /><td /><td>unfragmented IPv6 datagram with its Payload</td><td /></tr>
<tr><td /><td /><td /><td>Length indicating a value greater than the</td><td /></tr>
<tr><td /><td /><td /><td>MAX_ICMPv6_Size.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>12</td><td>ICMPV4_LONG_PING_DROP</td><td>R/W</td><td>ICMPv4_LongPing:The ICMPv4 Ping (Echo</td><td>0</td></tr>
<tr><td /><td>_EN</td><td /><td>Request) protocol data unit carried in an</td><td /></tr>
<tr><td /><td /><td /><td>unfragmented IPv4 datagram with its Payload</td><td /></tr>
<tr><td /><td /><td /><td>Length indicating a value greater than the</td><td /></tr>
<tr><td /><td /><td /><td>MAX_ICMPv4_Size + size of IPv4 heater.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>11</td><td>ICMPV6_FRAGMENT_DROP_</td><td>R/W</td><td>ICMPv6_Fragment:The ICMPv6 protocol data</td><td>0</td></tr>
<tr><td /><td>EN</td><td /><td>unit carrier in a fragmented IPv6 datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>10</td><td>ICMPV4_FRAGMENT_DROP_</td><td>R/W</td><td>ICMPv4_Fragment:The ICMPv4 protocol data</td><td>0</td></tr>
<tr><td /><td>EN</td><td /><td>unit carrier in a fragmented IPv4 datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>9</td><td>TCP_FRAG_ERR_DROP_EN</td><td>R/W</td><td>TCP_FragError:The Fragment_Offset = 1 in any 0</td></tr>
<tr><td /><td /><td /><td>fragment of a fragmented IP datagram carrying</td><td /></tr>
<tr><td /><td /><td /><td>part of TCP data.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>8</td><td>TCP_SHORT_HDR_DROP_E</td><td>R/W</td><td>TCP_ShortHDR:The length of a TCP header</td><td>0</td></tr>
<tr><td /><td>N</td><td /><td>carried in an unfragmented IP datagram or the</td><td /></tr>
<tr><td /><td /><td /><td>first fragment of a fragmented IP datagram is</td><td /></tr>
<tr><td /><td /><td /><td>less than MIN_TCP_Header_Size.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>7</td><td>TCP_SYN_ERR_DROP_EN</td><td>R/W</td><td>TCP_SYNError:SYN=1 &amp; ACK=0 &amp;</td><td>0</td></tr>
<tr><td /><td /><td /><td>SRC_Port&lt;1024 in a TCP header carried in an</td><td /></tr>
<tr><td /><td /><td /><td>unfragmented IP datagram or in the first</td><td /></tr>
<tr><td /><td /><td /><td>fragment of a fragmented IP datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>6</td><td>TCP_SYNFIN_SCAN_DROP_</td><td>R/W</td><td>TCP_SYNFINScan:SYN=1 &amp; FIN=1 in a TCP</td><td>0</td></tr>
<tr><td /><td>EN</td><td /><td>header carried in an unfragmented IP datagram</td><td /></tr>
<tr><td /><td /><td /><td>or in the first fragment of a fragmented IP</td><td /></tr>
<tr><td /><td /><td /><td>datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>5</td><td>TCP_XMASS_SCAN_DROP_E</td><td>R/W</td><td>TCP_XMASScan:Seq_Num=0 &amp; FIN=1 &amp;</td><td>0</td></tr>
<tr><td /><td>N</td><td /><td>URG=1 &amp; PSH=1 in a TCP header carried in an</td><td /></tr>
<tr><td /><td /><td /><td>unfragmented IP datagram or in the first</td><td /></tr>
<tr><td /><td /><td /><td>fragment of a fragmented IP datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>4</td><td>TCP_NULL_SCAN_DROP_EN</td><td>R/W</td><td>TCP_NULLScan:Seq_Num=0 &amp; All</td><td>0</td></tr>
<tr><td /><td /><td /><td>TCP_FLAGs=0, in a TCP header carried in an</td><td /></tr>
<tr><td /><td /><td /><td>unfragmented IP datagram or in the first</td><td /></tr>
<tr><td /><td /><td /><td>fragment of a fragmented IP datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>3</td><td>UDP_BLAT_DROP_EN</td><td>R/W</td><td>UDP_BLAT:DPport=SPort in a UDP header</td><td>0</td></tr>
<tr><td /><td /><td /><td>carried in an unfragmented IP datagram or in the</td><td /></tr>
<tr><td /><td /><td /><td>first fragment of a fragmented IP datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>2</td><td>TCP_BLAT_DROP_EN</td><td>R/W</td><td>TCP_BLAT:DPort=SPort in a TCP header</td><td>0</td></tr>
<tr><td /><td /><td /><td>carried in an unfragmented IP datagram or in the</td><td /></tr>
<tr><td /><td /><td /><td>first fragment of a fragmented IP datagram.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>1</td><td>IP_LAND_DROP_EN</td><td>R/W</td><td>IP_LAND:IPDA=IPSA in an IP(v4/v6) datagram. 0</td></tr>
<tr><td /><td /><td /><td>1</td><td>= Drop the specified packet</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= Do not drop</td><td /></tr>
<tr><td>0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
</table>
</div>

<div>
<p>MINIMUM_TCP_HDR_SZ</p><p>Register Address: SPI Page 0x36, SPI Offset 0x04</p><p>Register Description: Minimum TCP Header Size Register</p><p>Table 315: MINIMUM_TCP_HDR_SZ</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>MIN_TCP_HDR_SZ</td><td>R/W</td><td>MIN_TCP_Header_Size is programmable</td><td>0x14</td></tr>
<tr><td /><td /><td /><td>between 0 and 255 bytes, inclusive. The default</td><td /></tr>
<tr><td /><td /><td /><td>value is set to 20 bytes (TCP header without</td><td /></tr>
<tr><td /><td /><td /><td>options).</td><td /></tr>
</table>
</div>

<div>
<p>MAX_ICMPV4_SIZE_REG</p><p>Register Address: SPI Page 0x36, SPI Offset 0x08</p><p>Register Description: Maximum ICMPv4 Size Register</p><p>Table 316: MAX_ICMPV4_SIZE_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MAX_ICMPV4_SIZE</td><td>R/W</td><td>MAX_ICMPv4_Size is programmable between 0 0x200</td></tr>
<tr><td /><td /><td /><td>and 9.6 KB, inclusive. The default value is set to</td><td /></tr>
<tr><td /><td /><td /><td>512 bytes.</td><td /></tr>
</table>
</div>

<div>
<p>MAX_ICMPV6_SIZE_REG</p><p>Register Address: SPI Page 0x36, SPI Offset 0x0c</p><p>Register Description: Maximum ICMPv6 Size Register</p><p>Table 317: MAX_ICMPV6_SIZE_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MAX_ICMPV6_SIZE</td><td>R/W</td><td>MAX_ICMPv6_Size is programmable between 0 0x200</td></tr>
<tr><td /><td /><td /><td>and 9.6 KB, inclusive. The default value is set to</td><td /></tr>
<tr><td /><td /><td /><td>512 bytes.</td><td /></tr>
</table>
</div>

<div>
<p>DOS_DIS_LRN_REG</p><p>Register Address: SPI Page 0x36, SPI Offset 0x10</p><p>Register Description: DoS Disable Learn Register</p><p>Table 318: DOS_DIS_LRN_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:1</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>DOS_DIS_LRN</td><td>R/W</td><td>When this bit is enabled, all frames drop by dos 0</td></tr>
<tr><td /><td /><td /><td>prevent module will NOT be learned.</td><td /></tr>
</table>
</div>

<div>
<p>JUMBO_PORT_MASK</p><p>Register Address: SPI Page 0x40, SPI Offset 0x01</p><p>Register Description: Jumbo Frame Port Mask Registers</p><p>Table 320: JUMBO_PORT_MASK</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24</td><td>EN_10_100_JUMBO</td><td>R/W</td><td>Enable 10/100 Port can receive and transmit</td><td>0</td></tr>
<tr><td /><td /><td /><td>jumbo frame.</td><td /></tr>
<tr><td /><td /><td /><td>Besides Bit[8:0] Jumbo Frame Port Mask select,</td><td /></tr>
<tr><td /><td /><td /><td>it requires to set this bit to enable 10/100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>port jumbo frame support.</td><td /></tr>
<tr><td>23:9</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>JUMBO_FM_PORT_MASK</td><td>R/W</td><td>Jumbo Frame Port Mask.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Ports defined in the Jumbo Frame Port Mask</td><td /></tr>
<tr><td /><td /><td /><td>Register can Receive/Transmit Jumbo Frame</td><td /></tr>
<tr><td /><td /><td /><td>(Frame Size over the bytes defined in "Standard Max. Frame Size" register and less than 9720B). Bit7:0 = Port 7-0 in chip 0.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Disable Jumbo Frame Capability, </td><td /></tr>
<tr><td /><td /><td /><td> 1: Enable Jumbo Frame Capability, </td><td /></tr>
<tr><td /><td /><td /><td>Jumbo Frames can be allowed to be delivered among these Ports. Non-Jumbo Frame will not be constrained by the register. It is recommended that no more than two ports be enabled simultaneously to ensure system performance.</td><td /></tr>
</table>
</div>

<div>
<p>MIB_GD_FM_MAX_SIZE</p><p>Register Address: SPI Page 0x40, SPI Offset 0x05</p><p>Register Description: Jumbo MIB Good Frame Max Size Registers</p><p>Table 321: MIB_GD_FM_MAX_SIZE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>13:0</td><td>MAX_SIZE</td><td>R/W</td><td>Standard Max. Frame Size.</td><td>0x7D0</td></tr>
<tr><td /><td /><td /><td>The Register defines the Standard MAX. Frame</td><td /></tr>
<tr><td /><td /><td /><td>Size for MAC and MIB counter.</td><td /></tr>
<tr><td /><td /><td /><td>The register should be either 14'd1518 or</td><td /></tr>
<tr><td /><td /><td /><td>14'd2000.</td><td /></tr>
<tr><td /><td /><td /><td>When jumbo is disable, the MAC and MIB</td><td /></tr>
<tr><td /><td /><td /><td>counter use this field to check for good frame</td><td /></tr>
<tr><td /><td /><td /><td>size.</td><td /></tr>
<tr><td /><td /><td /><td>When this field is 1518,</td><td /></tr>
<tr><td /><td /><td /><td>1. Untagged frames will be dropped if the frame</td><td /></tr>
<tr><td /><td /><td /><td>size is larger than 1518 bytes.</td><td /></tr>
<tr><td /><td /><td /><td>2. Single tagged frames will be dropped if the</td><td /></tr>
<tr><td /><td /><td /><td>frame size is lager than 1522 bytes.</td><td /></tr>
<tr><td /><td /><td /><td>3. Double tagged frames will be dropped if the</td><td /></tr>
<tr><td /><td /><td /><td>frame size is lager than 1526 bytes.</td><td /></tr>
<tr><td /><td /><td /><td>On the other hand, when this field is 2000, all</td><td /></tr>
<tr><td /><td /><td /><td>untagged, single tagged, and double tagged</td><td /></tr>
<tr><td /><td /><td /><td>frames will be dropped if the frame size is larger</td><td /></tr>
<tr><td /><td /><td /><td>than 2000 bytes.</td><td /></tr>
<tr><td /><td /><td /><td>when jumbo is enable, all the frames will be</td><td /></tr>
<tr><td /><td /><td /><td>dropped if the frame size is larger than 9720B.</td><td /></tr>
<tr><td /><td /><td /><td>The Register setting will affect those MIB</td><td /></tr>
<tr><td /><td /><td /><td>counting including</td><td /></tr>
<tr><td /><td /><td /><td>in RxSAChange</td><td /></tr>
<tr><td /><td /><td /><td>RxgoodOctets</td><td /></tr>
<tr><td /><td /><td /><td>RxUnicastPkts</td><td /></tr>
<tr><td /><td /><td /><td>RxMulticastPkts</td><td /></tr>
<tr><td /><td /><td /><td>RxBroadcastPkts</td><td /></tr>
<tr><td /><td /><td /><td>RxOverSizePkts</td><td /></tr>
<tr><td /><td /><td /><td>For iProc CTP MAC,</td><td /></tr>
<tr><td /><td /><td /><td>The maximum Jumbo size support in the internal</td><td /></tr>
<tr><td /><td /><td /><td>CTP MAC for port 5/port 7/port 8 is 2500 byte.</td><td /></tr>
<tr><td /><td /><td /><td>More than the packet size will be dropped in the</td><td /></tr>
<tr><td /><td /><td /><td>internal CTF MAC.</td><td /></tr>
</table>
</div>

<div>
<p>COMM_IRC_CON</p><p>Register Address: SPI Page 0x41, SPI Offset 0x00</p><p>Register Description: Common Ingress rate Control Configuration Registers</p><p>Table 323: COMM_IRC_CON</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17</td><td>RATE_TYPE1</td><td>R/W</td><td>Bit Rate Mode selection for Bucket 1.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0:Absolute Bit Rate Mode</td><td /></tr>
<tr><td /><td /><td /><td>Incoming Bit Rate is Defined in Refresh Count in</td><td /></tr>
<tr><td /><td /><td /><td>per Ingress Port Rate Control Register with</td><td /></tr>
<tr><td /><td /><td /><td>Absolute amount and Nothing about Link Speed.</td><td /></tr>
<tr><td /><td /><td /><td>1:Bit Rate Related to Link Speed Mode</td><td /></tr>
<tr><td /><td /><td /><td>Incoming Bit Rate is Define in Refresh Count in</td><td /></tr>
<tr><td /><td /><td /><td>Per Ingress Port Rate Control Register with</td><td /></tr>
<tr><td /><td /><td /><td>Related Amount to Link Speed</td><td /></tr>
<tr><td>16:9</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8</td><td>RATE_TYPE0</td><td>R/W</td><td>Bit Rate Mode selection for Bucket 0.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0:Absolute Bit Rate Mode</td><td /></tr>
<tr><td /><td /><td /><td>Incoming Bit Rate is Defined in Refresh Count in</td><td /></tr>
<tr><td /><td /><td /><td>per Ingress Port Rate Control Register with</td><td /></tr>
<tr><td /><td /><td /><td>Absolute amount and Nothing about Link Speed.</td><td /></tr>
<tr><td /><td /><td /><td>1:Bit Rate Related to Link Speed Mode</td><td /></tr>
<tr><td /><td /><td /><td>Incoming Bit Rate is Define in Refresh Count in</td><td /></tr>
<tr><td /><td /><td /><td>Per Ingress Port Rate Control Register with</td><td /></tr>
<tr><td /><td /><td /><td>Related Amount to Link Speed</td><td /></tr>
<tr><td>7:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>BC_SUP_RATECTRL_P</p><p>Register Address: SPI Page 0x41, SPI Offset 0x10</p><p>Register Description: Port N Receive Rate Control Registers</p><p>Table 324: BC_SUP_RATECTRL_P</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>30</td><td>BUCKET_MODE1</td><td>R/W</td><td>Reserved</td><td>1</td></tr>
<tr><td>29</td><td>BUCKET_MODE0</td><td>R/W</td><td>Ingress Rate Control Mode Selection for Bucket 1</td></tr>
<tr><td /><td /><td /><td>0.</td><td /></tr>
<tr><td /><td /><td /><td>1:The incoming packet will be dropped if the</td><td /></tr>
<tr><td /><td /><td /><td>allowed bandwidth for those packets defined in</td><td /></tr>
<tr><td /><td /><td /><td>Packet Type Mask is up.</td><td /></tr>
<tr><td /><td /><td /><td>0:The Pause Frame/Jamming Frame will be</td><td /></tr>
<tr><td /><td /><td /><td>transmitted depend on Full/HalfDuplex Mode if</td><td /></tr>
<tr><td /><td /><td /><td>the allowed bandwidth for those packets defined</td><td /></tr>
<tr><td /><td /><td /><td>in Packet Type Mask is up.</td><td /></tr>
<tr><td /><td /><td /><td>Note: Bucket 0 can be configured as Policer or</td><td /></tr>
<tr><td /><td /><td /><td>Shaper and Bucket 1 is fixed to Policer.</td><td /></tr>
<tr><td>28:24</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23</td><td>EN_BUCKET1</td><td>R/W</td><td>Enable Rate Control of the Ingress Port, Bucket 0</td></tr>
<tr><td /><td /><td /><td>1</td><td /></tr>
<tr><td /><td /><td /><td>1:Enable,</td><td /></tr>
<tr><td /><td /><td /><td>0:Disable.</td><td /></tr>
<tr><td>22</td><td>EN_BUCKET0</td><td>R/W</td><td>Enable Rate Control of the Ingress Port, Bucket 0</td></tr>
<tr><td /><td /><td /><td>0</td><td /></tr>
<tr><td /><td /><td /><td>1:Enable,</td><td /></tr>
<tr><td /><td /><td /><td>0:Disable.</td><td /></tr>
<tr><td>21:19</td><td>BUCKET1_SIZE</td><td>R/W</td><td>Bucket Size for Bucket 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bucket Size will affect the burst traffic.</td><td /></tr>
<tr><td /><td /><td /><td>3'b000: 4 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b001: 8 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b010: 16 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b011: 32 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b100: 64 KB</td><td /></tr>
<tr><td /><td /><td /><td>others: 488 KB</td><td /></tr>
<tr><td>18:11</td><td>BUCKET1_REF_CNT</td><td>R/W</td><td>Refresh Count in Bucket 1.</td><td>0x10</td></tr>
<tr><td /><td /><td /><td>Refresh Count Define allowing Incoming Packet</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate For those Packets Defined in</td><td /></tr>
<tr><td /><td /><td /><td>Suppressed Packet Type Mask in Port Receive</td><td /></tr>
<tr><td /><td /><td /><td>Rate Control 1 Register</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 0(Absolute Bit</td><td /></tr>
<tr><td /><td /><td /><td>Rate Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~28:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count*8*1024/125, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 64 Kb ~1.792 Mb with Resolution 64</td><td /></tr>
<tr><td /><td /><td /><td>Kb</td><td /></tr>
<tr><td /><td /><td /><td>29~127:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count-27)*1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 2 Mb~100 Mb with Resolution 1Mb</td><td /></tr>
<tr><td /><td /><td /><td>128~240:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count - 115)*1024*8, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 104 Mb~1000 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>8Mb</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 1(Bit Rate</td><td /></tr>
<tr><td /><td /><td /><td>Related to Link Speed Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~125: when 10M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024 /100, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.08 Mb~10 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>0.08Mb 1~125: when 100M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024/10, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.8 Mb~100 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>0.8Mb 1~125: when 1000M Speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb</td><td /></tr>
<tr><td>10:8</td><td>BUCKET0_SIZE</td><td>R/W</td><td>Bucket Size for Bucket 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bucket Size will affect the burst traffic.</td><td /></tr>
<tr><td /><td /><td /><td>3'b000: 4 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b001: 8 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b010: 16 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b011: 32 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b100: 64 KB</td><td /></tr>
<tr><td /><td /><td /><td>others: 488 KB</td><td /></tr>
<tr><td>7:0</td><td>BUCKET0_REF_CNT</td><td>R/W</td><td>Refresh Count in Bucket 0.</td><td>0x10</td></tr>
<tr><td /><td /><td /><td>Refresh Count Define allowing Incoming Packet</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate For those Packets Defined in</td><td /></tr>
<tr><td /><td /><td /><td>Suppressed Packet Type Mask in Port Receive</td><td /></tr>
<tr><td /><td /><td /><td>Rate Control 1 Register</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 0(Absolute Bit</td><td /></tr>
<tr><td /><td /><td /><td>Rate Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~28:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count*8*1024/125, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 64 Kb ~1.792 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>64Kb</td><td /></tr>
<tr><td /><td /><td /><td>29~127:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count-27)*1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 2 Mb~100 Mb with Resolution 1Mb</td><td /></tr>
<tr><td /><td /><td /><td>128~240:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count - 115)*1024*8, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 104 Mb~1000 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>8Mb</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 1(Bit Rate</td><td /></tr>
<tr><td /><td /><td /><td>Related to Link Speed Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~125: when 10M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024 /100, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.08 Mb~10 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>0.08Mb 1~125: when 100M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024/10, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.8 Mb~100 Mb with Resolution</td><td /></tr>
<tr><td /><td /><td /><td>0.8Mb 1~125: when 1000M Speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb</td><td /></tr>
</table>
</div>

<div>
<p>BC_SUP_RATECTRL_IMP</p><p>Register Address: SPI Page 0x41, SPI Offset 0x30</p><p>Register Description: Port 8 Receive Rate Control Registers</p><p>Table 325: BC_SUP_RATECTRL_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>30</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>29</td><td>BUCKET_MODE0</td><td>R/W</td><td>Ingress Rate Control Mode Selection for Bucket 1</td></tr>
<tr><td /><td /><td /><td>0.</td><td /></tr>
<tr><td /><td /><td /><td>1:The incoming packet will be dropped if the</td><td /></tr>
<tr><td /><td /><td /><td>allowed bandwidth for those packets defined in</td><td /></tr>
<tr><td /><td /><td /><td>Packet Type Mask is up.</td><td /></tr>
<tr><td /><td /><td /><td>0:The Pause Frame/Jamming Frame will be</td><td /></tr>
<tr><td /><td /><td /><td>transmitted depend on Full/HalfDuplex Mode if</td><td /></tr>
<tr><td /><td /><td /><td>the allowed bandwidth for those packets defined</td><td /></tr>
<tr><td /><td /><td /><td>in Packet Type Mask is up.</td><td /></tr>
<tr><td /><td /><td /><td>Note: Bucket 0 can be configured as Policer or</td><td /></tr>
<tr><td /><td /><td /><td>Shaper and Bucket 1 is fixed to Policer.</td><td /></tr>
<tr><td>28:24</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23</td><td>EN_BUCKET1</td><td>R/W</td><td>Enable Rate Control of the Ingress Port, Bucket 0</td></tr>
<tr><td /><td /><td /><td>1</td><td /></tr>
<tr><td /><td /><td /><td>1:Enable,</td><td /></tr>
<tr><td /><td /><td /><td>0:Disable.</td><td /></tr>
<tr><td>22</td><td>EN_BUCKET0</td><td>R/W</td><td>Enable Rate Control of the Ingress Port, Bucket 0</td></tr>
<tr><td /><td /><td /><td>0</td><td /></tr>
<tr><td /><td /><td /><td>1:Enable,</td><td /></tr>
<tr><td /><td /><td /><td>0:Disable.</td><td /></tr>
<tr><td>21:19</td><td>BUCKET1_SIZE</td><td>R/W</td><td>Bucket Size for Bucket 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bucket Size will affect the burst traffic.</td><td /></tr>
<tr><td /><td /><td /><td>3'b000: 4 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b001: 8 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b010: 16 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b011: 32 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b100: 64 KB</td><td /></tr>
<tr><td /><td /><td /><td>others: 488 KB</td><td /></tr>
<tr><td>18:11</td><td>BUCKET1_REF_CNT</td><td>R/W</td><td>Refresh Count in Bucket 1.</td><td>0x10</td></tr>
<tr><td /><td /><td /><td>Refresh Count Define allowing Incoming Packet</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate For those Packets Defined in</td><td /></tr>
<tr><td /><td /><td /><td>Suppressed Packet Type Mask in Port 8 Receive</td><td /></tr>
<tr><td /><td /><td /><td>Rate Control 1 Register</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 0(Absolute Bit</td><td /></tr>
<tr><td /><td /><td /><td>Rate Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~28:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count*8*1024/125, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 64 Kb ~1.792 Mb with Resolution 64</td><td /></tr>
<tr><td /><td /><td /><td>Kb</td><td /></tr>
<tr><td /><td /><td /><td>29~127:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count-27)*1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb</td><td /></tr>
<tr><td /><td /><td /><td>128~240:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count - 115)*1024*8, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 104 Mb~1000 Mb with Resolution 8</td><td /></tr>
<tr><td /><td /><td /><td>Mb</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 1(Bit Rate</td><td /></tr>
<tr><td /><td /><td /><td>Related to Link Speed Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~125: when 10M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024 /100, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08</td><td /></tr>
<tr><td /><td /><td /><td>Mb 1~125: when 100M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024/10, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8</td><td /></tr>
<tr><td /><td /><td /><td>Mb 1~125: when 1000M Speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb</td><td /></tr>
<tr><td>10:8</td><td>BUCKET0_SIZE</td><td>R/W</td><td>Bucket Size for Bucket 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bucket Size will affect the burst traffic.</td><td /></tr>
<tr><td /><td /><td /><td>3'b000: 4 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b001: 8 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b010: 16 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b011: 32 KB</td><td /></tr>
<tr><td /><td /><td /><td>3'b100: 64 KB</td><td /></tr>
<tr><td /><td /><td /><td>others: 488 KB</td><td /></tr>
<tr><td>7:0</td><td>BUCKET0_REF_CNT</td><td>R/W</td><td>Refresh Count in Bucket 0.</td><td>0x10</td></tr>
<tr><td /><td /><td /><td>Refresh Count Define allowing Incoming Packet</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate For those Packets Defined in</td><td /></tr>
<tr><td /><td /><td /><td>Suppressed Packet Type Mask in Port 8 Receive</td><td /></tr>
<tr><td /><td /><td /><td>Rate Control 1 Register</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 0 (Absolute Bit</td><td /></tr>
<tr><td /><td /><td /><td>Rate Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~28:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count*8*1024/125, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 64 Kb ~1.792 Mb with Resolution 64</td><td /></tr>
<tr><td /><td /><td /><td>Kb</td><td /></tr>
<tr><td /><td /><td /><td>29~127:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count-27)*1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb</td><td /></tr>
<tr><td /><td /><td /><td>128~240:</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = (Refresh Count - 115)*1024*8, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 104 Mb~1000 Mb with Resolution 8</td><td /></tr>
<tr><td /><td /><td /><td>Mb</td><td /></tr>
<tr><td /><td /><td /><td>When Bit Rate Mode Selection is 1(Bit Rate</td><td /></tr>
<tr><td /><td /><td /><td>Related to Link Speed Mode)</td><td /></tr>
<tr><td /><td /><td /><td>1~125: when 10M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024 /100, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08</td><td /></tr>
<tr><td /><td /><td /><td>Mb 1~125: when 100M speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024/10, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8</td><td /></tr>
<tr><td /><td /><td /><td>Mb 1~125: when 1000M Speed</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate = Refresh Count * 8 * 1024, that's</td><td /></tr>
<tr><td /><td /><td /><td>Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb</td><td /></tr>
</table>
</div>

<div>
<p>BC_SUP_RATECTRL_1_P</p><p>Register Address: SPI Page 0x41, SPI Offset 0x34</p><p>Register Description: Port N Receive Rate Control 1 Registers</p><p>Table 326: BC_SUP_RATECTRL_1_P</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>IFG_BYTES1</td><td>R/W</td><td>Bit Rate Mode Selection for Bucket 1</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Rx rate excluding Preamble and IFG (20B)</td><td /></tr>
<tr><td /><td /><td /><td>1: Rx rate including Preamble and IFG (20B)</td><td /></tr>
<tr><td>14:8</td><td>PKT_MSK1</td><td>R/W</td><td>Packet Mask for Bucket 1</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 8: Unicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 9: Multicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 10: Reserved Mac Address Frame(01-80-C2-</td><td /></tr>
<tr><td /><td /><td /><td>00-00-00 ~ 01-80-C2-00-00-2F)</td><td /></tr>
<tr><td /><td /><td /><td>Bit 11: Broadcast</td><td /></tr>
<tr><td /><td /><td /><td>Bit 12: Multicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13: Unicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 14: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Note: PKT_MSK1 and PKT_MSK0 shouldn't</td><td /></tr>
<tr><td /><td /><td /><td>have any overlaps on packet type selection.</td><td /></tr>
<tr><td /><td /><td /><td>Otherwise, the accuracy of rate would be</td><td /></tr>
<tr><td /><td /><td /><td>affected.</td><td /></tr>
<tr><td>7</td><td>IFG_BYTES0</td><td>R/W</td><td>Bit Rate Mode Selection for Bucket 0</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Rx rate excluding Preamble and IFG (20B)</td><td /></tr>
<tr><td /><td /><td /><td>1: Rx rate including Preamble and IFG (20B)</td><td /></tr>
<tr><td>6:0</td><td>PKT_MSK0</td><td>R/W</td><td>Packet Mask for Bucket 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 0: Unicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1: Multicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F)</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3: Broadcast</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4: Multicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5: Unicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected.</td><td /></tr>
</table>
</div>

<div>
<p>BC_SUP_RATECTRL_1_IMP</p><p>Register Address: SPI Page 0x41, SPI Offset 0x43</p><p>Register Description: Port 8 Receive Rate Control 1 Register</p><p>Table 327: BC_SUP_RATECTRL_1_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>IFG_BYTES1</td><td>R/W</td><td>Bit Rate Mode Selection for Bucket 1</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Rx rate excluding Preamble and IFG (20B)</td><td /></tr>
<tr><td /><td /><td /><td>1: Rx rate including Preamble and IFG (20B)</td><td /></tr>
<tr><td>14:8</td><td>PKT_MSK1</td><td>R/W</td><td>Packet Mask for Bucket 1</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 8: Unicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 9: Multicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 10: Reserved Mac Address Frame(01-80-C2-</td><td /></tr>
<tr><td /><td /><td /><td>00-00-00 ~ 01-80-C2-00-00-2F)</td><td /></tr>
<tr><td /><td /><td /><td>Bit 11: Broadcast</td><td /></tr>
<tr><td /><td /><td /><td>Bit 12: Multicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13: Unicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 14: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Note: PKT_MSK1 and PKT_MSK0 shouldn't</td><td /></tr>
<tr><td /><td /><td /><td>have any overlaps on packet type selection.</td><td /></tr>
<tr><td /><td /><td /><td>Otherwise, the accuracy of rate would be</td><td /></tr>
<tr><td /><td /><td /><td>affected.</td><td /></tr>
<tr><td>7</td><td>IFG_BYTES0</td><td>R/W</td><td>Bit Rate Mode Selection for Bucket 0</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Rx rate excluding Preamble and IFG (20B)</td><td /></tr>
<tr><td /><td /><td /><td>1: Rx rate including Preamble and IFG (20B)</td><td /></tr>
<tr><td>6:0</td><td>PKT_MSK0</td><td>R/W</td><td>Packet Mask for Bucket 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 0: Unicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1: Multicast lookup hit</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F)</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3: Broadcast</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4: Multicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5: Unicast lookup fail</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected.</td><td /></tr>
</table>
</div>

<div>
<p>BC_SUP_PKTDROP_CNT_P</p><p>Register Address: SPI Page 0x41, SPI Offset 0x50</p><p>Register Description: Port N Suppressed Packet Drop Counter Register</p><p>Table 328: BC_SUP_PKTDROP_CNT_P</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>PK_DROP_CNT</td><td>R/W</td><td>Packet Dropped Count.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Record the Dropped packet count for</td><td /></tr>
<tr><td /><td /><td /><td>Suppression Drop Count or Jumbo Filtered</td><td /></tr>
<tr><td /><td /><td /><td>Count.</td><td /></tr>
<tr><td /><td /><td /><td>Reset after the Register has been read.</td><td /></tr>
</table>
</div>

<div>
<p>BC_SUP_PKTDROP_CNT_IMP</p><p>Register Address: SPI Page 0x41, SPI Offset 0x70</p><p>Register Description: Port 8 Suppressed Packet Drop Counter Register</p><p>Table 329: BC_SUP_PKTDROP_CNT_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>PK_DROP_CNT</td><td>R/W</td><td>Packet Dropped Count.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Record the Dropped packet count for</td><td /></tr>
<tr><td /><td /><td /><td>Suppression Drop Count or Jumbo Filtered</td><td /></tr>
<tr><td /><td /><td /><td>Count.</td><td /></tr>
<tr><td /><td /><td /><td>Reset after the Register has been read.</td><td /></tr>
</table>
</div>

<div>
<p>EAP_GLO_CON</p><p>Register Address: SPI Page 0x42, SPI Offset 0x00</p><p>Register Description: EAP Global Configuration Registers</p><p>Table 331: EAP_GLO_CON</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>EN_RARP</td><td>R/W</td><td>1'b1: allow RARP to pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b0: drop RARP</td><td /></tr>
<tr><td>5</td><td>EN_BPDU</td><td>R/W</td><td>When EAP_BLK_MODE is set,</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b1: allow BPDU to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop BPDU</td><td /></tr>
<tr><td>4</td><td>EN_RMC</td><td>R/W</td><td>When EAP_BLK_MODE is set,</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b1: allow DA = 01-80-C2-00-00-02, 04-0F to</td><td /></tr>
<tr><td /><td /><td /><td>pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop DA = 01-80-C2-00-00-02, 04-0F</td><td /></tr>
<tr><td>3</td><td>EN_DHCP</td><td>R/W</td><td>1'b1: allow DHCP to pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b0: drop DHCP</td><td /></tr>
<tr><td>2</td><td>EN_ARP</td><td>R/W</td><td>1'b1: allow ARP to pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b0: drop ARP</td><td /></tr>
<tr><td>1</td><td>EN_2_DIP</td><td>R/W</td><td>1'b1: 2 subnet destination IP defined in</td><td>0</td></tr>
<tr><td /><td /><td /><td>EAP_DIP0_MASK &amp; EAP_DIP1_MASK are</td><td /></tr>
<tr><td /><td /><td /><td>allowed to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>0</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
</table>
</div>

<div>
<p>EAP_MULTI_ADDR_CTRL</p><p>Register Address: SPI Page 0x42, SPI Offset 0x01</p><p>Register Description: EAP Multiport Address Control Register</p><p>Table 332: EAP_MULTI_ADDR_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:6</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>EN_MPORT5</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/60h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>4</td><td>EN_MPORT4</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/50h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>3</td><td>EN_MPORT3</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/40h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>2</td><td>EN_MPORT2</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/30h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>1</td><td>EN_MPORT1</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/20h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
<tr><td>0</td><td>EN_MPORT0</td><td>R/W</td><td>1'b1: allow multiport address define at Page/</td><td>0</td></tr>
<tr><td /><td /><td /><td>Offset = 04/10h to pass</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: drop</td><td /></tr>
</table>
</div>

<div>
<p>EAP_DIP</p><p>Register Address: SPI Page 0x42, SPI Offset 0x02</p><p>Register Description: EAP Destination IP Registers</p><p>Table 333: EAP_DIP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:32</td><td>DIP_SUB_REG</td><td>R/W</td><td>EAP destination IP subnet register N</td><td>0x0</td></tr>
<tr><td>31:0</td><td>DIP_MASK_REG</td><td>R/W</td><td>EAP destination IP mask register N</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>PORT_EAP_CON</p><p>Register Address: SPI Page 0x42, SPI Offset 0x20</p><p>Register Description: Port N EAP Configuration Registers</p><p>Table 334: PORT_EAP_CON</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:53</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>52:51</td><td>EAP_MODE</td><td>R/W</td><td>00: Basic mode, do not check SA,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>01: Reserved</td><td /></tr>
<tr><td /><td /><td /><td> 10: Extend mode, check SA &amp; port-number. Drop if SA is unknown.</td><td /></tr>
<tr><td /><td /><td /><td> 11: Simplified mode, check SA &amp; port-number. Trap to mgnt-port if SA is unknown.</td><td /></tr>
<tr><td>50:49</td><td>EAP_BLK_MODE</td><td>R/W</td><td>00: Do not check EAP_BLK_MODE.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>01: Check EAP_BLK_MODE on ingress port,</td><td /></tr>
<tr><td /><td /><td /><td>only frame defined in EAP_GCFG will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded. Otherwise frame will be dropped.</td><td /></tr>
<tr><td /><td /><td /><td>10: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>11: Check EAP_BLK_MODE on both ingress</td><td /></tr>
<tr><td /><td /><td /><td>and egress port, only frame defined in</td><td /></tr>
<tr><td /><td /><td /><td>EAP_GCFG will be forwarded. Especially, the</td><td /></tr>
<tr><td /><td /><td /><td>forwarding process will check whether each</td><td /></tr>
<tr><td /><td /><td /><td>egress port is at block mode or not.</td><td /></tr>
<tr><td>48</td><td>EAP_EN_UNI_DA</td><td>R/W</td><td>enable EAP frame with DA.</td><td>0</td></tr>
<tr><td>47:0</td><td>EAP_UNI_DA</td><td>R/W</td><td>EAP frame DA register.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>PORT_EAP_CON_IMP</p><p>Register Address: SPI Page 0x42, SPI Offset 0x60</p><p>Register Description: IMP EAP Configuration Registers</p><p>Table 335: PORT_EAP_CON_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:53</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>52:51</td><td>EAP_MODE</td><td>R/W</td><td>00: Basic mode, do not check SA,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>01: Reserved</td><td /></tr>
<tr><td /><td /><td /><td> 10: Extend mode, check SA &amp; port-number. Drop if SA is unknown.</td><td /></tr>
<tr><td /><td /><td /><td> 11: Simplified mode, check SA &amp; port-number. Trap to mgnt-port if SA is unknown.</td><td /></tr>
<tr><td>50:49</td><td>EAP_BLK_MODE</td><td>R/W</td><td>00: Do not check EAP_BLK_MODE.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>01: Check EAP_BLK_MODE on ingress port,</td><td /></tr>
<tr><td /><td /><td /><td>only frame defined in EAP_GCFG will be</td><td /></tr>
<tr><td /><td /><td /><td>forwarded. Otherwise frame will be dropped.</td><td /></tr>
<tr><td /><td /><td /><td>10: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>11: Check EAP_BLK_MODE on both ingress</td><td /></tr>
<tr><td /><td /><td /><td>and egress port, only frame defined in</td><td /></tr>
<tr><td /><td /><td /><td>EAP_GCFG will be forwarded. Especially, the</td><td /></tr>
<tr><td /><td /><td /><td>forwarding process will check whether each</td><td /></tr>
<tr><td /><td /><td /><td>egress port is at block mode or not.</td><td /></tr>
<tr><td>48</td><td>EAP_EN_UNI_DA</td><td>R/W</td><td>enable EAP frame with DA.</td><td>0</td></tr>
<tr><td>47:0</td><td>EAP_UNI_DA</td><td>R/W</td><td>EAP frame DA register.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>MST_CON</p><p>Register Address: SPI Page 0x43, SPI Offset 0x00</p><p>Register Description: MST Control Registers</p><p>Table 337: MST_CON</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:1</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>EN_802_1S</td><td>R/W</td><td>1: Enable 802.1s</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Only one spanning tree support</td><td /></tr>
</table>
</div>

<div>
<p>MST_AGE</p><p>Register Address: SPI Page 0x43, SPI Offset 0x02</p><p>Register Description: MST Ageing Control Register</p><p>Table 338: MST_AGE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>AGE_EN_PRT</td><td>R/W</td><td>Per-spanning tree aging enable.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>MST_TAB</p><p>Register Address: SPI Page 0x43, SPI Offset 0x10</p><p>Register Description: MST Table N Enable Registers</p><p>Table 339: MST_TAB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:27</td><td>MST_TAB_RSRV</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>26:24</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:21</td><td>SPT_STA7</td><td>R/W</td><td>Spanning tree state for port 7.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>20:18</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:15</td><td>SPT_STA5</td><td>R/W</td><td>Spanning tree state for port 5.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>14:12</td><td>SPT_STA4</td><td>R/W</td><td>Spanning tree state for port 4.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>11:9</td><td>SPT_STA3</td><td>R/W</td><td>Spanning tree state for port 3.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>8:6</td><td>SPT_STA2</td><td>R/W</td><td>Spanning tree state for port 2.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>5:3</td><td>SPT_STA1</td><td>R/W</td><td>Spanning tree state for port 1.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
<tr><td>2:0</td><td>SPT_STA0</td><td>R/W</td><td>Spanning tree state for port 0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>000: no spanning tree,</td><td /></tr>
<tr><td /><td /><td /><td>001: disable,</td><td /></tr>
<tr><td /><td /><td /><td>010: blocking,</td><td /></tr>
<tr><td /><td /><td /><td>011: listening,</td><td /></tr>
<tr><td /><td /><td /><td>100: learning,</td><td /></tr>
<tr><td /><td /><td /><td>101: forwarding,</td><td /></tr>
<tr><td /><td /><td /><td>110-111: reserved.</td><td /></tr>
</table>
</div>

<div>
<p>SPT_MULTI_ADDR_BPS_CTRL</p><p>Register Address: SPI Page 0x43, SPI Offset 0x50</p><p>Register Description: STP Multiport Address Bypass Control Register</p><p>Table 340: SPT_MULTI_ADDR_BPS_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:6</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>EN_MPORT5_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD5 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD5 will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td>4</td><td>EN_MPORT4_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD4 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD4 will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td>3</td><td>EN_MPORT3_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD3 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD3 will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td>2</td><td>EN_MPORT2_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD2 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD2 will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td>1</td><td>EN_MPORT1_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD1 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD1 will be checked by</td><td /></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td>0</td><td>EN_MPORT0_BYPASS_SPT</td><td>R/W</td><td>1'b0: The MPORT_ADD0 will not be checked by 0</td></tr>
<tr><td /><td /><td /><td>SPT Status</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: The MPORT_ADD0 will be checked by SPT Status</td><td /></tr>
</table>
</div>

<div>
<p>SA_LIMIT_ENABLE</p><p>Register Address: SPI Page 0x45, SPI Offset 0x00</p><p>Register Description: SA Limit Enable Register</p><p>Table 342: SA_LIMIT_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>SA_LIMIT_EN</td><td>R/W</td><td>Enables MAC Address Limit feature.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
<tr><td /><td /><td /><td>Note: For each trunk port, this feature should be disabled.</td><td /></tr>
</table>
</div>

<div>
<p>SA_LRN_CNTR_RST</p><p>Register Address: SPI Page 0x45, SPI Offset 0x02</p><p>Register Description: SA Learned Counters Reset Register</p><p>Table 343: SA_LRN_CNTR_RST</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>TOTAL_SA_LRN_CNTR_RST</td><td>R/W</td><td>Total SA Learned Counter Reset</td><td>0</td></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When the Total SA Learned Counter is reset, the total SA learned in the ARL table will be inconsistent with the Total SA Learned Counter. </td><td /></tr>
<tr><td /><td /><td /><td> 2. Strong recommend to use this register in debugging purpose. </td><td /></tr>
<tr><td>14:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SA_LRN_CNTR_RST</td><td>R/W</td><td>Port SA Learned Counter Reset:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8.</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When the Port SA Learned Counter is reset, the per port SA learned in the ARL table will be inconsistent with the Port SA Learned Counter. </td><td /></tr>
<tr><td /><td /><td /><td> 2. Strong recommend to use this register in debugging purpose. </td><td /></tr>
</table>
</div>

<div>
<p>SA_OVERLIMIT_CNTR_RST</p><p>Register Address: SPI Page 0x45, SPI Offset 0x04</p><p>Register Description: SA Over Limit Counters Reset Register</p><p>Table 344: SA_OVERLIMIT_CNTR_RST</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SA_OVER_LIMIT_CNT</td><td>R/W</td><td>Port SA Over Limit Counter Reset:</td><td>0x0</td></tr>
<tr><td /><td>R_RST</td><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
</table>
</div>

<div>
<p>TOTAL_SA_LIMIT_CTL</p><p>Register Address: SPI Page 0x45, SPI Offset 0x10</p><p>Register Description: Total SA Limit Control Register</p><p>Table 345: TOTAL_SA_LIMIT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>TOTAL_SA_LRN_CNT_LIM</td><td>R/W</td><td>Total SA Learned Limit</td><td>0x1000</td></tr>
<tr><td /><td /><td /><td>It defines the maximum number of MAC addresses allowed to learn on all ports. The configured value of 0 will mean no dynamic address will be learned on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>When the maximum limit is set, it can't over the maximum ARL table size (4096).</td><td /></tr>
<tr><td /><td /><td /><td>If it is written above the maximum ARL table size (4096), it will be to set to the maximum ARL table size (4096).</td><td /></tr>
</table>
</div>

<div>
<p>PORT_N_SA_LIMIT_CTL</p><p>Register Address: SPI Page 0x45, SPI Offset 0x12</p><p>Register Description: Port N SA Limit Control Register</p><p>Table 346: PORT_N_SA_LIMIT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>OVER_LIMIT_ACTIONS</td><td>R/W</td><td>Indicates the actions after CFP when the MAC</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Address Limit of the port is reached.</td><td /></tr>
<tr><td /><td /><td /><td> 00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop the packet and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.</td><td /></tr>
<tr><td /><td /><td /><td> 10: Copy to CPU and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.</td><td /></tr>
<tr><td /><td /><td /><td> 11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration.</td><td /></tr>
<tr><td>13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>12:0</td><td>SA_LRN_CNT_LIM</td><td>R/W</td><td>Port SA Learned Limit</td><td>0x400</td></tr>
<tr><td /><td /><td /><td>It defines the maximum number of MAC</td><td /></tr>
<tr><td /><td /><td /><td>addresses allowed to learn on the ingress port.</td><td /></tr>
<tr><td /><td /><td /><td>The configured value of 0 will mean no dynamic</td><td /></tr>
<tr><td /><td /><td /><td>address will be learned on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>When the maximum limit is set, it can't over</td><td /></tr>
<tr><td /><td /><td /><td>4096.</td><td /></tr>
<tr><td /><td /><td /><td>If it is written above 4096, it will be set to the</td><td /></tr>
<tr><td /><td /><td /><td>4096.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_8_SA_LIMIT_CTL</p><p>Register Address: SPI Page 0x45, SPI Offset 0x22</p><p>Register Description: Port 8 SA Limit Control Register</p><p>Table 347: PORT_8_SA_LIMIT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>OVER_LIMIT_ACTIONS</td><td>R/W</td><td>Indicates the actions after CFP when the MAC</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Address Limit of the port is reached.</td><td /></tr>
<tr><td /><td /><td /><td> 00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td> 01: Drop the packet and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.</td><td /></tr>
<tr><td /><td /><td /><td> 10: Copy to CPU and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.</td><td /></tr>
<tr><td /><td /><td /><td> 11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR. </td><td /></tr>
<tr><td /><td /><td /><td>The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration.</td><td /></tr>
<tr><td>13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>12:0</td><td>SA_LRN_CNT_LIM</td><td>R/W</td><td>Port SA Learned Limit</td><td>0x400</td></tr>
<tr><td /><td /><td /><td>It defines the maximum number of MAC addresses allowed to learn on the ingress port. The configured value of 0 will mean no dynamic address will be learned on the chip.</td><td /></tr>
<tr><td /><td /><td /><td>When the maximum limit is set, it can't over 4096.</td><td /></tr>
<tr><td /><td /><td /><td>If it is written above 4096, it will be set to the 4096.</td><td /></tr>
</table>
</div>

<div>
<p>TOTAL_SA_LRN_CNTR</p><p>Register Address: SPI Page 0x45, SPI Offset 0x30</p><p>Register Description: Total SA Learned Counter Register</p><p>Table 348: TOTAL_SA_LRN_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>TOTAL_SA_LRN_CNT_NO</td><td>R/W</td><td>The number of SA MAC addresses learned on all 0x0</td></tr>
<tr><td /><td /><td /><td>ports. (Software should be able to reset the</td><td /></tr>
<tr><td /><td /><td /><td>counter)</td><td /></tr>
<tr><td /><td /><td /><td>This counter can't over the value programmed in TOTAL_SA_LRN_CNT_LIM.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_N_SA_LRN_CNTR</p><p>Register Address: SPI Page 0x45, SPI Offset 0x32</p><p>Register Description: Port N SA Learned Counter Register</p><p>Table 349: PORT_N_SA_LRN_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>SA_LRN_CNT_NO</td><td>R/W</td><td>The number of SA MAC addresses learned on</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>the ingress port. (Software should be able to reset the counter)</td><td /></tr>
<tr><td /><td /><td /><td>This counter can't over the value programmed in SA_LRN_CNT_LIM.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_8_SA_LRN_CNTR</p><p>Register Address: SPI Page 0x45, SPI Offset 0x42</p><p>Register Description: Port 8 SA Learned Counter Register</p><p>Table 350: PORT_8_SA_LRN_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:0</td><td>SA_LRN_CNT_NO</td><td>R/W</td><td>The number of SA MAC addresses learned on</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>the ingress port. (Software should be able to reset the counter)</td><td /></tr>
<tr><td /><td /><td /><td>This counter can't over the value programmed in SA_LRN_CNT_LIM.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_N_SA_OVERLIMIT_CNTR</p><p>Register Address: SPI Page 0x45, SPI Offset 0x50</p><p>Register Description: Port N SA Over Limit Counter Register</p><p>Table 351: PORT_N_SA_OVERLIMIT_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>SA_OVER_LIMIT_CNTR</td><td>R/W</td><td>The number of packets exceeded the port SA</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>limit. (Software should be able to reset the</td><td /></tr>
<tr><td /><td /><td /><td>counter)</td><td /></tr>
</table>
</div>

<div>
<p>PORT_8_SA_OVERLIMIT_CNTR</p><p>Register Address: SPI Page 0x45, SPI Offset 0x70</p><p>Register Description: Port 8 SA Over Limit Counter Register</p><p>Table 352: PORT_8_SA_OVERLIMIT_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>SA_OVER_LIMIT_CNTR</td><td>R/W</td><td>The number of packets exceeded the port SA</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>limit. (Software should be able to reset the</td><td /></tr>
<tr><td /><td /><td /><td>counter)</td><td /></tr>
</table>
</div>

<div>
<p>SA_OVER_LIMIT_COPY_REDIRECT</p><p>Register Address: SPI Page 0x45, SPI Offset 0x74</p><p>Register Description: SA Over Limit Actions Config Register</p><p>Table 353: SA_OVER_LIMIT_COPY_REDIRECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>COPY_REDIRECT_PORT_ID</td><td>R/W</td><td>Defines the COPY/REDIRCT PORT ID. When</td><td>0x8</td></tr>
<tr><td /><td /><td /><td>the SA MAC Address limit is reached and the Over Limit Action is configured to COPY or REDIRECT, the incoming packet will be forwarded according to COPY_REDIRCT_PORT_ID.</td><td /></tr>
<tr><td /><td /><td /><td>0000 - 0100: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>0101: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>0110: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>0111: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>1000: Port 8</td><td /></tr>
</table>
</div>

<div>
<p>PN_QOS_PRI_CTL</p><p>Register Address: SPI Page 0x46, SPI Offset 0x00</p><p>Register Description: Port N, QoS Priority Control Register</p><p>Table 355: PN_QOS_PRI_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>TXQ_EMPTY_STATUS_SELE</td><td>R/W</td><td>Transmit queue empty status selection for</td><td>0</td></tr>
<tr><td /><td>CT</td><td /><td>scheduler reference</td><td /></tr>
<tr><td /><td /><td /><td> 1: Use the empty status gated by the egress queue shaper </td><td /></tr>
<tr><td /><td /><td /><td>When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Use the empty status directly generated by the transmit queue </td><td /></tr>
<tr><td /><td /><td /><td>If the transmit queue is not empty, the empty status will never been sent to scheduler.</td><td /></tr>
<tr><td>6</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5</td><td>NEGATIVE_CREDIT_CLR_DIS</td><td>R/W</td><td>Disable the clear action whenever the TXQ</td><td>0</td></tr>
<tr><td /><td>ABLE</td><td /><td>empty status is received with the negative credit.</td><td /></tr>
<tr><td /><td /><td /><td>1: Disable the clear action</td><td /></tr>
<tr><td /><td /><td /><td>When TXQ empty status is received, the</td><td /></tr>
<tr><td /><td /><td /><td>negative credit will not be clear.</td><td /></tr>
<tr><td /><td /><td /><td>0: Enable the clear action</td><td /></tr>
<tr><td /><td /><td /><td>When TXQ empty status is received, the</td><td /></tr>
<tr><td /><td /><td /><td>negative credit will be clear.</td><td /></tr>
<tr><td>4</td><td>ROUNDROBIN_BURST_MOD</td><td>R/W</td><td>Enable the bursting packet transmits from the</td><td>1</td></tr>
<tr><td /><td>E_ENABLE</td><td /><td>serviced queue before next arbitration with</td><td /></tr>
<tr><td /><td /><td /><td>Round-Robin scheduling.</td><td /></tr>
<tr><td /><td /><td /><td>It only affects on any queue configured with</td><td /></tr>
<tr><td /><td /><td /><td>WDRR/WRR scheduling.</td><td /></tr>
<tr><td /><td /><td /><td>1: Successive packets will be serviced before the next arbitration.</td><td /></tr>
<tr><td /><td /><td /><td>0: It represents only one packet being serviced before next arbitration.</td><td /></tr>
<tr><td>3</td><td>WDRR_GRANULARITY</td><td>R/W</td><td>Granularity selector for WDRR weight or WRR</td><td>0</td></tr>
<tr><td /><td /><td /><td>weight</td><td /></tr>
<tr><td /><td /><td /><td>1: The unit of WRR weight is in term of packet.</td><td /></tr>
<tr><td /><td /><td /><td>0: The unit of WDRR weight is in term of 256-</td><td /></tr>
<tr><td /><td /><td /><td>bytes.</td><td /></tr>
<tr><td>2:0</td><td>SCHEDULER_SELECT</td><td>R/W</td><td>Select QoS scheduling algorithm for Q7 - Q0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>[Bit2, Bit1, Bit0]:</td><td /></tr>
<tr><td /><td /><td /><td>000: for all Q7 - Q0 are Strict Priority (SP)</td><td /></tr>
<tr><td /><td /><td /><td>001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QOS_PRI_CTL</p><p>Register Address: SPI Page 0x46, SPI Offset 0x08</p><p>Register Description: Port 8, QoS Priority Control Register</p><p>Table 356: IMP_QOS_PRI_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>TXQ_EMPTY_STATUS_SELE</td><td>R/W</td><td>Transmit queue empty status selection for</td><td>0</td></tr>
<tr><td /><td>CT</td><td /><td>scheduler reference</td><td /></tr>
<tr><td /><td /><td /><td> 1: Use the empty status gated by the egress queue shaper </td><td /></tr>
<tr><td /><td /><td /><td>When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Use the empty status directly generated by the transmit queue </td><td /></tr>
<tr><td /><td /><td /><td>If the transmit queue is not empty, the empty status will never been sent to scheduler.</td><td /></tr>
<tr><td>6</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5</td><td>NEGATIVE_CREDIT_CLR_DIS</td><td>R/W</td><td>Disable the clear action whenever the TXQ</td><td>0</td></tr>
<tr><td /><td>ABLE</td><td /><td>empty status is received with the negative credit.</td><td /></tr>
<tr><td /><td /><td /><td>1: Disable the clear action</td><td /></tr>
<tr><td /><td /><td /><td>When TXQ empty status is received, the</td><td /></tr>
<tr><td /><td /><td /><td>negative credit will not be clear. 0: Enable the clear action</td><td /></tr>
<tr><td /><td /><td /><td>When TXQ empty status is received, the negative credit will be clear.</td><td /></tr>
<tr><td>4</td><td>ROUNDROBIN_BURST_MOD</td><td>R/W</td><td>Enable the bursting packet transmits from the</td><td>1</td></tr>
<tr><td /><td>E_ENABLE</td><td /><td>serviced queue before next arbitration with</td><td /></tr>
<tr><td /><td /><td /><td>Round-Robin scheduling.</td><td /></tr>
<tr><td /><td /><td /><td>It only affects on any queue configured with</td><td /></tr>
<tr><td /><td /><td /><td>WDRR/WRR scheduling.</td><td /></tr>
<tr><td /><td /><td /><td> 1: Successive packets will be serviced before the next arbitration. </td><td /></tr>
<tr><td /><td /><td /><td> 0: It represents only one packet being serviced before next arbitration. </td><td /></tr>
<tr><td>3</td><td>WDRR_GRANULARITY</td><td>R/W</td><td>Granularity selector for WDRR weight or WRR</td><td>0</td></tr>
<tr><td /><td /><td /><td>weight</td><td /></tr>
<tr><td /><td /><td /><td>1: The unit of WRR weight is in term of packet.</td><td /></tr>
<tr><td /><td /><td /><td>0: The unit of WDRR weight is in term of 256-</td><td /></tr>
<tr><td /><td /><td /><td>bytes.</td><td /></tr>
<tr><td>2:0</td><td>SCHEDULER_SELECT</td><td>R/W</td><td>Select QoS scheduling algorithm for Q7 - Q0.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>[Bit2, Bit1, Bit0]:</td><td /></tr>
<tr><td /><td /><td /><td>000: for all Q7 - Q0 are Strict Priority (SP)</td><td /></tr>
<tr><td /><td /><td /><td>001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR)</td><td /></tr>
<tr><td /><td /><td /><td>101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QOS_WEIGHT</p><p>Register Address: SPI Page 0x46, SPI Offset 0x50</p><p>Register Description: Port 8, QoS Weight Register</p><p>Table 357: IMP_QOS_WEIGHT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:56</td><td>Q7_WEIGHT</td><td>R/W</td><td>Queue N Weight Register.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>***Service Weight unit is in term of packet count</td><td /></tr>
<tr><td /><td /><td /><td>or 256-bytes count***</td><td /></tr>
<tr><td /><td /><td /><td>This field defines the service weight for Queen N</td><td /></tr>
<tr><td /><td /><td /><td>if the QoS is under weight round robin mode. If it</td><td /></tr>
<tr><td /><td /><td /><td>is strict priority mode, this field doesn't affect the</td><td /></tr>
<tr><td /><td /><td /><td>QoS scheduler. User should program higher</td><td /></tr>
<tr><td /><td /><td /><td>Queue with higher weight. And this field mustn't</td><td /></tr>
<tr><td /><td /><td /><td>be programmed as zero.</td><td /></tr>
<tr><td /><td /><td /><td>Queue 7 Weight.</td><td /></tr>
<tr><td>55:48</td><td>Q6_WEIGHT</td><td>R/W</td><td>Queue 6 Weight.</td><td>0x1</td></tr>
<tr><td>47:40</td><td>Q5_WEIGHT</td><td>R/W</td><td>Queue 5 Weight.</td><td>0x1</td></tr>
<tr><td>39:32</td><td>Q4_WEIGHT</td><td>R/W</td><td>Queue 4 Weight.</td><td>0x1</td></tr>
<tr><td>31:24</td><td>Q3_WEIGHT</td><td>R/W</td><td>Queue 3 Weight.</td><td>0x1</td></tr>
<tr><td>23:16</td><td>Q2_WEIGHT</td><td>R/W</td><td>Queue 2 Weight.</td><td>0x1</td></tr>
<tr><td>15:8</td><td>Q1_WEIGHT</td><td>R/W</td><td>Queue 1 Weight.</td><td>0x1</td></tr>
<tr><td>7:0</td><td>Q0_WEIGHT</td><td>R/W</td><td>Queue 0 Weight.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH</p><p>Register Address: SPI Page 0x47, SPI Offset 0x00</p><p>Register Description: Port N, Byte-Based, Port Shaper Shaping Rate Configure Register</p><p>Table 359: PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH</p><p>Register Address: SPI Page 0x47, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-Based, Port Shaper Shaping Rate Configure Register</p><p>Table 360: IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL</p><p>Register Address: SPI Page 0x47, SPI Offset 0x30</p><p>Register Description: Port N, Byte-Based, Port Shaper Burst Size Configure Register</p><p>Table 361: PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL</p><p>Register Address: SPI Page 0x47, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-Based, Port Shaper Burst Size Configure Register</p><p>Table 362: IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_SHAPER_STS</p><p>Register Address: SPI Page 0x47, SPI Offset 0x60</p><p>Register Description: Port N, PORT Shaper Status Register</p><p>Table 363: PN_PORT_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_SHAPER_STS</p><p>Register Address: SPI Page 0x47, SPI Offset 0x80</p><p>Register Description: Port 8, PORT Shaper Status Register</p><p>Table 364: IMP_PORT_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH</p><p>Register Address: SPI Page 0x47, SPI Offset 0x90</p><p>Register Description: Port N, Packet-Based, Port Shaper Shaping Rate Configure Register</p><p>Table 365: PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (=</td><td /></tr>
<tr><td /><td /><td /><td>125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH</p><p>Register Address: SPI Page 0x47, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-Based, Port Shaper Shaping Rate Configure Register</p><p>Table 366: IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL</p><p>Register Address: SPI Page 0x47, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-Based, Port Shaper Burst Size Configure Register</p><p>Table 367: PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL</p><p>Register Address: SPI Page 0x47, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-Based, Port Shaper Burst Size Configure Register</p><p>Table 368: IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>PORT_SHAPER_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x47, SPI Offset 0xe4</p><p>Register Description: Port Shaper AVB Shaping Mode Control Register</p><p>Table 369: PORT_SHAPER_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SHAPER_AVB_SHAPI</td><td>R/W</td><td>Enable/Disable port shaper AVB Shaping mode 0x0</td></tr>
<tr><td /><td>NG_MODE</td><td /><td>for each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x47, SPI Offset 0xe6</p><p>Register Description: Port Shaper Enable Register</p><p>Table 370: PORT_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable port Shaper for each egress</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x47, SPI Offset 0xe8</p><p>Register Description: Port Shaper Bucket Count Select Register</p><p>Table 371: PORT_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SHAPER_BUCKET_CO</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>UNT_SELECT</td><td /><td>in port Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x47, SPI Offset 0xea</p><p>Register Description: Port Shaper Blocking Control Register</p><p>Table 372: PORT_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>PORT_SHAPER_BLOCKING</td><td>R/W</td><td>Blocking or non-blocking on the Port Shaper for 0x0</td></tr>
<tr><td /><td /><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>IFG_BYTES</p><p>Register Address: SPI Page 0x47, SPI Offset 0xee</p><p>Register Description: IFG Correction Control Register</p><p>Table 373: IFG_BYTES</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>IFG_BYTES</td><td>R/W</td><td>Enable/Disable IFG correction for each egress</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td> 0: Exclude the preamble and the IFG bytes from the shaping counter. </td><td /></tr>
<tr><td /><td /><td /><td> 1: Include the preamble and the IFG bytes in the shaping counter. </td><td /></tr>
<tr><td /><td /><td /><td>Preamble is counted as 8 bytes. IFG is counted as 12 bytes by default, but when IFG shrinking is enabled, it should reflect the actual IFG count in the shaping counter.</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE0_MAX_REFRESH</p><p>Register Address: SPI Page 0x48, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 0 Shaping Rate Configure Register</p><p>Table 375: PN_QUEUE0_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE0_MAX_REFRESH</p><p>Register Address: SPI Page 0x48, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 0 Shaping Rate Configure Register</p><p>Table 376: IMP_QUEUE0_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5bit/7.8125us (= 64 Kb/s), (one token = 0.5bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE0_MAX_THD_SEL</p><p>Register Address: SPI Page 0x48, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 0 Burst Size Configure Register</p><p>Table 377: PN_QUEUE0_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE0_MAX_THD_SEL</p><p>Register Address: SPI Page 0x48, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 0 Burst Size Configure Register</p><p>Table 378: IMP_QUEUE0_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE0_SHAPER_STS</p><p>Register Address: SPI Page 0x48, SPI Offset 0x60</p><p>Register Description: Port N, Queue 0 Shaper Status Register</p><p>Table 379: PN_QUEUE0_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE0_SHAPER_STS</p><p>Register Address: SPI Page 0x48, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 0 Shaper Status Register</p><p>Table 380: IMP_QUEUE0_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE0_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x48, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 0 Shaping Rate Configure Register</p><p>Table 381: PN_QUEUE0_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE0_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x48, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 0 Shaping Rate Configure Register</p><p>Table 382: IMP_QUEUE0_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE0_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x48, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 0 Burst Size Configure Register</p><p>Table 383: PN_QUEUE0_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE0_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x48, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 0 Burst Size Configure Register</p><p>Table 384: IMP_QUEUE0_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE0_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x48, SPI Offset 0xe4</p><p>Register Description: Queue 0 AVB Shaping Mode Control Register</p><p>Table 385: QUEUE0_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE0_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 0 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE0_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x48, SPI Offset 0xe6</p><p>Register Description: Queue 0 Shaper Enable Register</p><p>Table 386: QUEUE0_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE0_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 0 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE0_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x48, SPI Offset 0xe8</p><p>Register Description: Queue 0 Bucket Count Select Register</p><p>Table 387: QUEUE0_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE0_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 0 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE0_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x48, SPI Offset 0xea</p><p>Register Description: Queue 0 Shaper Blocking Control Register</p><p>Table 388: QUEUE0_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE0_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 0 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE1_MAX_REFRESH</p><p>Register Address: SPI Page 0x49, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 1 Shaping Rate Configure Register</p><p>Table 390: PN_QUEUE1_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE1_MAX_REFRESH</p><p>Register Address: SPI Page 0x49, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 1 Shaping Rate Configure Register</p><p>Table 391: IMP_QUEUE1_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s),</td><td /></tr>
<tr><td /><td /><td /><td>(one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE1_MAX_THD_SEL</p><p>Register Address: SPI Page 0x49, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 1 Burst Size Configure Register</p><p>Table 392: PN_QUEUE1_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE1_MAX_THD_SEL</p><p>Register Address: SPI Page 0x49, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 1 Burst Size Configure Register</p><p>Table 393: IMP_QUEUE1_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE1_SHAPER_STS</p><p>Register Address: SPI Page 0x49, SPI Offset 0x60</p><p>Register Description: Port N, Queue 1 Shaper Status Register</p><p>Table 394: PN_QUEUE1_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE1_SHAPER_STS</p><p>Register Address: SPI Page 0x49, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 1 Shaper Status Register</p><p>Table 395: IMP_QUEUE1_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE1_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x49, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 1 Shaping Rate Configure Register</p><p>Table 396: PN_QUEUE1_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE1_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x49, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 1 Shaping Rate Configure Register</p><p>Table 397: IMP_QUEUE1_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE1_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x49, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 1 Burst Size Configure Register</p><p>Table 398: PN_QUEUE1_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE1_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x49, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 1 Burst Size Configure Register</p><p>Table 399: IMP_QUEUE1_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE1_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x49, SPI Offset 0xe4</p><p>Register Description: Queue 1 AVB Shaping Mode Control Register</p><p>Table 400: QUEUE1_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE1_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 1 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE1_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x49, SPI Offset 0xe6</p><p>Register Description: Queue 1 Shaper Enable Register</p><p>Table 401: QUEUE1_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE1_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 1 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE1_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x49, SPI Offset 0xe8</p><p>Register Description: Queue 1 Bucket Count Select Register</p><p>Table 402: QUEUE1_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE1_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 1 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE1_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x49, SPI Offset 0xea</p><p>Register Description: Queue 1 Shaper Blocking Control Register</p><p>Table 403: QUEUE1_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE1_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 1 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE2_MAX_REFRESH</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 2 Shaping Rate Configure Register</p><p>Table 405: PN_QUEUE2_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token =0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE2_MAX_REFRESH</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 2 Shaping Rate Configure Register</p><p>Table 406: IMP_QUEUE2_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s),</td><td /></tr>
<tr><td /><td /><td /><td>(one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE2_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 2 Burst Size Configure Register</p><p>Table 407: PN_QUEUE2_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE2_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 2 Burst Size Configure Register</p><p>Table 408: IMP_QUEUE2_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE2_SHAPER_STS</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x60</p><p>Register Description: Port N, Queue 2 Shaper Status Register</p><p>Table 409: PN_QUEUE2_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE2_SHAPER_STS</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 2 Shaper Status Register</p><p>Table 410: IMP_QUEUE2_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE2_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4a, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 2 Shaping Rate Configure Register</p><p>Table 411: PN_QUEUE2_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE2_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 2 Shaping Rate Configure Register</p><p>Table 412: IMP_QUEUE2_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE2_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 2 Burst Size Configure Register</p><p>Table 413: PN_QUEUE2_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE2_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 2 Burst Size Configure Register</p><p>Table 414: IMP_QUEUE2_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE2_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xe4</p><p>Register Description: Queue 2 AVB Shaping Mode Control Register</p><p>Table 415: QUEUE2_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE2_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 2 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE2_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xe6</p><p>Register Description: Queue 2 Shaper Enable Register</p><p>Table 416: QUEUE2_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE2_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 2 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE2_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xe8</p><p>Register Description: Queue 2 Bucket Count Select Register</p><p>Table 417: QUEUE2_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE2_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 2 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE2_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4a, SPI Offset 0xea</p><p>Register Description: Queue 2 Shaper Blocking Control Register</p><p>Table 418: QUEUE2_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE2_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 2 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE3_MAX_REFRESH</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 3 Shaping Rate Configure Register</p><p>Table 420: PN_QUEUE3_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE3_MAX_REFRESH</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 3 Shaping Rate Configure Register</p><p>Table 421: IMP_QUEUE3_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE3_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 3 Burst Size Configure Register</p><p>Table 422: PN_QUEUE3_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE3_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 3 Burst Size Configure Register</p><p>Table 423: IMP_QUEUE3_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE3_SHAPER_STS</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x60</p><p>Register Description: Port N, Queue 3 Shaper Status Register</p><p>Table 424: PN_QUEUE3_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE3_SHAPER_STS</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 3 Shaper Status Register</p><p>Table 425: IMP_QUEUE3_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE3_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4b, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 3 Shaping Rate Configure Register</p><p>Table 426: PN_QUEUE3_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE3_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 3 Shaping Rate Configure Register</p><p>Table 427: IMP_QUEUE3_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE3_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 3 Burst Size Configure Register</p><p>Table 428: PN_QUEUE3_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE3_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 3 Burst Size Configure Register</p><p>Table 429: IMP_QUEUE3_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE3_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xe4</p><p>Register Description: Queue 3 AVB Shaping Mode Control Register</p><p>Table 430: QUEUE3_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE3_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 3 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE3_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xe6</p><p>Register Description: Queue 3 Shaper Enable Register</p><p>Table 431: QUEUE3_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE3_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 3 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE3_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xe8</p><p>Register Description: Queue 3 Bucket Count Select Register</p><p>Table 432: QUEUE3_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE3_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 3 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE3_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4b, SPI Offset 0xea</p><p>Register Description: Queue 3 Shaper Blocking Control Register</p><p>Table 433: QUEUE3_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE3_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 3 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE4_MAX_REFRESH</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 4 Shaping Rate Configure Register</p><p>Table 435: PN_QUEUE4_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE4_MAX_REFRESH</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 4 Shaping Rate Configure Register</p><p>Table 436: IMP_QUEUE4_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s),</td><td /></tr>
<tr><td /><td /><td /><td>(one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE4_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 4 Burst Size Configure Register</p><p>Table 437: PN_QUEUE4_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE4_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 4 Burst Size Configure Register</p><p>Table 438: IMP_QUEUE4_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE4_SHAPER_STS</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x60</p><p>Register Description: Port N, Queue 4 Shaper Status Register</p><p>Table 439: PN_QUEUE4_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE4_SHAPER_STS</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 4 Shaper Status Register</p><p>Table 440: IMP_QUEUE4_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE4_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4c, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 4 Shaping Rate Configure Register</p><p>Table 441: PN_QUEUE4_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE4_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 4 Shaping Rate Configure Register</p><p>Table 442: IMP_QUEUE4_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE4_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 4 Burst Size Configure Register</p><p>Table 443: PN_QUEUE4_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE4_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 4 Burst Size Configure Register</p><p>Table 444: IMP_QUEUE4_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE4_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xe4</p><p>Register Description: Queue 4 AVB Shaping Mode Control Register</p><p>Table 445: QUEUE4_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE4_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 4 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE4_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xe6</p><p>Register Description: Queue 4 Shaper Enable Register</p><p>Table 446: QUEUE4_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE4_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 4 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE4_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xe8</p><p>Register Description: Queue 4 Bucket Count Select Register</p><p>Table 447: QUEUE4_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE4_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 4 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE4_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4c, SPI Offset 0xea</p><p>Register Description: Queue 4 Shaper Blocking Control Register</p><p>Table 448: QUEUE4_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE4_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 4 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE5_MAX_REFRESH</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 5 Shaping Rate Configure Register</p><p>Table 450: PN_QUEUE5_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE5_MAX_REFRESH</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 5 Shaping Rate Configure Register</p><p>Table 451: IMP_QUEUE5_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE5_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 5 Burst Size Configure Register</p><p>Table 452: PN_QUEUE5_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE5_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 5 Burst Size Configure Register</p><p>Table 453: IMP_QUEUE5_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE5_SHAPER_STS</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x60</p><p>Register Description: Port N, Queue 5 Shaper Status Register</p><p>Table 454: PN_QUEUE5_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE5_SHAPER_STS</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 5 Shaper Status Register</p><p>Table 455: IMP_QUEUE5_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE5_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4d, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 5 Shaping Rate Configure Register</p><p>Table 456: PN_QUEUE5_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE5_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 5 Shaping Rate Configure Register</p><p>Table 457: IMP_QUEUE5_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE5_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 5 Burst Size Configure Register</p><p>Table 458: PN_QUEUE5_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE5_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 5 Burst Size Configure Register</p><p>Table 459: IMP_QUEUE5_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE5_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xe4</p><p>Register Description: Queue 5 AVB Shaping Mode Control Register</p><p>Table 460: QUEUE5_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE5_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 5 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE5_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xe6</p><p>Register Description: Queue 5 Shaper Enable Register</p><p>Table 461: QUEUE5_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE5_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 5 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE5_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xe8</p><p>Register Description: Queue 5 Bucket Count Select Register</p><p>Table 462: QUEUE5_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE5_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 5 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE5_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4d, SPI Offset 0xea</p><p>Register Description: Queue 5 Shaper Blocking Control Register</p><p>Table 463: QUEUE5_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE5_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 5 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE6_MAX_REFRESH</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 6 Shaping Rate Configure Register</p><p>Table 465: PN_QUEUE6_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE6_MAX_REFRESH</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 6 Shaping Rate Configure Register</p><p>Table 466: IMP_QUEUE6_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s),</td><td /></tr>
<tr><td /><td /><td /><td>(one token = 0.5bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE6_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 6 Burst Size Configure Register</p><p>Table 467: PN_QUEUE6_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE6_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 6 Burst Size Configure Register</p><p>Table 468: IMP_QUEUE6_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE6_SHAPER_STS</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x60</p><p>Register Description: Port N, Queue 6 Shaper Status Register</p><p>Table 469: PN_QUEUE6_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE6_SHAPER_STS</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 6 Shaper Status Register</p><p>Table 470: IMP_QUEUE6_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE6_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4e, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 6 Shaping Rate Configure Register</p><p>Table 471: PN_QUEUE6_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE6_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 6 Shaping Rate Configure Register</p><p>Table 472: IMP_QUEUE6_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE6_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 6 Burst Size Configure Register</p><p>Table 473: PN_QUEUE6_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE6_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 6 Burst Size Configure Register</p><p>Table 474: IMP_QUEUE6_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE6_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xe4</p><p>Register Description: Queue 6 AVB Shaping Mode Control Register</p><p>Table 475: QUEUE6_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE6_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 6 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE6_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xe6</p><p>Register Description: Queue 6 Shaper Enable Register</p><p>Table 476: QUEUE6_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE6_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 6 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE6_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xe8</p><p>Register Description: Queue 6 Bucket Count Select Register</p><p>Table 477: QUEUE6_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE6_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 6 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE6_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4e, SPI Offset 0xea</p><p>Register Description: Queue 6 Shaper Blocking Control Register</p><p>Table 478: QUEUE6_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE6_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 6 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE7_MAX_REFRESH</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x00</p><p>Register Description: Port N, Byte-based Queue 7 Shaping Rate Configure Register</p><p>Table 480: PN_QUEUE7_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE7_MAX_REFRESH</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x20</p><p>Register Description: Port 8, Byte-based Queue 7 Shaping Rate Configure Register</p><p>Table 481: IMP_QUEUE7_MAX_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for byte-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE7_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x30</p><p>Register Description: Port N, Byte-based Queue 7 Burst Size Configure Register</p><p>Table 482: PN_QUEUE7_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE7_MAX_THD_SEL</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x50</p><p>Register Description: Port 8, Byte-based Queue 7 Burst Size Configure Register</p><p>Table 483: IMP_QUEUE7_MAX_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in byte-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 64B</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE7_SHAPER_STS</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x60</p><p>Register Description: Port N, Queue 7 Shaper Status Register</p><p>Table 484: PN_QUEUE7_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE7_SHAPER_STS</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x80</p><p>Register Description: Port 8, Queue 7 Shaper Status Register</p><p>Table 485: IMP_QUEUE7_SHAPER_STS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>IN_PROFILE_FLAG</td><td>R/W</td><td>Indicates the current state of the maximum</td><td>1</td></tr>
<tr><td /><td /><td /><td>bandwidth shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: In profile</td><td /></tr>
<tr><td /><td /><td /><td>0: Out-of-profile</td><td /></tr>
<tr><td>30:29</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>28:0</td><td>BUCKET_CNT</td><td>R/W</td><td>Current count of the number of tokens in the</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bucket. Bit 28 is overflow bit.</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE7_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4f, SPI Offset 0x90</p><p>Register Description: Port N, Packet-based Queue 7 Shaping Rate Configure Register</p><p>Table 486: PN_QUEUE7_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE7_MAX_PACKET_REFRESH</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xb0</p><p>Register Description: Port 8, Packet-based Queue 7 Shaping Rate Configure Register</p><p>Table 487: IMP_QUEUE7_MAX_PACKET_REFRESH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_REFRESH</td><td>R/W</td><td>The number of tokens removed from the bucket 0x0</td></tr>
<tr><td /><td /><td /><td>in each refresh interval for packet-based mode.</td><td /></tr>
<tr><td /><td /><td /><td>The shaping rate is determined by</td><td /></tr>
<tr><td /><td /><td /><td>MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet)</td><td /></tr>
</table>
</div>

<div>
<p>PN_QUEUE7_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xc0</p><p>Register Description: Port N, Packet-based Queue 7 Burst Size Configure Register</p><p>Table 488: PN_QUEUE7_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>IMP_QUEUE7_MAX_PACKET_THD_SEL</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xe0</p><p>Register Description: Port 8, Packet-based Queue 7 Burst Size Configure Register</p><p>Table 489: IMP_QUEUE7_MAX_PACKET_THD_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:18</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>17:0</td><td>MAX_THD_SEL</td><td>R/W</td><td>Burst size of the meter in packet-based mode.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Burst size = MAX_THD_SEL * 1 packet</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE7_AVB_SHAPING_MODE</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xe4</p><p>Register Description: Queue 7 AVB Shaping Mode Control Register</p><p>Table 490: QUEUE7_AVB_SHAPING_MODE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE7_AVB_SHAPING_MO</td><td>R/W</td><td>Enable/Disable queue 7 AVB Shaping mode for 0x0</td></tr>
<tr><td /><td>DE</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable AVB Shaping mode</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE7_SHAPER_ENABLE</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xe6</p><p>Register Description: Queue 7 Shaper Enable Register</p><p>Table 491: QUEUE7_SHAPER_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE7_SHAPER_ENABLE</td><td>R/W</td><td>Enable/Disable queue 7 Shaper for each egress 0x0</td></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE7_SHAPER_BUCKET_COUNT_SELECT</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xe8</p><p>Register Description: Queue 7 Bucket Count Select Register</p><p>Table 492: QUEUE7_SHAPER_BUCKET_COUNT_SELECT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE7_SHAPER_BUCKET_</td><td>R/W</td><td>Select byte-based or packet-based bucket count 0x0</td></tr>
<tr><td /><td>COUNT_SELECT</td><td /><td>in queue 7 Shaper.</td><td /></tr>
<tr><td /><td /><td /><td>0: Select byte-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>1: Select packet-based bucket count</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>QUEUE7_SHAPER_BLOCKING</p><p>Register Address: SPI Page 0x4f, SPI Offset 0xea</p><p>Register Description: Queue 7 Shaper Blocking Control Register</p><p>Table 493: QUEUE7_SHAPER_BLOCKING</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>QUEUE7_SHAPER_BLOCKIN</td><td>R/W</td><td>Blocking or non-blocking on queue 7 Shaper for 0x0</td></tr>
<tr><td /><td>G</td><td /><td>each egress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: No action on the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>1: Blocking the Shaper</td><td /></tr>
<tr><td /><td /><td /><td>bit[8:7]: port8 ~ port7.</td><td /></tr>
<tr><td /><td /><td /><td>bit[6]: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5 ~ port0.</td><td /></tr>
</table>
</div>

<div>
<p>MIB_SNAPSHOT_CTL</p><p>Register Address: SPI Page 0x70, SPI Offset 0x00</p><p>Register Description: MIB Snapshot Control Register</p><p>Table 495: MIB_SNAPSHOT_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7</td><td>SNAPSHOT_STDONE</td><td>R/W</td><td>Write 1'b1 to initiate MIB snapshot access clear</td><td>0</td></tr>
<tr><td /><td /><td /><td>to 1'b0 when MIB snapshot access is done.</td><td /></tr>
<tr><td>6</td><td>SNAPSHOT_MIRROR</td><td>R/W</td><td>1'b1: enable read address to port MIB, but data</td><td>0</td></tr>
<tr><td /><td /><td /><td>from MIB snapshot memory.</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: enable to read from port MIB memory.</td><td /></tr>
<tr><td>5</td><td>RESERVED</td><td>R/W</td><td /><td>0</td></tr>
<tr><td>4</td><td>RST_MIB_SNAPSHOT_CNT_</td><td>R/W</td><td>When the bit is set and RST_MIB_CNT (page</td><td>1</td></tr>
<tr><td /><td>EN</td><td /><td>0x2, offset 0x0, bit 0) is triggered, the MIB</td><td /></tr>
<tr><td /><td /><td /><td>snapshot counters at page 0x71 would be reset</td><td /></tr>
<tr><td /><td /><td /><td>to 0.</td><td /></tr>
<tr><td>3:0</td><td>SNAPSHOT_PORT</td><td>R/W</td><td>Port number for MIB snapshot function.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>S_TxOctets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x00</p><p>Register Description: TxOctets</p><p>Table 497: S_TxOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of good bytes of data</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>transmitted by a port (excluding preamble, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>S_TxDropPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x08</p><p>Register Description: Tx Drop Packet Counter</p><p>Table 498: S_TxDropPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>This counter is increased every time a transmit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packet is dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as transmit FIFO underflow), or an internal MAC</td><td /></tr>
<tr><td /><td /><td /><td>sublayer transmit error not counted by either the</td><td /></tr>
<tr><td /><td /><td /><td>TxLateCollision or the TxExcessiveCollision</td><td /></tr>
<tr><td /><td /><td /><td>counters.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ0</p><p>Register Address: SPI Page 0x71, SPI Offset 0x0c</p><p>Register Description: Tx Q0 Packet Counter</p><p>Table 499: S_TxQPKTQ0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS0, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxBroadcastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x10</p><p>Register Description: Tx Broadcast Packet Counter</p><p>Table 500: S_TxBroadcastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a broadcast address.</td><td /></tr>
<tr><td /><td /><td /><td>This counter does not include error broadcast</td><td /></tr>
<tr><td /><td /><td /><td>packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxMulticastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x14</p><p>Register Description: Tx Multicast Packet Counter</p><p>Table 501: S_TxMulticastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets</td><td /></tr>
<tr><td /><td /><td /><td>or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxUnicastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x18</p><p>Register Description: Tx Unicast Packet Counter</p><p>Table 502: S_TxUnicastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets transmitted by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxCollisions</p><p>Register Address: SPI Page 0x71, SPI Offset 0x1c</p><p>Register Description: Tx Collision Counter</p><p>Table 503: S_TxCollisions</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of collisions experienced by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>during packet transmissions.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxSingleCollision</p><p>Register Address: SPI Page 0x71, SPI Offset 0x20</p><p>Register Description: Tx Single Collision Counter</p><p>Table 504: S_TxSingleCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced exactly one collision.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxMultipleCollision</p><p>Register Address: SPI Page 0x71, SPI Offset 0x24</p><p>Register Description: Tx Multiple collision Counter</p><p>Table 505: S_TxMultipleCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets successfully transmitted 0x0</td></tr>
<tr><td /><td /><td /><td>by a port that experienced more than one</td><td /></tr>
<tr><td /><td /><td /><td>collision.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxDeferredTransmit</p><p>Register Address: SPI Page 0x71, SPI Offset 0x28</p><p>Register Description: Tx Deferred Transmit Counter</p><p>Table 506: S_TxDeferredTransmit</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets transmitted by a port for 0x0</td></tr>
<tr><td /><td /><td /><td>which the first transmission attempt is delayed</td><td /></tr>
<tr><td /><td /><td /><td>because the medium is busy.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxLateCollision</p><p>Register Address: SPI Page 0x71, SPI Offset 0x2c</p><p>Register Description: Tx Late Collision Counter</p><p>Table 507: S_TxLateCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times that a collision is detected</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>later than 512 bit-times into the transmission of a</td><td /></tr>
<tr><td /><td /><td /><td>packet.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxExcessiveCollision</p><p>Register Address: SPI Page 0x71, SPI Offset 0x30</p><p>Register Description: Tx Excessive Collision Counter</p><p>Table 508: S_TxExcessiveCollision</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets that are not transmitted</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>from a port because the packet experienced 16</td><td /></tr>
<tr><td /><td /><td /><td>transmission attempts.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxFrameInDisc</p><p>Register Address: SPI Page 0x71, SPI Offset 0x34</p><p>Register Description: Tx Fram IN Disc Counter</p><p>Table 509: S_TxFrameInDisc</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of valid packets received that are</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>discarded by the forwarding process due to lack</td><td /></tr>
<tr><td /><td /><td /><td>of space on an output queue. (Not maintained or</td><td /></tr>
<tr><td /><td /><td /><td>reported in the MIB counters and located in the</td><td /></tr>
<tr><td /><td /><td /><td>congestion management registers, page 0Ah.)</td><td /></tr>
<tr><td /><td /><td /><td>This attribute increments only if a network device</td><td /></tr>
<tr><td /><td /><td /><td>is not acting in compliance with a flow-control</td><td /></tr>
<tr><td /><td /><td /><td>request, or the chip internal flow control/buffering</td><td /></tr>
<tr><td /><td /><td /><td>scheme has been misconfigured.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPausePkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x38</p><p>Register Description: Tx Pause Packet Counter</p><p>Table 510: S_TxPausePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE events on a given port.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ1</p><p>Register Address: SPI Page 0x71, SPI Offset 0x3c</p><p>Register Description: Tx Q1 Packet Counter</p><p>Table 511: S_TxQPKTQ1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS1, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ2</p><p>Register Address: SPI Page 0x71, SPI Offset 0x40</p><p>Register Description: Tx Q2 Packet Counter</p><p>Table 512: S_TxQPKTQ2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS2, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ3</p><p>Register Address: SPI Page 0x71, SPI Offset 0x44</p><p>Register Description: Tx Q3 Packet Counter</p><p>Table 513: S_TxQPKTQ3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS3, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ4</p><p>Register Address: SPI Page 0x71, SPI Offset 0x48</p><p>Register Description: Tx Q4 Packet Counter</p><p>Table 514: S_TxQPKTQ4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS4, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ5</p><p>Register Address: SPI Page 0x71, SPI Offset 0x4c</p><p>Register Description: Tx Q5 Packet Counter</p><p>Table 515: S_TxQPKTQ5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS5, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxOctets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x50</p><p>Register Description: Rx Packet Octets Counter</p><p>Table 516: S_RxOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The number of bytes of data received by a port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>(excluding preamble, but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>including bad packets.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxUndersizePkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x58</p><p>Register Description: Rx Under Size Packet Octets Counter</p><p>Table 517: S_RxUndersizePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are less than 64 bytes long (excluding</td><td /></tr>
<tr><td /><td /><td /><td>framing bits, but including the</td><td /></tr>
<tr><td /><td /><td /><td>FCS).</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPausePkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x5c</p><p>Register Description: Rx Pause Packet Counter</p><p>Table 518: S_RxPausePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of PAUSE frames received by a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>port. The PAUSE frame must have a valid MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame EtherType field (8808h), have a</td><td /></tr>
<tr><td /><td /><td /><td>destination MAC address of either the MAC</td><td /></tr>
<tr><td /><td /><td /><td>control frame reserved multicast address (01-80-</td><td /></tr>
<tr><td /><td /><td /><td>C2-00-00-01) or the unique MAC address</td><td /></tr>
<tr><td /><td /><td /><td>associated with the specific port, a valid PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>Opcode (0001), be a minimum of 64 bytes in</td><td /></tr>
<tr><td /><td /><td /><td>length (excluding preamble but including FCS),</td><td /></tr>
<tr><td /><td /><td /><td>and have a valid CRC. Although an IEEE 802.3-</td><td /></tr>
<tr><td /><td /><td /><td>compliant MAC is permitted to transmit PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames only when in full-duplex mode with flow</td><td /></tr>
<tr><td /><td /><td /><td>control enabled and with the transfer of PAUSE</td><td /></tr>
<tr><td /><td /><td /><td>frames determined by the result of auto-</td><td /></tr>
<tr><td /><td /><td /><td>negotiation, an IEEE 802.3 MAC receiver is</td><td /></tr>
<tr><td /><td /><td /><td>required to count all received PAUSE frames,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of its half/full-duplex status. An</td><td /></tr>
<tr><td /><td /><td /><td>indication that a MAC is in half-duplex with the</td><td /></tr>
<tr><td /><td /><td /><td>RxPausePkts incrementing indicates a</td><td /></tr>
<tr><td /><td /><td /><td>noncompliant transmitting device on the</td><td /></tr>
<tr><td /><td /><td /><td>network.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts64Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x60</p><p>Register Description: Rx 64 Bytes Octets Counter</p><p>Table 519: S_RxPkts64Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts65to127Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x64</p><p>Register Description: Rx 65 to 127 Bytes Octets Counter</p><p>Table 520: S_RxPkts65to127Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 65 and 127 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts128to255Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x68</p><p>Register Description: Rx 128 to 255 Bytes Octets Counter</p><p>Table 521: S_RxPkts128to255Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 128 and 255 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts256to511Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x6c</p><p>Register Description: Rx 256 to 511 Bytes Octets Counter</p><p>Table 522: S_RxPkts256to511Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 256 and 511 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts512to1023Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x70</p><p>Register Description: Rx 512 to 1023 Bytes Octets Counter</p><p>Table 523: S_RxPkts512to1023Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 512 and 1023 bytes</td><td /></tr>
<tr><td /><td /><td /><td>long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxPkts1024toMaxPktOctets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x74</p><p>Register Description: Rx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 524: S_RxPkts1024toMaxPktOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of received packets (including error 0x0</td></tr>
<tr><td /><td /><td /><td>packets) that are between 1024 and MaxPacket</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxOversizePkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x78</p><p>Register Description: Rx Over Size Packet Counter</p><p>Table 525: S_RxOversizePkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are greater than standard max frame size.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxJabbers</p><p>Register Address: SPI Page 0x71, SPI Offset 0x7c</p><p>Register Description: Rx Jabber Packet Counter</p><p>Table 526: S_RxJabbers</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>meet below frame length condition and have</td><td /></tr>
<tr><td /><td /><td /><td>either an FCS error or an alignment error.</td><td /></tr>
<tr><td /><td /><td /><td> 1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes. </td><td /></tr>
<tr><td /><td /><td /><td> 2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame. </td><td /></tr>
<tr><td /><td /><td /><td>frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxAlignmentErrors</p><p>Register Address: SPI Page 0x71, SPI Offset 0x80</p><p>Register Description: Rx Alignment Error Counter</p><p>Table 527: S_RxAlignmentErrors</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with a</td><td /></tr>
<tr><td /><td /><td /><td>nonintegral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxFCSErrors</p><p>Register Address: SPI Page 0x71, SPI Offset 0x84</p><p>Register Description: Rx FCS Error Counter</p><p>Table 528: S_RxFCSErrors</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>have a length (excluding framing bits, but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS) between 64 and standard max</td><td /></tr>
<tr><td /><td /><td /><td>frame size, inclusive, and have a bad FCS with</td><td /></tr>
<tr><td /><td /><td /><td>an integral number of bytes.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxGoodOctets</p><p>Register Address: SPI Page 0x71, SPI Offset 0x88</p><p>Register Description: Rx Good Packet Octet Counter</p><p>Table 529: S_RxGoodOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>COUNT</td><td>R/W</td><td>The total number of bytes in all good packets</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>received by a port (excluding framing bits but</td><td /></tr>
<tr><td /><td /><td /><td>including FCS).</td><td /></tr>
</table>
</div>

<div>
<p>S_RxDropPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x90</p><p>Register Description: Rx Drop Packet Counter</p><p>Table 530: S_RxDropPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were dropped due to lack of resources (such</td><td /></tr>
<tr><td /><td /><td /><td>as lack of input buffers) or were dropped due to</td><td /></tr>
<tr><td /><td /><td /><td>lack of resources before a determination of the</td><td /></tr>
<tr><td /><td /><td /><td>validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxUnicastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x94</p><p>Register Description: Rx Unicast Packet Counter</p><p>Table 531: S_RxUnicastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are addressed to a unicast address.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxMulticastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x98</p><p>Register Description: Rx Multicast Packet Counter</p><p>Table 532: S_RxMulticastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to a multicast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error multicast packets or valid broadcast packets.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxBroadcastPkts</p><p>Register Address: SPI Page 0x71, SPI Offset 0x9c</p><p>Register Description: Rx Broadcast Packet Counter</p><p>Table 533: S_RxBroadcastPkts</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that are directed to the broadcast address. This</td><td /></tr>
<tr><td /><td /><td /><td>counter does not include error broadcast packets or valid multicast packets.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxSAChanges</p><p>Register Address: SPI Page 0x71, SPI Offset 0xa0</p><p>Register Description: Rx SA Change Counter</p><p>Table 534: S_RxSAChanges</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of times the SA of good receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packets has changed from the previous value. A</td><td /></tr>
<tr><td /><td /><td /><td>count greater than 1 generally indicates the port</td><td /></tr>
<tr><td /><td /><td /><td>is connected to a repeater-based network.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxFragments</p><p>Register Address: SPI Page 0x71, SPI Offset 0xa4</p><p>Register Description: Rx Fragment Counter</p><p>Table 535: S_RxFragments</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of packets received by a port that</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>are less than 64 bytes (excluding framing bits)</td><td /></tr>
<tr><td /><td /><td /><td>and have either an FCS error or an alignment</td><td /></tr>
<tr><td /><td /><td /><td>error.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxJumboPkt</p><p>Register Address: SPI Page 0x71, SPI Offset 0xa8</p><p>Register Description: Jumbo Packet Counter</p><p>Table 536: S_RxJumboPkt</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with frame size</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>greater than the Standard Maximum Size and</td><td /></tr>
<tr><td /><td /><td /><td>less than or equal to the Jumbo Frame Size,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of CRC or Alignment errors.</td><td /></tr>
<tr><td /><td /><td /><td>Note: InFrame count should count the JumboPkt</td><td /></tr>
<tr><td /><td /><td /><td>count with good CRC.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxSymblErr</p><p>Register Address: SPI Page 0x71, SPI Offset 0xac</p><p>Register Description: Rx Symbol Error Counter</p><p>Table 537: S_RxSymblErr</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of times a valid length packet</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>was received at a port and at least one invalid</td><td /></tr>
<tr><td /><td /><td /><td>data symbol was detected. Counter increments</td><td /></tr>
<tr><td /><td /><td /><td>only once per carrier event and does not</td><td /></tr>
<tr><td /><td /><td /><td>increment on detection of collision during the</td><td /></tr>
<tr><td /><td /><td /><td>carrier event.</td><td /></tr>
</table>
</div>

<div>
<p>S_InRangeErrCount</p><p>Register Address: SPI Page 0x71, SPI Offset 0xb0</p><p>Register Description: InRangeErrCount Counter</p><p>Table 538: S_InRangeErrCount</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the following conditions.</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is between 46 and</td><td /></tr>
<tr><td /><td /><td /><td>1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received,</td><td /></tr>
<tr><td /><td /><td /><td>OR</td><td /></tr>
<tr><td /><td /><td /><td>The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding).</td><td /></tr>
</table>
</div>

<div>
<p>S_OutRangeErrCount</p><p>Register Address: SPI Page 0x71, SPI Offset 0xb4</p><p>Register Description: OutRangeErrCount Counter</p><p>Table 539: S_OutRangeErrCount</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of frames received with good CRC 0x0</td></tr>
<tr><td /><td /><td /><td>and the value of Length/Type field is greater than</td><td /></tr>
<tr><td /><td /><td /><td>1500 and less than 1536.</td><td /></tr>
</table>
</div>

<div>
<p>S_EEE_LPI_EVENT</p><p>Register Address: SPI Page 0x71, SPI Offset 0xb8</p><p>Register Description: EEE Low-Power Idle Event Registers</p><p>Table 540: S_EEE_LPI_EVENT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle event</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this is simply a count of the</td><td /></tr>
<tr><td /><td /><td /><td>number of times that the lowPowerAssert control</td><td /></tr>
<tr><td /><td /><td /><td>signal has been asserted for each MAC. In</td><td /></tr>
<tr><td /><td /><td /><td>symmetric mode, this is the count of the number</td><td /></tr>
<tr><td /><td /><td /><td>of times both lowPowerAssert and the</td><td /></tr>
<tr><td /><td /><td /><td>lowPowerIndicate(from the receive path) are</td><td /></tr>
<tr><td /><td /><td /><td>asserted simultaneously.</td><td /></tr>
</table>
</div>

<div>
<p>S_EEE_LPI_DURATION</p><p>Register Address: SPI Page 0x71, SPI Offset 0xbc</p><p>Register Description: EEE Low-Power Idle Duration Registers</p><p>Table 541: S_EEE_LPI_DURATION</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>EEE low-power idle duration.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>In symmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC/PHY is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>In asymmetric mode, this counter accumulates</td><td /></tr>
<tr><td /><td /><td /><td>the number of microseconds that the associated</td><td /></tr>
<tr><td /><td /><td /><td>MAC is in the low-power idle state.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1 usec.</td><td /></tr>
</table>
</div>

<div>
<p>S_RxDiscard</p><p>Register Address: SPI Page 0x71, SPI Offset 0xc0</p><p>Register Description: Rx Discard Counter</p><p>Table 542: S_RxDiscard</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of good packets received by a port 0x0</td></tr>
<tr><td /><td /><td /><td>that were discarded by the Forwarding Process.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ6</p><p>Register Address: SPI Page 0x71, SPI Offset 0xc8</p><p>Register Description: Tx Q6 Packet Counter</p><p>Table 543: S_TxQPKTQ6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxQPKTQ7</p><p>Register Address: SPI Page 0x71, SPI Offset 0xcc</p><p>Register Description: Tx Q7 Packet Counter</p><p>Table 544: S_TxQPKTQ7</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The total number of good packets transmitted on 0x0</td></tr>
<tr><td /><td /><td /><td>COS6, which is specified in MIB queue select</td><td /></tr>
<tr><td /><td /><td /><td>register when QoS is enabled.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts64Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xd0</p><p>Register Description: Tx 64 Bytes Octets Counter</p><p>Table 545: S_TxPkts64Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are 64 bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts65to127Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xd4</p><p>Register Description: Tx 65 to 127 Bytes Octets Counter</p><p>Table 546: S_TxPkts65to127Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 65 and 127</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts128to255Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xd8</p><p>Register Description: Tx 128 to 255 Bytes Octets Counter</p><p>Table 547: S_TxPkts128to255Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 128 and 255</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts256to511Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xdc</p><p>Register Description: Tx 256 to 511 Bytes Octets Counter</p><p>Table 548: S_TxPkts256to511Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 256 and 511</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts512to1023Octets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xe0</p><p>Register Description: Tx 512 to 1023 Bytes Octets Counter</p><p>Table 549: S_TxPkts512to1023Octets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 512 and 1023</td><td /></tr>
<tr><td /><td /><td /><td>bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>S_TxPkts1024toMaxPktOctets</p><p>Register Address: SPI Page 0x71, SPI Offset 0xe4</p><p>Register Description: Tx 1024 to MaxPkt Bytes Octets Counter</p><p>Table 550: S_TxPkts1024toMaxPktOctets</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>COUNT</td><td>R/W</td><td>The number of transmitted packets (including</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>error packets) that are between 1024 and</td><td /></tr>
<tr><td /><td /><td /><td>MaxPacket bytes long.</td><td /></tr>
</table>
</div>

<div>
<p>LPDET_CFG</p><p>Register Address: SPI Page 0x72, SPI Offset 0x00</p><p>Register Description: Loop Detection Configuration Registers</p><p>Table 552: LPDET_CFG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>14</td><td>DFQ_SEL2</td><td>R/W</td><td>specify which queue to be put for received</td><td>0</td></tr>
<tr><td /><td /><td /><td>discovery frame.</td><td /></tr>
<tr><td /><td /><td /><td>This bit has to combine with DFQ_SEL to select</td><td /></tr>
<tr><td /><td /><td /><td>which Queue will be used.</td><td /></tr>
<tr><td /><td /><td /><td>{DFQ_SEL2, DFQ_SEL}:</td><td /></tr>
<tr><td /><td /><td /><td>000: Queue 0</td><td /></tr>
<tr><td /><td /><td /><td>001: Queue 1</td><td /></tr>
<tr><td /><td /><td /><td>010: Queue 2</td><td /></tr>
<tr><td /><td /><td /><td>011: Queue 3</td><td /></tr>
<tr><td /><td /><td /><td>100: Queue 4</td><td /></tr>
<tr><td /><td /><td /><td>101: Queue 5</td><td /></tr>
<tr><td /><td /><td /><td>110: Queue 6</td><td /></tr>
<tr><td /><td /><td /><td>111: Queue 7</td><td /></tr>
<tr><td>13</td><td>EN_TXPASS</td><td>R/W</td><td>1b1:when EN LPDET and act loop detect are</td><td>0</td></tr>
<tr><td /><td /><td /><td>active, LoopDetect frame would send out even if</td><td /></tr>
<tr><td /><td /><td /><td>prefetch fifo is occupied by low-Q frame.</td><td /></tr>
<tr><td /><td /><td /><td>1b0:follow OV PAUSE ON (bit-2) setting</td><td /></tr>
<tr><td>12</td><td>EN_LPDET</td><td>R/W</td><td>1b1: enable loop detection feature.</td><td>0</td></tr>
<tr><td /><td /><td /><td>(Starfighter-2 support for unmanaged mode</td><td /></tr>
<tr><td /><td /><td /><td>only)</td><td /></tr>
<tr><td /><td /><td /><td>1b0: disable loop detection feature.</td><td /></tr>
<tr><td>11</td><td>LOOP_IMP_SEL</td><td>R/W</td><td>1'b1: IMP support loop detection feature.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1'b0: IMP do not support loop detection feature.</td><td /></tr>
<tr><td>10:3</td><td>LED_RST_CTL</td><td>R/W</td><td>specify how many times we can miss discovery</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>time before we reset LED_warning_portmap.</td><td /></tr>
<tr><td>2</td><td>OV_PAUSE_ON</td><td>R/W</td><td>1'b1: transmit frame in highest queue even the</td><td>1</td></tr>
<tr><td /><td /><td /><td>port is in pause on state (might not work if</td><td /></tr>
<tr><td /><td /><td /><td>prefetch fifo is occupied by low-Q frame).</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: transmit frame follow the pause state rule.</td><td /></tr>
<tr><td>1:0</td><td>DFQ_SEL</td><td>R/W</td><td>specify which queue to be put for received</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>discovery frame.</td><td /></tr>
<tr><td /><td /><td /><td>These bits have to combine with DFQ_SEL2 to select which Queue will be used.</td><td /></tr>
<tr><td /><td /><td /><td>{DFQ_SEL2, DFQ_SEL}: 000: Queue 0</td><td /></tr>
<tr><td /><td /><td /><td>001: Queue 1</td><td /></tr>
<tr><td /><td /><td /><td>010: Queue 2</td><td /></tr>
<tr><td /><td /><td /><td>011: Queue 3</td><td /></tr>
<tr><td /><td /><td /><td>100: Queue 4</td><td /></tr>
<tr><td /><td /><td /><td>101: Queue 5</td><td /></tr>
<tr><td /><td /><td /><td>110: Queue 6</td><td /></tr>
<tr><td /><td /><td /><td>111: Queue 7</td><td /></tr>
</table>
</div>

<div>
<p>DF_TIMER</p><p>Register Address: SPI Page 0x72, SPI Offset 0x02</p><p>Register Description: Discovery Frame Timer Registers</p><p>Table 553: DF_TIMER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>DF_TIME</td><td>R/W</td><td>From 1 sec to 15 sec,</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>4'h0: 1 sec</td><td /></tr>
<tr><td /><td /><td /><td>.</td><td /></tr>
<tr><td /><td /><td /><td>.</td><td /></tr>
<tr><td /><td /><td /><td>4'hE: 15 sec scale = 1 sec</td><td /></tr>
</table>
</div>

<div>
<p>LED_PORTMAP</p><p>Register Address: SPI Page 0x72, SPI Offset 0x03</p><p>Register Description: LED Warning Port map Registers</p><p>Table 554: LED_PORTMAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LED_WARNING_PORTMAP</td><td>R/W</td><td>LED indication for loop detection found</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit 8 for IMP</td><td /></tr>
<tr><td /><td /><td /><td>bit 7:0 for port 7-0</td><td /></tr>
</table>
</div>

<div>
<p>MODULE_ID0</p><p>Register Address: SPI Page 0x72, SPI Offset 0x05</p><p>Register Description: Module ID 0 Registers</p><p>Table 555: MODULE_ID0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>MID_SA</td><td>R/W</td><td>48 bit SA for module ID.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>MODULE_ID1</p><p>Register Address: SPI Page 0x72, SPI Offset 0x0b</p><p>Register Description: Module ID 1 Registers</p><p>Table 556: MODULE_ID1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47</td><td>MID_AVAIL</td><td>R/W</td><td>module ID available, once 1 st packet received. 0</td></tr>
<tr><td /><td /><td /><td>1: available.</td><td /></tr>
<tr><td /><td /><td /><td>0: unavailable, wait for 1st packet.</td><td /></tr>
<tr><td>46:40</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>39:32</td><td>MID_PORTNUM</td><td>R/W</td><td>8 bit portnum for module ID.</td><td>0x0</td></tr>
<tr><td>31:0</td><td>MID_CRC</td><td>R/W</td><td>32 bits CRC for module ID.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>LPDET_SA</p><p>Register Address: SPI Page 0x72, SPI Offset 0x11</p><p>Register Description: Loop Detect Frame SA Registers</p><p>Table 557: LPDET_SA</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>47:0</td><td>LPDET_SA</td><td>R/W</td><td>Loop Detection Frame SA.Reset Value:</td><td>unknown</td></tr>
<tr><td /><td /><td /><td>0x180c2000001</td><td /></tr>
</table>
</div>

<div>
<p>G_MIICTL_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x00</p><p>Register Description: External MII Control Register</p><p>Table 559: G_MIICTL_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>RESET</td><td>R/W</td><td>1: PHY reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>14</td><td>LOOPBACK</td><td>R/W</td><td>1: Loopback mode.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>13</td><td>SPD_SEL_LSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>1</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>12</td><td>AN_EN</td><td>R/W</td><td>1: Auto-Negotiation Enable.</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Auto-Negotiation disable.</td><td /></tr>
<tr><td>11</td><td>PWR_DOWN</td><td>R/W</td><td>1:low power mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0:Normal operation.</td><td /></tr>
<tr><td>10</td><td>ISOLATE</td><td>R/W</td><td>1: Electrically isolate PHY from MII.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>9</td><td>RE_AN</td><td>R/W</td><td>RESTART AUTO-NEGOTIATION.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Restart Auto-Negotiation process.</td><td /></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>8</td><td>DUPLEX_MOD</td><td>R/W</td><td>1: Full Duplex.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex.</td><td /></tr>
<tr><td>7</td><td>COL_TEST</td><td>R/W</td><td>1 = Collision test mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = Collision test mode disabled.</td><td /></tr>
<tr><td>6</td><td>SPD_SEL_MSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>0</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>5:0</td><td>RESERVED</td><td>R/W</td><td>External Ignore when read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MIISTS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x02</p><p>Register Description: External MII Status Register</p><p>Table 560: G_MIISTS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T4 capable</td><td /></tr>
<tr><td>14</td><td>B100TX_FDX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-X full duplex capable</td><td /></tr>
<tr><td>13</td><td>B100TX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-X half duplex capable</td><td /></tr>
<tr><td>12</td><td>B10T_FDX_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T full duplex capable</td><td /></tr>
<tr><td>11</td><td>B10T_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T half duplex capable</td><td /></tr>
<tr><td>10</td><td>B100T2_FD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T2 full duplex capable</td><td /></tr>
<tr><td>9</td><td>B100T2_HD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 half duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T2 half duplex capable</td><td /></tr>
<tr><td>8</td><td>EXT_STS</td><td>R/W</td><td>1</td><td>= extended status information in register 0Fh</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no extended status info in register 0Fh</td><td /></tr>
<tr><td>7</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>MF_PRE_SUP</td><td>R/W</td><td>1</td><td>= PHY will accept management frames with</td><td>1</td></tr>
<tr><td /><td /><td /><td>preamble suppressed</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= PHY will not accept management frames</td><td /></tr>
<tr><td /><td /><td /><td>with preamble suppressed</td><td /></tr>
<tr><td>5</td><td>AUTO_NEGO_COMP</td><td>R/W</td><td>1</td><td>= auto-negotiation complete</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= auto-negotiation in progress</td><td /></tr>
<tr><td>4</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no remote fault detected</td><td /></tr>
<tr><td>3</td><td>AUTO_NEGO_CAP</td><td>R/W</td><td>1</td><td>= auto-negotiation capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not auto-negotiation capable</td><td /></tr>
<tr><td>2</td><td>LINK_STA</td><td>R/W</td><td>1</td><td>= link pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link fail</td><td /></tr>
<tr><td>1</td><td>JABBER_DET</td><td>R/W</td><td>1</td><td>= jabber condition detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no jabber condition detected</td><td /></tr>
<tr><td>0</td><td>EXT_CAP</td><td>R/W</td><td>1</td><td>= extended register capabilities supported</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= basic register set capabilities only</td><td /></tr>
</table>
</div>

<div>
<p>G_PHYIDH_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x04</p><p>Register Description: External PHY ID High Register</p><p>Table 561: G_PHYIDH_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>OUI</td><td>R/W</td><td>Bits 3:18 of organizationally unique identifier.</td><td>0x143</td></tr>
</table>
</div>

<div>
<p>G_PHYIDL_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x06</p><p>Register Description: External PHY ID LOW Register</p><p>Table 562: G_PHYIDL_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>OUI</td><td>R/W</td><td>Bits 19:24 of organizationally unique identifier.</td><td>0x2F</td></tr>
<tr><td>9:4</td><td>MODEL</td><td>R/W</td><td>Device model number (metal programmable).</td><td>0xD</td></tr>
<tr><td /><td /><td /><td>Note: this register read value come from external</td><td /></tr>
<tr><td /><td /><td /><td>PHY.</td><td /></tr>
<tr><td>3:0</td><td>REVISION</td><td>R/W</td><td>Device revision number (metal programmable).</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Note: this register read value come from external</td><td /></tr>
<tr><td /><td /><td /><td>PHY.</td><td /></tr>
</table>
</div>

<div>
<p>G_ANADV_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x08</p><p>Register Description: External Auto-Negotiation Advertisement Register</p><p>Table 563: G_ANADV_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next page ability supported.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next page ability not supported.</td><td /></tr>
<tr><td>14</td><td>RESERVED_2</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= advertise remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= advertise no remote fault detected</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>ASY_PAUSE</td><td>R/W</td><td>1</td><td>= Advertise asymmetric pause,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise no asymmetric pause.</td><td /></tr>
<tr><td>10</td><td>ADV_PAUSE_CAP</td><td>R/W</td><td>1</td><td>= capable of full duplex Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B100_FDX</td><td>R/W</td><td>1</td><td>= 100Base-TX full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX full duplex capable.</td><td /></tr>
<tr><td>7</td><td>ADV_B100X</td><td>R/W</td><td>1</td><td>= 100Base-TX capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX capable.</td><td /></tr>
<tr><td>6</td><td>ADV_B10T_FDX</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T full duplex capable.</td><td /></tr>
<tr><td>5</td><td>ADV_B10T</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T half duplex capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>00001 = IEEE 802.3 CSMA/CD.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_ANLPA_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x0a</p><p>Register Description: External Auto-Negotiation Link Partner (LP) Ability Register</p><p>Table 564: G_ANLPA_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= link partner is next page able,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>14</td><td>ACKNOWLEDGE</td><td>R/W</td><td>1</td><td>= link partner has received link code word</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = link partner has not received link code word.</td><td /></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= link partner has detected remote fault</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner has not detected remote fault.</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>LK_PAR_ASYM_CAP</td><td>R/W</td><td>link partners asymmetric pause bit.</td><td>0</td></tr>
<tr><td>10</td><td>PAUSE_CAP</td><td>R/W</td><td>1</td><td>= link partner is capable of Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>B100_TXFD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7</td><td>B100_TXHD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>6</td><td>B10T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>5</td><td>B10T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T half duplex capable 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>link partners protocol selector (see IEEE spec for 0x0</td></tr>
<tr><td /><td /><td /><td>encoding)</td><td /></tr>
</table>
</div>

<div>
<p>G_ANEXP_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x0c</p><p>Register Description: External Auto-Negotiation Expansion Register</p><p>Table 565: G_ANEXP_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>6</td><td>NEXT_PAGE_ABLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>5</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next pages stored in register 8,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next pages stored in register 5.</td><td /></tr>
<tr><td>4</td><td>PAR_DET_FAIL</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>3</td><td>LP_NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= link partner is next page able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>2</td><td>NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= local device is next page able,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local device is not next page able.</td><td /></tr>
<tr><td>1</td><td>PAGE_REC</td><td>R/W</td><td>1</td><td>= new link code word has been received</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= new link code word has not been received.</td><td /></tr>
<tr><td>0</td><td>LP_AN_ABI</td><td>R/W</td><td>1</td><td>= link partner is auto-negotiation able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not auto-negotiation able.</td><td /></tr>
</table>
</div>

<div>
<p>G_ANNXP_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x0e</p><p>Register Description: External Auto-Negotiation Next Page Transmit Register</p><p>Table 566: G_ANNXP_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_LPNXP_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x10</p><p>Register Description: External Link Partner next Page Ability Register</p><p>Table 567: G_LPNXP_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>ACK</td><td>R/W</td><td>1</td><td>= acknowledge,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no acknowledge.</td><td /></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= sent 0 during previous Link Code Word</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sent 1 during previous Link Code Word.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_CTL_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x12</p><p>Register Description: External 1000Base-T Control Register</p><p>Table 568: G_B1000T_CTL_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>TEST_MODE</td><td>R/W</td><td>1xx = Test Mode 4</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>011 = Test Mode 3</td><td /></tr>
<tr><td /><td /><td /><td>010 = Test Mode 2</td><td /></tr>
<tr><td /><td /><td /><td>001 = Test Mode 1</td><td /></tr>
<tr><td /><td /><td /><td>000 = Normal Operation.</td><td /></tr>
<tr><td>12</td><td>MAST_SLV_CONG_EN</td><td>R/W</td><td>1</td><td>= enable Master/Slave manual config value,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= disable Master/Slave manual config value.</td><td /></tr>
<tr><td>11</td><td>MAST_SLV_CONG_VALUE</td><td>R/W</td><td>1</td><td>= configure PHY as Master when 9.12 is set</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= configure PHY as Slave when 9.12 is set.</td><td /></tr>
<tr><td>10</td><td>REPEATER_DTE</td><td>R/W</td><td>1</td><td>= Repeater/switch device port,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= DTE device port.</td><td /></tr>
<tr><td>9</td><td>ADV_B1000T_FD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B1000T_HD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_STS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x14</p><p>Register Description: External 1000Base-T Status Register</p><p>Table 569: G_B1000T_STS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAST_SLV_CONG_FAULT</td><td>R/W</td><td>1</td><td>= Master/Slave configuration fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no Master/Slave configuration fault detected</td><td /></tr>
<tr><td /><td /><td /><td>(cleared by restart_an, an_complete or reg read)</td><td /></tr>
<tr><td>14</td><td>MAST_SLV_CONG_STS</td><td>R/W</td><td>1</td><td>= local PHY configured as Master,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local PHY configured as Slave.</td><td /></tr>
<tr><td>13</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>12</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>11</td><td>LP_B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>10</td><td>LP_B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>9:8</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>IDLE_ERR_CNT</td><td>R/W</td><td>Number of idle errors since last read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_EXT_STS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x1e</p><p>Register Description: External Extended Status Register</p><p>Table 570: G_EXT_STS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B1000X_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X full duplex capable.</td><td /></tr>
<tr><td>14</td><td>B1000X_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X half duplex capable.</td><td /></tr>
<tr><td>13</td><td>B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T full duplex capable.</td><td /></tr>
<tr><td>12</td><td>B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T half duplex capable,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T half duplex capable.</td><td /></tr>
<tr><td>11:0</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_CTL_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x20</p><p>Register Description: External PHY Extended Control Register</p><p>Table 571: G_PHY_EXT_CTL_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAC_PHY_MODE</td><td>R/W</td><td>1</td><td>= 10B interface mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= GMII mode.</td><td /></tr>
<tr><td>14</td><td>DIS_AUTO_MDI_CROS</td><td>R/W</td><td>1</td><td>= automatic MDI crossover disabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= automatic MDI crossover enabled.</td><td /></tr>
<tr><td>13</td><td>TRANSMIT_DIS</td><td>R/W</td><td>1</td><td>= force transmit output to high impedance,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_DIS</td><td>R/W</td><td>1</td><td>= interrupts disabled,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts enabled.</td><td /></tr>
<tr><td>11</td><td>FORCE_INTERRUPT</td><td>R/W</td><td>1</td><td>= force interrupt status to active,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal interrupt operation.</td><td /></tr>
<tr><td>10</td><td>BYPASS_ENCODE</td><td>R/W</td><td>1</td><td>= bypass 4B5B encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>9</td><td>BYPASS_SCRAMBLER</td><td>R/W</td><td>1</td><td>= bypass scrambler and descrambler,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>8</td><td>BYPASS_NRZI_MLT3</td><td>R/W</td><td>1</td><td>= bypass NRZI/MLT3 encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>7</td><td>BYPASS_ALIGNMENT</td><td>R/W</td><td>1</td><td>= bypass receive symbol alignment,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>6</td><td>RST_SCRAMBLER</td><td>R/W</td><td>1</td><td>= reset scrambler to all 1s state</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal scrambler operation.</td><td /></tr>
<tr><td>5</td><td>EN_LED_TRAFFIC_MOD</td><td>R/W</td><td>1</td><td>= LED traffic mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= LED traffic mode disabled.</td><td /></tr>
<tr><td>4</td><td>FORCE_LED_ON</td><td>R/W</td><td>1</td><td>= force all LEDs into ON state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>3</td><td>FORCE_LED_OFF</td><td>R/W</td><td>1</td><td>= force all LEDs into OFF state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>2</td><td>BLK_TXEN_MOD</td><td>R/W</td><td>1</td><td>= extend transmit IPGs to at least 4 nibbles in 0</td></tr>
<tr><td /><td /><td /><td>100Base-TX mode,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= do not extend short transmit IPGs.</td><td /></tr>
<tr><td>1</td><td>GMII_FIFO_MOD</td><td>R/W</td><td>0=new synchronous mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>1=old asynchronous mode.</td><td /></tr>
<tr><td>0</td><td>B1000T_PCS_TRANS_FIFO</td><td>R/W</td><td>1</td><td>= High latency (jumbo packets),</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Low latency (low elasticity).</td><td /></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_STS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x22</p><p>Register Description: External PHY Extended Status Register</p><p>Table 572: G_PHY_EXT_STS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>AN_PAGE_SEL_MISMATCH</td><td>R/W</td><td>1</td><td>= link partner base page selector field</td><td>0</td></tr>
<tr><td /><td /><td /><td>mismatched advertised selector field since last</td><td /></tr>
<tr><td /><td /><td /><td>read</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= no mismatch detected since last read.</td><td /></tr>
<tr><td>14</td><td>WIRESPEED_DOWNGRADE</td><td>R/W</td><td>1</td><td>= autoneg advertising downgraded</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= autoneg advertised as shown in regs 04h &amp;</td><td /></tr>
<tr><td /><td /><td /><td>09h.</td><td /></tr>
<tr><td>13</td><td>MDI_CROS_STATE</td><td>R/W</td><td>1</td><td>= MDIX,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= MDI.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_STS</td><td>R/W</td><td>1</td><td>= unmasked interrupt currently active</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts clear.</td><td /></tr>
<tr><td>11</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>10</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>9</td><td>LOCK</td><td>R/W</td><td>1</td><td>= descrambler locked,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= descrambler unlocked.</td><td /></tr>
<tr><td>8</td><td>LINK_STS</td><td>R/W</td><td>1</td><td>= link pass,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link fail.</td><td /></tr>
<tr><td>7</td><td>CRC_ERR_DET</td><td>R/W</td><td>1</td><td>= CRC error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no CRC error detected since last read.</td><td /></tr>
<tr><td>6</td><td>CARR_ERR_DET</td><td>R/W</td><td>1</td><td>= carrier ext. error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = no carrier ext. error detected since last read.</td><td /></tr>
<tr><td>5</td><td>BAD_SSD_DET</td><td>R/W</td><td>1</td><td>= bad SSD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad SSD error detected since last read.</td><td /></tr>
<tr><td>4</td><td>BAD_ESD_DET</td><td>R/W</td><td>1</td><td>= bad ESD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad ESD error detected since last read.</td><td /></tr>
<tr><td>3</td><td>REC_ERR_DET</td><td>R/W</td><td>1 = receive coding error detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no receive error detected since last read.</td><td /></tr>
<tr><td>2</td><td>TRMIT_ERR_DET</td><td>R/W</td><td>1</td><td>= transmit error code detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no transmit error detected since last read.</td><td /></tr>
<tr><td>1</td><td>LCK_ERR_DET</td><td>R/W</td><td>1</td><td>= lock error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no lock error detected since last read.</td><td /></tr>
<tr><td>0</td><td>MLT3_ERR_DET</td><td>R/W</td><td>1</td><td>= MLT3 code error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no MLT3 error detected since last read.</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_ERR_CNT_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x24</p><p>Register Description: External Receive Error Counter</p><p>Table 573: G_REC_ERR_CNT_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of non-collision packets with receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>errors since last read. Freezes at FFFFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch</td><td /></tr>
<tr><td /><td /><td /><td>shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_FALSE_CARR_CNT_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x26</p><p>Register Description: External False Carrier Sense Counter</p><p>Table 574: G_FALSE_CARR_CNT_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>SERDES_BER_CNT</td><td>R/W</td><td>Number of invalid code groups received while</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>sync_status = 1 since last cleared.</td><td /></tr>
<tr><td /><td /><td /><td>Cleared by writing expansion register 4D bit 15 =</td><td /></tr>
<tr><td /><td /><td /><td>1.</td><td /></tr>
<tr><td>7:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of false carrier sense events since last</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>read.</td><td /></tr>
<tr><td /><td /><td /><td>Counts packets received with transmit error</td><td /></tr>
<tr><td /><td /><td /><td>codes when TXERVIS bit in test register is set.</td><td /></tr>
<tr><td /><td /><td /><td>Freezes at FFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_NOTOK_CNT_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x28</p><p>Register Description: External Local/Remote Receiver NOT_OK Counters</p><p>Table 575: G_REC_NOTOK_CNT_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>LOCAL_REC_NOTOK_CNT</td><td>R/W</td><td>since last read. Freezes at FFh.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>REMOTE_REC_NOTOK_CNT</td><td>R/W</td><td>number of times remote receiver status was not 0x0</td></tr>
<tr><td /><td /><td /><td>OK</td><td /></tr>
<tr><td /><td /><td /><td>since last read. Freezes at FFh.</td><td /></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x2a</p><p>Register Description: External DSP Coefficient Read/Write Port Register</p><p>Table 576: G_DSP_COEFFICIENT_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>DSP_COEFFICIENT</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT_ADDR_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x2e</p><p>Register Description: External DSP Coefficient Address Register</p><p>Table 577: G_DSP_COEFFICIENT_ADDR_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>ALL_CHANNEL_CTL</td><td>R/W</td><td>when this bit is set, writes to per-channel control 0</td></tr>
<tr><td /><td /><td /><td>bits affect all channels, regardless of bits 14:13</td><td /></tr>
<tr><td>14:13</td><td>CHANNEL_SEL</td><td>R/W</td><td>channel select for DSP coefficient read/writes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>and</td><td /></tr>
<tr><td /><td /><td /><td>per-channel control/status register bits (marked</td><td /></tr>
<tr><td /><td /><td /><td>by</td><td /></tr>
<tr><td /><td /><td /><td>*):</td><td /></tr>
<tr><td /><td /><td /><td>11 = channel 3</td><td /></tr>
<tr><td /><td /><td /><td>10 = channel 2</td><td /></tr>
<tr><td /><td /><td /><td>01 = channel 1</td><td /></tr>
<tr><td /><td /><td /><td>00 = channel 0</td><td /></tr>
<tr><td>12</td><td>ALL_FILTER_CTL</td><td>R/W</td><td>when this bit is set, writes to per-filter control bits 0</td></tr>
<tr><td /><td /><td /><td>affect all filters in the specified channel,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip)</td><td /></tr>
<tr><td>11:8</td><td>FILTER_SEL</td><td>R/W</td><td>select DSP filter for coefficient read/write:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1111</td><td>= EXPANSION REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1110</td><td>= EXTERNAL SERDES REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1101</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1100</td><td>= DCOFFSET</td><td /></tr>
<tr><td /><td /><td /><td>1011</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1010</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1001</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1000</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>0111</td><td>= NEXT[3]</td><td /></tr>
<tr><td /><td /><td /><td>0110</td><td>= NEXT[2]</td><td /></tr>
<tr><td /><td /><td /><td>0101</td><td>= NEXT[1]</td><td /></tr>
<tr><td /><td /><td /><td>0100</td><td>= NEXT[0]</td><td /></tr>
<tr><td /><td /><td /><td>0011</td><td>= ECHO</td><td /></tr>
<tr><td /><td /><td /><td>0010</td><td>= DFE</td><td /></tr>
<tr><td /><td /><td /><td>0001</td><td>= FFE</td><td /></tr>
<tr><td /><td /><td /><td>0000</td><td>= misc. receiver registers (see bits 7:0)</td><td /></tr>
<tr><td /><td /><td /><td>note: NEXT[n] does not exist for channel n. If</td><td /></tr>
<tr><td /><td /><td /><td>NEXT[n] is selected for channel n, all NEXT</td><td /></tr>
<tr><td /><td /><td /><td>cancellers for that channel are selected when</td><td /></tr>
<tr><td /><td /><td /><td>writing control bits.</td><td /></tr>
<tr><td /><td /><td /><td>BIT 12 (CONTROL ALL FILTERS) MUST BE</td><td /></tr>
<tr><td /><td /><td /><td>ZERO IN ORDER TO SELECT MISC,</td><td /></tr>
<tr><td /><td /><td /><td>DCOFFSET, or FFE.</td><td /></tr>
<tr><td>7:0</td><td>TAP_NUM</td><td>R/W</td><td>selects which tap is to be read/written within the 0x0</td></tr>
<tr><td /><td /><td /><td>selected filter (taps are numbered from 0 to n in</td><td /></tr>
<tr><td /><td /><td /><td>chronological order (earliest to latest))</td><td /></tr>
<tr><td /><td /><td /><td>when filter select = 000 (misc. receiver regs):</td><td /></tr>
<tr><td /><td /><td /><td>0 = AGC A Register</td><td /></tr>
<tr><td /><td /><td /><td>1 = AGC B &amp; IPRF Register</td><td /></tr>
<tr><td /><td /><td /><td>2 = MSE/Pair Status Register</td><td /></tr>
<tr><td /><td /><td /><td>3 = Soft Decision Register</td><td /></tr>
<tr><td /><td /><td /><td>4 = Phase Register</td><td /></tr>
<tr><td /><td /><td /><td>5 = WireMap/Skew &amp; ECHO/NEXT &amp; TX &amp; ADC Register</td><td /></tr>
<tr><td /><td /><td /><td>6 -8 = reserved</td><td /></tr>
<tr><td /><td /><td /><td>9 = Frequency Register</td><td /></tr>
<tr><td /><td /><td /><td>10 = PLL Bandwidth &amp; Path Metric Register</td><td /></tr>
<tr><td /><td /><td /><td>11 = PLL Phase Offset Register...to 31, 61:63</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_CTL_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x30</p><p>Register Description: External Auxiliary Control Register</p><p>Table 578: G_AUX_CTL_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SHADOW_REG</td><td>R/W</td><td>Shadow Registers:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>001 : 10 BASE-T</td><td /></tr>
<tr><td /><td /><td /><td>010 : Power Control</td><td /></tr>
<tr><td /><td /><td /><td>011 : IP Phone</td><td /></tr>
<tr><td /><td /><td /><td>100 : Misc Test</td><td /></tr>
<tr><td /><td /><td /><td>101 : Misc Test 2</td><td /></tr>
<tr><td /><td /><td /><td>110 : Manual IP Phone seed</td><td /></tr>
<tr><td /><td /><td /><td>111 : Misc Control</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_STS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x32</p><p>Register Description: External Auxiliary Status Register</p><p>Table 579: G_AUX_STS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>AUX_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_STS_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x34</p><p>Register Description: External Interrupt Status Register</p><p>Table 580: G_INTERRUPT_STS_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_MSK_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x36</p><p>Register Description: External Interrupt Mask Register</p><p>Table 581: G_INTERRUPT_MSK_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MISC_SHADOW_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x38</p><p>Register Description: External Miscellaneous Shadow Registers</p><p>Table 582: G_MISC_SHADOW_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td>00000 : Cabletron LED modes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00001 : DLL Control</td><td /></tr>
<tr><td /><td /><td /><td>00010 : Spare Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00011 : Clock Aligner</td><td /></tr>
<tr><td /><td /><td /><td>00100 : Spare Control 2</td><td /></tr>
<tr><td /><td /><td /><td>00101 : Spare Control 3</td><td /></tr>
<tr><td /><td /><td /><td>00110 : TDR Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00111 : TDR Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01000 : Led Status</td><td /></tr>
<tr><td /><td /><td /><td>01001 : Led Control</td><td /></tr>
<tr><td /><td /><td /><td>01010 : Auto-Power Down</td><td /></tr>
<tr><td /><td /><td /><td>01011 : External Control 1</td><td /></tr>
<tr><td /><td /><td /><td>01100 : External Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01101 : LED Selector 1</td><td /></tr>
<tr><td /><td /><td /><td>01110 : LED Selector 2</td><td /></tr>
<tr><td /><td /><td /><td>01111 : LED GPIO Control/Status</td><td /></tr>
<tr><td /><td /><td /><td>10000 : CISCO Enhanced Link status Mode</td><td /></tr>
<tr><td /><td /><td /><td>Control</td><td /></tr>
<tr><td /><td /><td /><td>10001 : SerDes 100-FX Status</td><td /></tr>
<tr><td /><td /><td /><td>10010 : SerDes 100-FX Test</td><td /></tr>
<tr><td /><td /><td /><td>10011 : SerDes 100-FX Control</td><td /></tr>
<tr><td /><td /><td /><td>10100 : External SerDes Control</td><td /></tr>
<tr><td /><td /><td /><td>10101 : SGMII Slave Control</td><td /></tr>
<tr><td /><td /><td /><td>10110 : Misc 1000X Control 2</td><td /></tr>
<tr><td /><td /><td /><td>10111 : Misc 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11000 : Auto-Detect SGMII/GBIC</td><td /></tr>
<tr><td /><td /><td /><td>11001 : Test 1000X</td><td /></tr>
<tr><td /><td /><td /><td>11010 : Autoneg 1000X Debug</td><td /></tr>
<tr><td /><td /><td /><td>11011 : Auxiliary 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11100 : Auxiliary 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11101 : Misc 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11110 : Auto-Detect Medium</td><td /></tr>
<tr><td /><td /><td /><td>11111 : Mode Control</td><td /></tr>
</table>
</div>

<div>
<p>G_MASTER_SLAVE_SEED_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x3a</p><p>Register Description: External Master/Slave Seed Register</p><p>Table 583: G_MASTER_SLAVE_SEED_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SEED</td><td>R/W</td><td>Shadow Register:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1 : HCD Status</td><td /></tr>
</table>
</div>

<div>
<p>G_TEST1_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x3c</p><p>Register Description: External Test Register 1</p><p>Table 584: G_TEST1_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_TEST2_EXT_P5</p><p>Register Address: SPI Page 0x85, SPI Offset 0x3e</p><p>Register Description: External Test Register 2</p><p>Table 585: G_TEST2_EXT_P5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MIICTL_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x00</p><p>Register Description: External MII Control Register</p><p>Table 587: G_MIICTL_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>RESET</td><td>R/W</td><td>1: PHY reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>14</td><td>LOOPBACK</td><td>R/W</td><td>1: Loopback mode.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>13</td><td>SPD_SEL_LSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>1</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>12</td><td>AN_EN</td><td>R/W</td><td>1: Auto-Negotiation enable.</td><td>1</td></tr>
<tr><td /><td /><td /><td>0: Auto-Negotiation disable.</td><td /></tr>
<tr><td>11</td><td>PWR_DOWN</td><td>R/W</td><td>1: Low power mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0:Normal operation.</td><td /></tr>
<tr><td>10</td><td>ISOLATE</td><td>R/W</td><td>1: Electrically isolate PHY from MII.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>9</td><td>RE_AN</td><td>R/W</td><td>RESTART AUTO-NEGOTIATION.</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Restart Auto-Negotiation process.</td><td /></tr>
<tr><td /><td /><td /><td>0: Normal operation.</td><td /></tr>
<tr><td>8</td><td>DUPLEX_MOD</td><td>R/W</td><td>1: Full Duplex.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Half Duplex.</td><td /></tr>
<tr><td>7</td><td>COL_TEST</td><td>R/W</td><td>1 = Collision test mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = Collision test mode disabled.</td><td /></tr>
<tr><td>6</td><td>SPD_SEL_MSB</td><td>R/W</td><td>{SPD_SEL_MSB, SPD_SEL_LSB}</td><td>0</td></tr>
<tr><td /><td /><td /><td>11</td><td>= Reserved</td><td /></tr>
<tr><td /><td /><td /><td>10</td><td>= 1000 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>01</td><td>= 100 Mb/s</td><td /></tr>
<tr><td /><td /><td /><td>00</td><td>= 10 Mb/s</td><td /></tr>
<tr><td>5:0</td><td>RESERVED</td><td>R/W</td><td>External Ignore when read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MIISTS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x02</p><p>Register Description: External MII Status Register</p><p>Table 588: G_MIISTS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T4 capable</td><td /></tr>
<tr><td>14</td><td>B100TX_FDX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-X full duplex capable</td><td /></tr>
<tr><td>13</td><td>B100TX_CAP</td><td>R/W</td><td>1</td><td>= 100Base-X half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-X half duplex capable</td><td /></tr>
<tr><td>12</td><td>B10T_FDX_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T full duplex capable</td><td /></tr>
<tr><td>11</td><td>B10T_CAP</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T half duplex capable</td><td /></tr>
<tr><td>10</td><td>B100T2_FD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T2 full duplex capable</td><td /></tr>
<tr><td>9</td><td>B100T2_HD_CAP</td><td>R/W</td><td>1</td><td>= 100Base-T2 half duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T2 half duplex capable</td><td /></tr>
<tr><td>8</td><td>EXT_STS</td><td>R/W</td><td>1</td><td>= extended status information in register 0Fh</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no extended status info in register 0Fh</td><td /></tr>
<tr><td>7</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>MF_PRE_SUP</td><td>R/W</td><td>1</td><td>= PHY will accept management frames with</td><td>1</td></tr>
<tr><td /><td /><td /><td>preamble suppressed</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= PHY will not accept management frames</td><td /></tr>
<tr><td /><td /><td /><td>with preamble suppressed</td><td /></tr>
<tr><td>5</td><td>AUTO_NEGO_COMP</td><td>R/W</td><td>1</td><td>= auto-negotiation complete</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= auto-negotiation in progress</td><td /></tr>
<tr><td>4</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no remote fault detected</td><td /></tr>
<tr><td>3</td><td>AUTO_NEGO_CAP</td><td>R/W</td><td>1</td><td>= auto-negotiation capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not auto-negotiation capable</td><td /></tr>
<tr><td>2</td><td>LINK_STA</td><td>R/W</td><td>1</td><td>= link pass</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link fail</td><td /></tr>
<tr><td>1</td><td>JABBER_DET</td><td>R/W</td><td>1</td><td>= jabber condition detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no jabber condition detected</td><td /></tr>
<tr><td>0</td><td>EXT_CAP</td><td>R/W</td><td>1</td><td>= extended register capabilities supported</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= basic register set capabilities only</td><td /></tr>
</table>
</div>

<div>
<p>G_PHYIDH_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x04</p><p>Register Description: External PHY ID High Register</p><p>Table 589: G_PHYIDH_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>OUI</td><td>R/W</td><td>Bits 3:18 of organizationally unique identifier.</td><td>0x143</td></tr>
</table>
</div>

<div>
<p>G_PHYIDL_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x06</p><p>Register Description: External PHY ID LOW Register</p><p>Table 590: G_PHYIDL_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:10</td><td>OUI</td><td>R/W</td><td>Bits 19:24 of organizationally unique identifier.</td><td>0x2F</td></tr>
<tr><td>9:4</td><td>MODEL</td><td>R/W</td><td>Device model number (metal programmable).</td><td>0xD</td></tr>
<tr><td /><td /><td /><td>Note: this register read value come from external</td><td /></tr>
<tr><td /><td /><td /><td>PHY.</td><td /></tr>
<tr><td>3:0</td><td>REVISION</td><td>R/W</td><td>Device revision number (metal programmable).</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Note: this register read value come from external</td><td /></tr>
<tr><td /><td /><td /><td>PHY.</td><td /></tr>
</table>
</div>

<div>
<p>G_ANADV_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x08</p><p>Register Description: External Auto-Negotiation Advertisement Register</p><p>Table 591: G_ANADV_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next page ability supported.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next page ability not supported.</td><td /></tr>
<tr><td>14</td><td>RESERVED_2</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= advertise remote fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= advertise no remote fault detected</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>ASY_PAUSE</td><td>R/W</td><td>1</td><td>= Advertise asymmetric pause,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise no asymmetric pause.</td><td /></tr>
<tr><td>10</td><td>ADV_PAUSE_CAP</td><td>R/W</td><td>1</td><td>= capable of full duplex Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4</td><td>R/W</td><td>1</td><td>= 100Base-T4 capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B100_FDX</td><td>R/W</td><td>1</td><td>= 100Base-TX full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX full duplex capable.</td><td /></tr>
<tr><td>7</td><td>ADV_B100X</td><td>R/W</td><td>1</td><td>= 100Base-TX capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 100Base-TX capable.</td><td /></tr>
<tr><td>6</td><td>ADV_B10T_FDX</td><td>R/W</td><td>1</td><td>= 10Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T full duplex capable.</td><td /></tr>
<tr><td>5</td><td>ADV_B10T</td><td>R/W</td><td>1</td><td>= 10Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 10Base-T half duplex capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>00001 = IEEE 802.3 CSMA/CD.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_ANLPA_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x0a</p><p>Register Description: External Auto-Negotiation Link Partner (LP) Ability Register</p><p>Table 592: G_ANLPA_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= link partner is next page able,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>14</td><td>ACKNOWLEDGE</td><td>R/W</td><td>1</td><td>= link partner has received link code word</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = link partner has not received link code word.</td><td /></tr>
<tr><td>13</td><td>REMOTE_FAULT</td><td>R/W</td><td>1</td><td>= link partner has detected remote fault</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner has not detected remote fault.</td><td /></tr>
<tr><td>12</td><td>RESERVED_1</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0</td></tr>
<tr><td>11</td><td>LK_PAR_ASYM_CAP</td><td>R/W</td><td>link partners asymmetric pause bit.</td><td>0</td></tr>
<tr><td>10</td><td>PAUSE_CAP</td><td>R/W</td><td>1</td><td>= link partner is capable of Pause operation,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner not capable of Pause operation.</td><td /></tr>
<tr><td>9</td><td>B100T4_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>8</td><td>B100_TXFD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7</td><td>B100_TXHD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 100Base-TX half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-TX half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>6</td><td>B10T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>5</td><td>B10T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 10Base-T half duplex capable 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 10Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>4:0</td><td>PROTOCOL_SEL</td><td>R/W</td><td>link partners protocol selector (see IEEE spec for 0x0</td></tr>
<tr><td /><td /><td /><td>encoding)</td><td /></tr>
</table>
</div>

<div>
<p>G_ANEXP_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x0c</p><p>Register Description: External Auto-Negotiation Expansion Register</p><p>Table 593: G_ANEXP_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>6</td><td>NEXT_PAGE_ABLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>5</td><td>NEXT_PAGE</td><td>R/W</td><td>1</td><td>= next pages stored in register 8,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= next pages stored in register 5.</td><td /></tr>
<tr><td>4</td><td>PAR_DET_FAIL</td><td>R/W</td><td>1</td><td>= link partner is 100Base-T4 capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 100Base-T4 capable.</td><td /></tr>
<tr><td>3</td><td>LP_NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= link partner is next page able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not next page able.</td><td /></tr>
<tr><td>2</td><td>NEXT_PAGE_ABI</td><td>R/W</td><td>1</td><td>= local device is next page able,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local device is not next page able.</td><td /></tr>
<tr><td>1</td><td>PAGE_REC</td><td>R/W</td><td>1</td><td>= new link code word has been received</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= new link code word has not been received.</td><td /></tr>
<tr><td>0</td><td>LP_AN_ABI</td><td>R/W</td><td>1</td><td>= link partner is auto-negotiation able</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not auto-negotiation able.</td><td /></tr>
</table>
</div>

<div>
<p>G_ANNXP_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x0e</p><p>Register Description: External Auto-Negotiation Next Page Transmit Register</p><p>Table 594: G_ANNXP_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>RESERVED_1</td><td>R/W</td><td>ignore on read.</td><td>0</td></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= register 6.5 determines next page receive</td><td>1</td></tr>
<tr><td /><td /><td /><td>location,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= register 6.5 does not determine next page</td><td /></tr>
<tr><td /><td /><td /><td>receive location.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x1</td></tr>
</table>
</div>

<div>
<p>G_LPNXP_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x10</p><p>Register Description: External Link Partner next Page Ability Register</p><p>Table 595: G_LPNXP_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>NEXT_PAGE</td><td>R/W</td><td>1 = additional next pages will follow,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sending last page.</td><td /></tr>
<tr><td>14</td><td>ACK</td><td>R/W</td><td>1</td><td>= acknowledge,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no acknowledge.</td><td /></tr>
<tr><td>13</td><td>MES_PAGE</td><td>R/W</td><td>1</td><td>= message page,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= unformatted page.</td><td /></tr>
<tr><td>12</td><td>ACKNOWLEDGE_2</td><td>R/W</td><td>1</td><td>= will comply with message (not used during</td><td>0</td></tr>
<tr><td /><td /><td /><td>1000Base-T next pages)</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= cannot comply with message</td><td /></tr>
<tr><td>11</td><td>TOGGLE</td><td>R/W</td><td>1</td><td>= sent 0 during previous Link Code Word</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= sent 1 during previous Link Code Word.</td><td /></tr>
<tr><td>10:0</td><td>CODE_FIELD</td><td>R/W</td><td>message code field or unformatted code field.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_CTL_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x12</p><p>Register Description: External 1000Base-T Control Register</p><p>Table 596: G_B1000T_CTL_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:13</td><td>TEST_MODE</td><td>R/W</td><td>1xx = Test Mode 4</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>011 = Test Mode 3</td><td /></tr>
<tr><td /><td /><td /><td>010 = Test Mode 2</td><td /></tr>
<tr><td /><td /><td /><td>001 = Test Mode 1</td><td /></tr>
<tr><td /><td /><td /><td>000 = Normal Operation.</td><td /></tr>
<tr><td>12</td><td>MAST_SLV_CONG_EN</td><td>R/W</td><td>1</td><td>= enable Master/Slave manual config value,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= disable Master/Slave manual config value.</td><td /></tr>
<tr><td>11</td><td>MAST_SLV_CONG_VALUE</td><td>R/W</td><td>1</td><td>= configure PHY as Master when 9.12 is set</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= configure PHY as Slave when 9.12 is set.</td><td /></tr>
<tr><td>10</td><td>REPEATER_DTE</td><td>R/W</td><td>1</td><td>= Repeater/switch device port,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= DTE device port.</td><td /></tr>
<tr><td>9</td><td>ADV_B1000T_FD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T full duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>8</td><td>ADV_B1000T_HD</td><td>R/W</td><td>1</td><td>= Advertise 1000Base-T half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Advertise not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>write as 0, ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_B1000T_STS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x14</p><p>Register Description: External 1000Base-T Status Register</p><p>Table 597: G_B1000T_STS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAST_SLV_CONG_FAULT</td><td>R/W</td><td>1</td><td>= Master/Slave configuration fault detected</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no Master/Slave configuration fault detected</td><td /></tr>
<tr><td /><td /><td /><td>(cleared by restart_an, an_complete or reg read)</td><td /></tr>
<tr><td>14</td><td>MAST_SLV_CONG_STS</td><td>R/W</td><td>1</td><td>= local PHY configured as Master,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local PHY configured as Slave.</td><td /></tr>
<tr><td>13</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>12</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>11</td><td>LP_B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T full duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T full duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>10</td><td>LP_B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= link partner is 1000Base-T half duplex</td><td>0</td></tr>
<tr><td /><td /><td /><td>capable,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= link partner is not 1000Base-T half duplex</td><td /></tr>
<tr><td /><td /><td /><td>capable.</td><td /></tr>
<tr><td>9:8</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>IDLE_ERR_CNT</td><td>R/W</td><td>Number of idle errors since last read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_EXT_STS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x1e</p><p>Register Description: External Extended Status Register</p><p>Table 598: G_EXT_STS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>B1000X_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X full duplex capable</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X full duplex capable.</td><td /></tr>
<tr><td>14</td><td>B1000X_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-X half duplex capable,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-X half duplex capable.</td><td /></tr>
<tr><td>13</td><td>B1000T_FD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T full duplex capable</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T full duplex capable.</td><td /></tr>
<tr><td>12</td><td>B1000T_HD_CAP</td><td>R/W</td><td>1</td><td>= 1000Base-T half duplex capable,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= not 1000Base-T half duplex capable.</td><td /></tr>
<tr><td>11:0</td><td>RESERVED</td><td>R/W</td><td>ignore on read.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_CTL_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x20</p><p>Register Description: External PHY Extended Control Register</p><p>Table 599: G_PHY_EXT_CTL_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>MAC_PHY_MODE</td><td>R/W</td><td>1</td><td>= 10B interface mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= GMII mode.</td><td /></tr>
<tr><td>14</td><td>DIS_AUTO_MDI_CROS</td><td>R/W</td><td>1</td><td>= automatic MDI crossover disabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= automatic MDI crossover enabled.</td><td /></tr>
<tr><td>13</td><td>TRANSMIT_DIS</td><td>R/W</td><td>1</td><td>= force transmit output to high impedance,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_DIS</td><td>R/W</td><td>1</td><td>= interrupts disabled,</td><td>1</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts enabled.</td><td /></tr>
<tr><td>11</td><td>FORCE_INTERRUPT</td><td>R/W</td><td>1</td><td>= force interrupt status to active,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal interrupt operation.</td><td /></tr>
<tr><td>10</td><td>BYPASS_ENCODE</td><td>R/W</td><td>1</td><td>= bypass 4B5B encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>9</td><td>BYPASS_SCRAMBLER</td><td>R/W</td><td>1</td><td>= bypass scrambler and descrambler,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>8</td><td>BYPASS_NRZI_MLT3</td><td>R/W</td><td>1</td><td>= bypass NRZI/MLT3 encoder and decoder,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>7</td><td>BYPASS_ALIGNMENT</td><td>R/W</td><td>1</td><td>= bypass receive symbol alignment,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal operation.</td><td /></tr>
<tr><td>6</td><td>RST_SCRAMBLER</td><td>R/W</td><td>1</td><td>= reset scrambler to all 1s state</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal scrambler operation.</td><td /></tr>
<tr><td>5</td><td>EN_LED_TRAFFIC_MOD</td><td>R/W</td><td>1</td><td>= LED traffic mode enabled,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= LED traffic mode disabled.</td><td /></tr>
<tr><td>4</td><td>FORCE_LED_ON</td><td>R/W</td><td>1</td><td>= force all LEDs into ON state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>3</td><td>FORCE_LED_OFF</td><td>R/W</td><td>1</td><td>= force all LEDs into OFF state,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= normal LED operation.</td><td /></tr>
<tr><td>2</td><td>BLK_TXEN_MOD</td><td>R/W</td><td>1</td><td>= extend transmit IPGs to at least 4 nibbles in 0</td></tr>
<tr><td /><td /><td /><td>100Base-TX mode,</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= do not extend short transmit IPGs.</td><td /></tr>
<tr><td>1</td><td>GMII_FIFO_MOD</td><td>R/W</td><td>0</td><td>= new synchronous mode,</td><td>0</td></tr>
<tr><td /><td /><td /><td>1</td><td>= old asynchronous mode.</td><td /></tr>
<tr><td>0</td><td>B1000T_PCS_TRANS_FIFO</td><td>R/W</td><td>1</td><td>= High latency (jumbo packets),</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= Low latency (low elasticity).</td><td /></tr>
</table>
</div>

<div>
<p>G_PHY_EXT_STS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x22</p><p>Register Description: External PHY Extended Status Register</p><p>Table 600: G_PHY_EXT_STS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>AN_PAGE_SEL_MISMATCH</td><td>R/W</td><td>1</td><td>= link partner base page selector field</td><td>0</td></tr>
<tr><td /><td /><td /><td>mismatched advertised selector field since last</td><td /></tr>
<tr><td /><td /><td /><td>read</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= no mismatch detected since last read.</td><td /></tr>
<tr><td>14</td><td>WIRESPEED_DOWNGRADE</td><td>R/W</td><td>1</td><td>= autoneg advertising downgraded</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= autoneg advertised as shown in regs 04h &amp;</td><td /></tr>
<tr><td /><td /><td /><td>09h.</td><td /></tr>
<tr><td>13</td><td>MDI_CROS_STATE</td><td>R/W</td><td>1</td><td>= MDIX,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= MDI.</td><td /></tr>
<tr><td>12</td><td>INTERRUPT_STS</td><td>R/W</td><td>1</td><td>= unmasked interrupt currently active</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= interrupts clear.</td><td /></tr>
<tr><td>11</td><td>REMOTE_REC_STS</td><td>R/W</td><td>1</td><td>= remote receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= remote receiver status not OK.</td><td /></tr>
<tr><td>10</td><td>LOCAL_REC_STS</td><td>R/W</td><td>1</td><td>= local receiver status OK,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= local receiver status not OK.</td><td /></tr>
<tr><td>9</td><td>LOCK</td><td>R/W</td><td>1</td><td>= descrambler locked,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= descrambler unlocked.</td><td /></tr>
<tr><td>8</td><td>LINK_STS</td><td>R/W</td><td>1</td><td>= link pass,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= link fail.</td><td /></tr>
<tr><td>7</td><td>CRC_ERR_DET</td><td>R/W</td><td>1</td><td>= CRC error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no CRC error detected since last read.</td><td /></tr>
<tr><td>6</td><td>CARR_ERR_DET</td><td>R/W</td><td>1</td><td>= carrier ext. error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 = no carrier ext. error detected since last read.</td><td /></tr>
<tr><td>5</td><td>BAD_SSD_DET</td><td>R/W</td><td>1</td><td>= bad SSD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad SSD error detected since last read.</td><td /></tr>
<tr><td>4</td><td>BAD_ESD_DET</td><td>R/W</td><td>1</td><td>= bad ESD error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no bad ESD error detected since last read.</td><td /></tr>
<tr><td>3</td><td>REC_ERR_DET</td><td>R/W</td><td>1 = receive coding error detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no receive error detected since last read.</td><td /></tr>
<tr><td>2</td><td>TRMIT_ERR_DET</td><td>R/W</td><td>1</td><td>= transmit error code detected since last read, 0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no transmit error detected since last read.</td><td /></tr>
<tr><td>1</td><td>LCK_ERR_DET</td><td>R/W</td><td>1</td><td>= lock error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no lock error detected since last read.</td><td /></tr>
<tr><td>0</td><td>MLT3_ERR_DET</td><td>R/W</td><td>1</td><td>= MLT3 code error detected since last read,</td><td>0</td></tr>
<tr><td /><td /><td /><td>0</td><td>= no MLT3 error detected since last read.</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_ERR_CNT_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x24</p><p>Register Description: External Receive Error Counter</p><p>Table 601: G_REC_ERR_CNT_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of non-collision packets with receive</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>errors since last read. Freezes at FFFFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch</td><td /></tr>
<tr><td /><td /><td /><td>shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_FALSE_CARR_CNT_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x26</p><p>Register Description: External False Carrier Sense Counter</p><p>Table 602: G_FALSE_CARR_CNT_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>SERDES_BER_CNT</td><td>R/W</td><td>Number of invalid code groups received while</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>sync_status = 1 since last cleared.</td><td /></tr>
<tr><td /><td /><td /><td>Cleared by writing expansion register 4D bit 15 =</td><td /></tr>
<tr><td /><td /><td /><td>1.</td><td /></tr>
<tr><td>7:0</td><td>REC_ERR_CNT</td><td>R/W</td><td>Number of false carrier sense events since last</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>read.</td><td /></tr>
<tr><td /><td /><td /><td>Counts packets received with transmit error</td><td /></tr>
<tr><td /><td /><td /><td>codes when TXERVIS bit in test register is set.</td><td /></tr>
<tr><td /><td /><td /><td>Freezes at FFh.</td><td /></tr>
<tr><td /><td /><td /><td>(Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors)</td><td /></tr>
</table>
</div>

<div>
<p>G_REC_NOTOK_CNT_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x28</p><p>Register Description: External Local/Remote Receiver NOT_OK Counters</p><p>Table 603: G_REC_NOTOK_CNT_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>LOCAL_REC_NOTOK_CNT</td><td>R/W</td><td>Since last read. Freezes at FFh.</td><td>0x0</td></tr>
<tr><td>7:0</td><td>REMOTE_REC_NOTOK_CNT</td><td>R/W</td><td>Number of times remote receiver status was not 0x0</td></tr>
<tr><td /><td /><td /><td>OK</td><td /></tr>
<tr><td /><td /><td /><td>Since last read. Freezes at FFh.</td><td /></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x2a</p><p>Register Description: External DSP Coefficient Read/Write Port Register</p><p>Table 604: G_DSP_COEFFICIENT_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>DSP_COEFFICIENT</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_DSP_COEFFICIENT_ADDR_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x2e</p><p>Register Description: External DSP Coefficient Address Register</p><p>Table 605: G_DSP_COEFFICIENT_ADDR_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>ALL_CHANNEL_CTL</td><td>R/W</td><td>When this bit is set, writes to per-channel control 0</td></tr>
<tr><td /><td /><td /><td>bits affect all channels, regardless of bits 14:13</td><td /></tr>
<tr><td>14:13</td><td>CHANNEL_SEL</td><td>R/W</td><td>Channel select for DSP coefficient read/writes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>and</td><td /></tr>
<tr><td /><td /><td /><td>per-channel control/status register bits (marked</td><td /></tr>
<tr><td /><td /><td /><td>by</td><td /></tr>
<tr><td /><td /><td /><td>*):</td><td /></tr>
<tr><td /><td /><td /><td>11 = channel 3</td><td /></tr>
<tr><td /><td /><td /><td>10 = channel 2</td><td /></tr>
<tr><td /><td /><td /><td>01 = channel 1</td><td /></tr>
<tr><td /><td /><td /><td>00 = channel 0</td><td /></tr>
<tr><td>12</td><td>ALL_FILTER_CTL</td><td>R/W</td><td>When this bit is set, writes to per-filter control bits 0</td></tr>
<tr><td /><td /><td /><td>affect all filters in the specified channel,</td><td /></tr>
<tr><td /><td /><td /><td>regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip)</td><td /></tr>
<tr><td>11:8</td><td>FILTER_SEL</td><td>R/W</td><td>Select DSP filter for coefficient read/write:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1111</td><td>= EXPANSION REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1110</td><td>= EXTERNAL SERDES REGISTERS</td><td /></tr>
<tr><td /><td /><td /><td>1101</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1100</td><td>= DCOFFSET</td><td /></tr>
<tr><td /><td /><td /><td>1011</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1010</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1001</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>1000</td><td>= reserved</td><td /></tr>
<tr><td /><td /><td /><td>0111</td><td>= NEXT[3]</td><td /></tr>
<tr><td /><td /><td /><td>0110</td><td>= NEXT[2]</td><td /></tr>
<tr><td /><td /><td /><td>0101</td><td>= NEXT[1]</td><td /></tr>
<tr><td /><td /><td /><td>0100</td><td>= NEXT[0]</td><td /></tr>
<tr><td /><td /><td /><td>0011</td><td>= ECHO</td><td /></tr>
<tr><td /><td /><td /><td>0010</td><td>= DFE</td><td /></tr>
<tr><td /><td /><td /><td>0001</td><td>= FFE</td><td /></tr>
<tr><td /><td /><td /><td>0000</td><td>= misc. receiver registers (see bits 7:0)</td><td /></tr>
<tr><td /><td /><td /><td>note: NEXT[n] does not exist for channel n. If</td><td /></tr>
<tr><td /><td /><td /><td>NEXT[n] is selected for channel n, all NEXT</td><td /></tr>
<tr><td /><td /><td /><td>cancellers for that channel are selected when</td><td /></tr>
<tr><td /><td /><td /><td>writing control bits.</td><td /></tr>
<tr><td /><td /><td /><td>BIT 12 (CONTROL ALL FILTERS) MUST BE</td><td /></tr>
<tr><td /><td /><td /><td>ZERO IN ORDER TO SELECT MISC,</td><td /></tr>
<tr><td /><td /><td /><td>DCOFFSET, or FFE.</td><td /></tr>
<tr><td>7:0</td><td>TAP_NUM</td><td>R/W</td><td>Selects which tap is to be read/written within the 0x0</td></tr>
<tr><td /><td /><td /><td>selected filter (taps are numbered from 0 to n in</td><td /></tr>
<tr><td /><td /><td /><td>chronological order (earliest to latest))</td><td /></tr>
<tr><td /><td /><td /><td>when filter select = 000 (misc. receiver regs):</td><td /></tr>
<tr><td /><td /><td /><td>0 = AGC A Register</td><td /></tr>
<tr><td /><td /><td /><td>1 = AGC B &amp; IPRF Register</td><td /></tr>
<tr><td /><td /><td /><td>2 = MSE/Pair Status Register</td><td /></tr>
<tr><td /><td /><td /><td>3 = Soft Decision Register</td><td /></tr>
<tr><td /><td /><td /><td>4 = Phase Register</td><td /></tr>
<tr><td /><td /><td /><td>5 = WireMap/Skew &amp; ECHO/NEXT &amp; TX &amp; ADC Register</td><td /></tr>
<tr><td /><td /><td /><td>6 -8 = reserved</td><td /></tr>
<tr><td /><td /><td /><td>9 = Frequency Register</td><td /></tr>
<tr><td /><td /><td /><td>10 = PLL Bandwidth &amp; Path Metric Register</td><td /></tr>
<tr><td /><td /><td /><td>11 = PLL Phase Offset Register...to 31, 61:63</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_CTL_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x30</p><p>Register Description: External Auxiliary Control Register</p><p>Table 606: G_AUX_CTL_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SHADOW_REG</td><td>R/W</td><td>Shadow Registers:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>001 : 10 BASE-T</td><td /></tr>
<tr><td /><td /><td /><td>010 : Power Control</td><td /></tr>
<tr><td /><td /><td /><td>011 : IP Phone</td><td /></tr>
<tr><td /><td /><td /><td>100 : Misc Test</td><td /></tr>
<tr><td /><td /><td /><td>101 : Misc Test 2</td><td /></tr>
<tr><td /><td /><td /><td>110 : Manual IP Phone seed</td><td /></tr>
<tr><td /><td /><td /><td>111 : Misc Control</td><td /></tr>
</table>
</div>

<div>
<p>G_AUX_STS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x32</p><p>Register Description: External Auxiliary Status Register</p><p>Table 607: G_AUX_STS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>AUX_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_STS_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x34</p><p>Register Description: External Interrupt Status Register</p><p>Table 608: G_INTERRUPT_STS_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_STS</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_INTERRUPT_MSK_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x36</p><p>Register Description: External Interrupt Mask Register</p><p>Table 609: G_INTERRUPT_MSK_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_MISC_SHADOW_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x38</p><p>Register Description: External Miscellaneous Shadow Registers</p><p>Table 610: G_MISC_SHADOW_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERRUPT_MSK</td><td>R/W</td><td>00000 : Cabletron LED modes</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>00001 : DLL Control</td><td /></tr>
<tr><td /><td /><td /><td>00010 : Spare Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00011 : Clock Aligner</td><td /></tr>
<tr><td /><td /><td /><td>00100 : Spare Control 2</td><td /></tr>
<tr><td /><td /><td /><td>00101 : Spare Control 3</td><td /></tr>
<tr><td /><td /><td /><td>00110 : TDR Control 1</td><td /></tr>
<tr><td /><td /><td /><td>00111 : TDR Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01000 : Led Status</td><td /></tr>
<tr><td /><td /><td /><td>01001 : Led Control</td><td /></tr>
<tr><td /><td /><td /><td>01010 : Auto-Power Down</td><td /></tr>
<tr><td /><td /><td /><td>01011 : External Control 1</td><td /></tr>
<tr><td /><td /><td /><td>01100 : External Control 2</td><td /></tr>
<tr><td /><td /><td /><td>01101 : LED Selector 1</td><td /></tr>
<tr><td /><td /><td /><td>01110 : LED Selector 2</td><td /></tr>
<tr><td /><td /><td /><td>01111 : LED GPIO Control/Status</td><td /></tr>
<tr><td /><td /><td /><td>10000 : CISCO Enhanced Links tat us Mode</td><td /></tr>
<tr><td /><td /><td /><td>Control</td><td /></tr>
<tr><td /><td /><td /><td>10001 : SerDes 100-FX Status</td><td /></tr>
<tr><td /><td /><td /><td>10010 : SerDes 100-FX Test</td><td /></tr>
<tr><td /><td /><td /><td>10011 : SerDes 100-FX Control</td><td /></tr>
<tr><td /><td /><td /><td>10100 : External SerDes Control</td><td /></tr>
<tr><td /><td /><td /><td>10101 : SGMII Slave Control</td><td /></tr>
<tr><td /><td /><td /><td>10110 : Misc 1000X Control 2</td><td /></tr>
<tr><td /><td /><td /><td>10111 : Misc 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11000 : Auto-Detect SGMII/GBIC</td><td /></tr>
<tr><td /><td /><td /><td>11001 : Test 1000X</td><td /></tr>
<tr><td /><td /><td /><td>11010 : Autoneg 1000X Debug</td><td /></tr>
<tr><td /><td /><td /><td>11011 : Auxiliary 1000X Control</td><td /></tr>
<tr><td /><td /><td /><td>11100 : Auxiliary 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11101 : Misc 1000X Status</td><td /></tr>
<tr><td /><td /><td /><td>11110 : Auto-Detect Medium</td><td /></tr>
<tr><td /><td /><td /><td>11111 : Mode Control</td><td /></tr>
</table>
</div>

<div>
<p>G_MASTER_SLAVE_SEED_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x3a</p><p>Register Description: External Master/Slave Seed Register</p><p>Table 611: G_MASTER_SLAVE_SEED_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SEED</td><td>R/W</td><td>Shadow Register:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1 : HCD Status</td><td /></tr>
</table>
</div>

<div>
<p>G_TEST1_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x3c</p><p>Register Description: External Test Register 1</p><p>Table 612: G_TEST1_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>G_TEST2_EXT</p><p>Register Address: SPI Page 0x88, SPI Offset 0x3e</p><p>Register Description: External Test Register 2</p><p>Table 613: G_TEST2_EXT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TEST</td><td>R/W</td><td /><td>0x0</td></tr>
</table>
</div>

<div>
<p>TRREG_CTRL0</p><p>Register Address: SPI Page 0x91, SPI Offset 0x00</p><p>Register Description: Traffic Remarking Control 0 Register</p><p>Table 615: TRREG_CTRL0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24:16</td><td>PCP_RMK_EN</td><td>R/W</td><td>PCP Remark Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bitmap representing one bit per port.</td><td /></tr>
<tr><td /><td /><td /><td>If a bit is set, the outer PCP of the corresponding port can be re-marked by hardware.</td><td /></tr>
<tr><td /><td /><td /><td>This per-port configuration, along with the per- flow SPCP_RMK_DISABLE or CPCP_RMK_DISABLE bit in CFP actions decides whether the PCP field in the packet is remarked.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: Port 8 (IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[23]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[22]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[21:16]: Port 5 - Port 0 Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When the SPCP_RMK_DISABLE and CPCP_RMK_DISABLE are set to 0 in CFP action, this bit will OR with S_PCP_RMK_EN or C_PCP_RMK_EN. This will be backward compatible with BCM53125 family. </td><td /></tr>
<tr><td /><td /><td /><td> 2. When the SPCP_RMK_DISABLE or </td><td /></tr>
<tr><td /><td /><td /><td>CPCP_RMK_DISABLE is set to 1 in CFP action, the PCP Remarking will also be disabled (no matter this bit is enabled or disabled) depends on the PCP field whether in the outmost tag.</td><td /></tr>
<tr><td>15:9 RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>CFI_RMK_EN</td><td>R/W</td><td>CFI/DEI Remark Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A bitmap representing one bit per port.</td><td /></tr>
<tr><td /><td /><td /><td>If a bit is set, the CFI (in C-Tag) or the DEI (in S-</td><td /></tr>
<tr><td /><td /><td /><td>Tag) bit in the outer tag of the corresponding</td><td /></tr>
<tr><td /><td /><td /><td>egress port can be re-marked by hardware.</td><td /></tr>
<tr><td /><td /><td /><td>In a double-tagged packet the CFI bit in the inner</td><td /></tr>
<tr><td /><td /><td /><td>tag is not modified.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: Port 8 (IMP Port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[6]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[5:0]: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td>1. When DEI_RMK_DISABLE is set to 0 in CFP</td><td /></tr>
<tr><td /><td /><td /><td>action, this bit will OR with DEI_RMK_EN. This</td><td /></tr>
<tr><td /><td /><td /><td>will be backward compatible with BCM53125</td><td /></tr>
<tr><td /><td /><td /><td>family.</td><td /></tr>
<tr><td /><td /><td /><td>2. When DEI_RMK_DISABLE is set to 1 in CFP</td><td /></tr>
<tr><td /><td /><td /><td>action, this bit will control whether the DEI/CFI is</td><td /></tr>
<tr><td /><td /><td /><td>remarked or not.</td><td /></tr>
</table>
</div>

<div>
<p>TRREG_CTRL1</p><p>Register Address: SPI Page 0x91, SPI Offset 0x04</p><p>Register Description: Traffic Remarking Control 1 Register</p><p>Table 616: TRREG_CTRL1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24:16</td><td>DEI_RMK_EN</td><td>R/W</td><td>DEI Remark Enable in Egress Port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Enable DEI marking of all S-tagged packets transmitted on the egress port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: Port 8 (IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[23]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[22]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[21:16]: Port 5 - Port 0 Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When DEI_RMK_DISABLE is set to 0 in CFP action, this bit will OR with CFI_RMK_EN in DEI remarking of S-TAG. This will be backward compatible with BCM53125 family.</td><td /></tr>
<tr><td /><td /><td /><td> 2. When DEI_RMK_DISABLE is set to 1 in CFP action, this bit will be disabled. </td><td /></tr>
<tr><td>15</td><td>PPPOE_DSCP_RMK_EN</td><td>R/W</td><td>DSCP remaking enable for IP within PPPoE</td><td>0</td></tr>
<tr><td /><td /><td /><td>Session Packet</td><td /></tr>
<tr><td /><td /><td /><td>This configuration bit can be set by software to</td><td /></tr>
<tr><td /><td /><td /><td>enable remarking of the DSCP field in a PPPOE</td><td /></tr>
<tr><td /><td /><td /><td>packet.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable remarking of the DSCP field in PPPOE</td><td /></tr>
<tr><td /><td /><td /><td>Session Stage version 1 and type 1 packets</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable remarking of the DSCP field in</td><td /></tr>
<tr><td /><td /><td /><td>PPPOE Session Stage version 1 and type 1</td><td /></tr>
<tr><td /><td /><td /><td>packets.</td><td /></tr>
<tr><td>14:9</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>DSCP_RMK_EN</td><td>R/W</td><td>DSCP Remark Enable in Egress Port</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>Enable DSCP marking of IP packets transmitted</td><td /></tr>
<tr><td /><td /><td /><td>on the egress port Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[6]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[5:0]: Port 5 - Port 0</td><td /></tr>
</table>
</div>

<div>
<p>TRREG_CTRL2</p><p>Register Address: SPI Page 0x91, SPI Offset 0x08</p><p>Register Description: Traffic Remarking Control 2 Register</p><p>Table 617: TRREG_CTRL2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:25</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>24:16</td><td>C_PCP_RMK_EN</td><td>R/W</td><td>C-Tag PCP Remark Enable in Egress Port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Enable C-PCP remarking of all 802.1Q packets or the inner C-PCP remarking of double-tagged packets on the egress port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[24]: Port 8 (IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[23]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[22]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[21:16]: Port 5 - Port 0 Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When the CPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN for the C-PCP remarking. This will be backward compatible with BCM53125 family.</td><td /></tr>
<tr><td /><td /><td /><td> 2. When the CPCP_RMK_DISABLE is set to 1 in CFP action, the C-PCP Remarking will also be disabled (no matter this bit is enabled or disabled).</td><td /></tr>
<tr><td>15:9 RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>S_PCP_RMK_EN</td><td>R/W</td><td>S-Tag PCP Remark Enable in Egress Port</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Enable S-PCP marking of all S-tagged packets</td><td /></tr>
<tr><td /><td /><td /><td>transmitted on the egress port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8]: Port 8 (IMP Port)</td><td /></tr>
<tr><td /><td /><td /><td>Bit[7]: Port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit[6]: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Bit[5:0]: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Note:</td><td /></tr>
<tr><td /><td /><td /><td> 1. When the SPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN. This will be backward compatible with BCM53125 family. </td><td /></tr>
<tr><td /><td /><td /><td> 2. When the SPCP_RMK_DISABLE is set to 1 in CFP action, the S-PCP Remarking will also be disabled (no matter this bit is enabled or disabled).</td><td /></tr>
</table>
</div>

<div>
<p>PN_EGRESS_PKT_TC2PCP_MAP</p><p>Register Address: SPI Page 0x91, SPI Offset 0x10</p><p>Register Description: Port N, Egress TC to PCP mapping Register</p><p>Table 618: PN_EGRESS_PKT_TC2PCP_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>PCP_FOR_RV1_TC7</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,7}; where 0xF</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero. This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>59:56</td><td>PCP_FOR_RV1_TC6</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,6}; where 0xE</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>55:52</td><td>PCP_FOR_RV1_TC5</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,5}; where 0xD</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>51:48</td><td>PCP_FOR_RV1_TC4</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,4}; where 0xC</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
<tr><td>47:44</td><td>PCP_FOR_RV1_TC3</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,3}; where 0xB</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>43:40</td><td>PCP_FOR_RV1_TC2</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,2}; where 0xA</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>39:36</td><td>PCP_FOR_RV1_TC1</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,1}; where 0x9</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>35:32</td><td>PCP_FOR_RV1_TC0</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,0}; where 0x8</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>31:28</td><td>PCP_FOR_RV0_TC7</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,7}; where 0x7</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>27:24</td><td>PCP_FOR_RV0_TC6</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,6}; where 0x6</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>23:20</td><td>PCP_FOR_RV0_TC5</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,5}; where 0x5</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>19:16</td><td>PCP_FOR_RV0_TC4</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,4}; where 0x4</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
<tr><td>15:12</td><td>PCP_FOR_RV0_TC3</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,3}; where 0x3</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>11:8</td><td>PCP_FOR_RV0_TC2</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,2}; where 0x2</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>7:4</td><td>PCP_FOR_RV0_TC1</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,1}; where 0x1</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>3:0</td><td>PCP_FOR_RV0_TC0</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,0}; where 0x0</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
</table>
</div>

<div>
<p>IMP_EGRESS_PKT_TC2PCP_MAP</p><p>Register Address: SPI Page 0x91, SPI Offset 0x50</p><p>Register Description: Port 8, Egress TC to PCP mapping Register</p><p>Table 619: IMP_EGRESS_PKT_TC2PCP_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:60</td><td>PCP_FOR_RV1_TC7</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,7}; where 0xF</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero. This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>59:56</td><td>PCP_FOR_RV1_TC6</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,6}; where 0xE</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
<tr><td>55:52</td><td>PCP_FOR_RV1_TC5</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,5}; where 0xD</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>51:48</td><td>PCP_FOR_RV1_TC4</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,4}; where 0xC</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>47:44</td><td>PCP_FOR_RV1_TC3</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,3}; where 0xB</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>43:40</td><td>PCP_FOR_RV1_TC2</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,2}; where 0xA</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>39:36</td><td>PCP_FOR_RV1_TC1</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,1}; where 0x9</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>35:32</td><td>PCP_FOR_RV1_TC0</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {1,0}; where 0x8</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>31:28</td><td>PCP_FOR_RV0_TC7</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,7}; where 0x7</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>27:24</td><td>PCP_FOR_RV0_TC6</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,6}; where 0x6</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
<tr><td>23:20</td><td>PCP_FOR_RV0_TC5</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,5}; where 0x5</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>19:16</td><td>PCP_FOR_RV0_TC4</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,4}; where 0x4</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>15:12</td><td>PCP_FOR_RV0_TC3</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,3}; where 0x3</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>11:8</td><td>PCP_FOR_RV0_TC2</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,2}; where 0x2</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>7:4</td><td>PCP_FOR_RV0_TC1</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,1}; where 0x1</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1</td><td /></tr>
<tr><td /><td /><td /><td>or (PCP_RMK_EN = 0 and S_PCP_RMK_EN =</td><td /></tr>
<tr><td /><td /><td /><td>1).</td><td /></tr>
<tr><td>3:0</td><td>PCP_FOR_RV0_TC0</td><td>R/W</td><td>The {CFI,PCP} Field for {RV,TC} = {0,0}; where 0x0</td></tr>
<tr><td /><td /><td /><td>RV means the CFP rate violations. When the</td><td /></tr>
<tr><td /><td /><td /><td>packet doesn't go through CFP lookup, the RV is</td><td /></tr>
<tr><td /><td /><td /><td>zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1).</td><td /></tr>
</table>
</div>

<div>
<p>PN_EGRESS_PKT_TC2CPCP_MAP</p><p>Register Address: SPI Page 0x91, SPI Offset 0x60</p><p>Register Description: Port N, Egress TC to CPCP mapping Register</p><p>Table 620: PN_EGRESS_PKT_TC2CPCP_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63</td><td>RESERVED_15</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>62:60</td><td>CPCP_FOR_RV1_TC7</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,7}; 0x7</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>59</td><td>RESERVED_14</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>58:56</td><td>CPCP_FOR_RV1_TC6</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,6}; 0x6</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>55</td><td>RESERVED_13</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>54:52</td><td>CPCP_FOR_RV1_TC5</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,5}; 0x5</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>51</td><td>RESERVED_12</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>50:48</td><td>CPCP_FOR_RV1_TC4</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,4}; 0x4</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>47</td><td>RESERVED_11</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>46:44</td><td>CPCP_FOR_RV1_TC3</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,3}; 0x3</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>43</td><td>RESERVED_10</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>42:40</td><td>CPCP_FOR_RV1_TC2</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,2}; 0x2</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>39</td><td>RESERVED_9</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>38:36</td><td>CPCP_FOR_RV1_TC1</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,1}; 0x1</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>35</td><td>RESERVED_8</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>34:32</td><td>CPCP_FOR_RV1_TC0</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,0}; 0x0</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>31</td><td>RESERVED_7</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>30:28</td><td>CPCP_FOR_RV0_TC7</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,7}; 0x7</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>27</td><td>RESERVED_6</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>26:24</td><td>CPCP_FOR_RV0_TC6</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,6}; 0x6</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>23</td><td>RESERVED_5</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>22:20</td><td>CPCP_FOR_RV0_TC5</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,5}; 0x5</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>19</td><td>RESERVED_4</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>18:16</td><td>CPCP_FOR_RV0_TC4</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,4}; 0x4</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>15</td><td>RESERVED_3</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>14:12</td><td>CPCP_FOR_RV0_TC3</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,3}; 0x3</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>11</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>10:8</td><td>CPCP_FOR_RV0_TC2</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,2}; 0x2</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This is field used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6:4</td><td>CPCP_FOR_RV0_TC1</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,1}; 0x1</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>3</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>2:0</td><td>CPCP_FOR_RV0_TC0</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,0}; 0x0</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
</table>
</div>

<div>
<p>IMP_EGRESS_PKT_TC2CPCP_MAP</p><p>Register Address: SPI Page 0x91, SPI Offset 0xa0</p><p>Register Description: Port 8, Egress TC to CPCP mapping Register</p><p>Table 621: IMP_EGRESS_PKT_TC2CPCP_MAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63</td><td>RESERVED_15</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>62:60</td><td>CPCP_FOR_RV1_TC7</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,7}; 0x7</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>59</td><td>RESERVED_14</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>58:56</td><td>CPCP_FOR_RV1_TC6</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,6}; 0x6</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>55</td><td>RESERVED_13</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>54:52</td><td>CPCP_FOR_RV1_TC5</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,5}; 0x5</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>51</td><td>RESERVED_12</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>50:48</td><td>CPCP_FOR_RV1_TC4</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,4}; 0x4</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>47</td><td>RESERVED_11</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>46:44</td><td>CPCP_FOR_RV1_TC3</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,3}; 0x3</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>43</td><td>RESERVED_10</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>42:40</td><td>CPCP_FOR_RV1_TC2</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,2}; 0x2</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>39</td><td>RESERVED_9</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>38:36</td><td>CPCP_FOR_RV1_TC1</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,1}; 0x1</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>35</td><td>RESERVED_8</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>34:32</td><td>CPCP_FOR_RV1_TC0</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {1,0}; 0x0</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>31</td><td>RESERVED_7</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>30:28</td><td>CPCP_FOR_RV0_TC7</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,7}; 0x7</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>27</td><td>RESERVED_6</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>26:24</td><td>CPCP_FOR_RV0_TC6</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,6}; 0x6</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>23</td><td>RESERVED_5</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>22:20</td><td>CPCP_FOR_RV0_TC5</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,5}; 0x5</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>19</td><td>RESERVED_4</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>18:16</td><td>CPCP_FOR_RV0_TC4</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,4}; 0x4</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>15</td><td>RESERVED_3</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>14:12</td><td>CPCP_FOR_RV0_TC3</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,3}; 0x3</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>11</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>10:8</td><td>CPCP_FOR_RV0_TC2</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,2}; 0x2</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This is field used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>7</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6:4</td><td>CPCP_FOR_RV0_TC1</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,1}; 0x1</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the</td><td /></tr>
<tr><td /><td /><td /><td>RV is zero. This field is used when</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
<tr><td>3</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>2:0</td><td>CPCP_FOR_RV0_TC0</td><td>R/W</td><td>The Customer Tag PCP Field for {RV,TC} = {0,0}; 0x0</td></tr>
<tr><td /><td /><td /><td>where RV means the CFP rate violations. When</td><td /></tr>
<tr><td /><td /><td /><td>the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_EN_CTRL</p><p>Register Address: SPI Page 0x92, SPI Offset 0x00</p><p>Register Description: EEE Enable Control Registers</p><p>Table 623: EEE_EN_CTRL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>EN_EEE</td><td>R/W</td><td>Enable/Disable EEE</td><td>0x0</td></tr>
<tr><td /><td /><td /><td> 9 bit field to enable/disable EEE.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port)</td><td /></tr>
<tr><td /><td /><td /><td> 1 = Enable EEE </td><td /></tr>
<tr><td /><td /><td /><td> 0 = Disable EEE </td><td /></tr>
<tr><td /><td /><td /><td>The port 0 ~ port 4(internal PHY) default value read from en_eee strap pin on power-on. Can be overwritten subsequently.</td><td /></tr>
<tr><td /><td /><td /><td>For unmanaged switch, the default value is suggested to enable EEE on power-on(i.e. en_eee_pin = 1).</td><td /></tr>
<tr><td /><td /><td /><td>For managed switch, the default value is suggested to disable EEE on power-on(i.e. en_eee_pin = 0). to allow the processor to initial application and configuration, before EEE is enable.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_ASSERT</p><p>Register Address: SPI Page 0x92, SPI Offset 0x02</p><p>Register Description: EEE Low Power Assert Status Registers</p><p>Table 624: EEE_LPI_ASSERT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LPI_ASSERT</td><td>R/W</td><td>Low Power Assert input signal status.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit indicating that a lowPowerAssert input signal that commands the transmit MAC to generate low-power idle symbols to the PHY once the transmit MAC is done transmitting any in-process packet.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>1 = asserted</td><td /></tr>
<tr><td /><td /><td /><td>0 = deasserted</td><td /></tr>
</table>
</div>

<div>
<p>EEE_LPI_INDICATE</p><p>Register Address: SPI Page 0x92, SPI Offset 0x04</p><p>Register Description: EEE Low Power Indicate Status Registers</p><p>Table 625: EEE_LPI_INDICATE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>LPI_INDICATE</td><td>R/W</td><td>lowPowerIndicate output signal status.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit indicating that a lowPowerIndicate output</td><td /></tr>
<tr><td /><td /><td /><td>that is asserted whenever the receive PHY is</td><td /></tr>
<tr><td /><td /><td /><td>sending low-power idle symbols to the receive</td><td /></tr>
<tr><td /><td /><td /><td>MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8</td><td /></tr>
<tr><td /><td /><td /><td>= IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>= asserted</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>= deasserted</td><td /></tr>
</table>
</div>

<div>
<p>EEE_RX_IDLE_SYMBOL</p><p>Register Address: SPI Page 0x92, SPI Offset 0x06</p><p>Register Description: EEE Receiving Idle Symbols Status Registers</p><p>Table 626: EEE_RX_IDLE_SYMBOL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RX_IDLE_SYMBOL</td><td>R/W</td><td>receivingIdleSymbols output signal status.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>9 bit indicating that a receivingIdleSymbols output that is asserted whenever the receive PHY is sending normal idle symbols to the receive MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port)</td><td /></tr>
<tr><td /><td /><td /><td>1 = asserted</td><td /></tr>
<tr><td /><td /><td /><td>0 = deasserted</td><td /></tr>
</table>
</div>

<div>
<p>EEE_PIPELINE_TIMER</p><p>Register Address: SPI Page 0x92, SPI Offset 0x0c</p><p>Register Description: EEE Pipeline Delay Timer Registers</p><p>Table 627: EEE_PIPELINE_TIMER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>PIPELINE_TIMER</td><td>R/W</td><td>EEE pipeline delay timer load value.</td><td>0x20</td></tr>
<tr><td /><td /><td /><td>The unit is system clock rate (ex. If system clock</td><td /></tr>
<tr><td /><td /><td /><td>= 100 MHz, unit = 10 ns).</td><td /></tr>
</table>
</div>

<div>
<p>EEE_SLEEP_TIMER_G</p><p>Register Address: SPI Page 0x92, SPI Offset 0x10</p><p>Register Description: EEE Port N Sleep Delay Timer - 1G Registers</p><p>Table 628: EEE_SLEEP_TIMER_G</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>SLEEP_TIMER_G</td><td>R/W</td><td>EEE sleep delay timer load value for 1G</td><td>0x190</td></tr>
<tr><td /><td /><td /><td>operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_SLEEP_TIMER_H_IMP</p><p>Register Address: SPI Page 0x92, SPI Offset 0x54</p><p>Register Description: EEE Port 8(IMP) Sleep Delay Timer - 100M Registers</p><p>Table 629: EEE_SLEEP_TIMER_H_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>SLEEP_TIMER_H_IMP</td><td>R/W</td><td>EEE sleep delay timer load value for 100M</td><td>0xFA0</td></tr>
<tr><td /><td /><td /><td>operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_MIN_LP_TIMER_G</p><p>Register Address: SPI Page 0x92, SPI Offset 0x58</p><p>Register Description: EEE Port Minimum Low-Power Duration Timer - 1G Registers</p><p>Table 630: EEE_MIN_LP_TIMER_G</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MIN_LP_TIMER_G</td><td>R/W</td><td>EEE minimum low-power duration delay timer</td><td>0x32</td></tr>
<tr><td /><td /><td /><td>load value for 1G operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_MIN_LP_TIMER_G_IMP</p><p>Register Address: SPI Page 0x92, SPI Offset 0x78</p><p>Register Description: EEE Port 8(IMP) Minimum Low-Power Duration Timer Registers</p><p>Table 631: EEE_MIN_LP_TIMER_G_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MIN_LP_TIMER_G_IMP</td><td>R/W</td><td>EEE minimum low-power duration delay timer</td><td>0x32</td></tr>
<tr><td /><td /><td /><td>load value for 1G operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_MIN_LP_TIMER_H</p><p>Register Address: SPI Page 0x92, SPI Offset 0x7c</p><p>Register Description: EEE Port Minimum Low-Power Duration Timer - 100M Registers</p><p>Table 632: EEE_MIN_LP_TIMER_H</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MIN_LP_TIMER_H</td><td>R/W</td><td>EEE minimum low-power duration delay timer</td><td>0x1F4</td></tr>
<tr><td /><td /><td /><td>load value for 100M operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_MIN_LP_TIMER_H_IMP</p><p>Register Address: SPI Page 0x92, SPI Offset 0x9c</p><p>Register Description: EEE Port 8(IMP) Minimum Low-Power Duration Timer - 100M Registers</p><p>Table 633: EEE_MIN_LP_TIMER_H_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>MIN_LP_TIMER_H_IMP</td><td>R/W</td><td>EEE minimum low-power duration delay timer</td><td>0x1F4</td></tr>
<tr><td /><td /><td /><td>load value for 100M operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_WAKE_TIMER_G</p><p>Register Address: SPI Page 0x92, SPI Offset 0xa0</p><p>Register Description: EEE Port N Wake Transition Timer - 1G Registers</p><p>Table 634: EEE_WAKE_TIMER_G</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>WAKE_TIMER_G</td><td>R/W</td><td>EEE wake transition delay timer load value for</td><td>0x11</td></tr>
<tr><td /><td /><td /><td>1G operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_WAKE_TIMER_G_IMP</p><p>Register Address: SPI Page 0x92, SPI Offset 0xb0</p><p>Register Description: EEE Port 8(IMP) Wake Transition Timer - 1G Registers</p><p>Table 635: EEE_WAKE_TIMER_G_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>WAKE_TIMER_G_IMP</td><td>R/W</td><td>EEE wake transition delay timer load value for</td><td>0x11</td></tr>
<tr><td /><td /><td /><td>1G operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_WAKE_TIMER_H</p><p>Register Address: SPI Page 0x92, SPI Offset 0xb2</p><p>Register Description: EEE Port N Wake Transition Timer - 100M Registers</p><p>Table 636: EEE_WAKE_TIMER_H</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>WAKE_TIMER_H</td><td>R/W</td><td>EEE wake transition delay timer load value for</td><td>0x24</td></tr>
<tr><td /><td /><td /><td>100M operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_WAKE_TIMER_H_IMP</p><p>Register Address: SPI Page 0x92, SPI Offset 0xc2</p><p>Register Description: EEE Port 8(IMP) Wake Transition Timer - 100M Registers</p><p>Table 637: EEE_WAKE_TIMER_H_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>WAKE_TIMER_H_IMP</td><td>R/W</td><td>EEE wake transition delay timer load value for</td><td>0x24</td></tr>
<tr><td /><td /><td /><td>100M operation.</td><td /></tr>
<tr><td /><td /><td /><td>The unit is 1us.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_GLB_CONG_TH</p><p>Register Address: SPI Page 0x92, SPI Offset 0xc4</p><p>Register Description: EEE Global Congestion Threshold Registers</p><p>Table 638: EEE_GLB_CONG_TH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:11</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>10:0</td><td>GLB_CONG_TH</td><td>R/W</td><td>EEE Global packet buffer congestion threshold. 0x100</td></tr>
<tr><td /><td /><td /><td>If this threshold is set to zero, then EEE is</td><td /></tr>
<tr><td /><td /><td /><td>effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 0),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 128 KB size and the threshold is 0x100.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 1),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 384 KB size and the threshold is 0x300.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_TXQ_CONG_TH</p><p>Register Address: SPI Page 0x92, SPI Offset 0xc6</p><p>Register Description: EEE TXQ N Congestion Threshold Registers</p><p>Table 639: EEE_TXQ_CONG_TH</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:11</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>10:0</td><td>TXQ_CONG_TH</td><td>R/W</td><td>EEE TXQ packet buffer congestion threshold.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>If this threshold is set to zero, then EEE for queue N is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 0),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 128 KB size and the thresholds for each queue N are [0x01F,0x01F,0x01F,0x001,0x001,0x001].</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 1),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 384 KB size and the thresholds for each queue N are [0x050,0x050,0x050,0x050,0x050,0x001].</td><td /></tr>
</table>
</div>

<div>
<p>EEE_TXQ_CONG_TH6</p><p>Register Address: SPI Page 0x92, SPI Offset 0xd3</p><p>Register Description: EEE TXQ 6 Congestion Threshold Registers</p><p>Table 640: EEE_TXQ_CONG_TH6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:11</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>10:0</td><td>TXQ_CONG_TH</td><td>R/W</td><td>EEE TXQ packet buffer congestion threshold.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>If this threshold is set to zero, then EEE for queue 6 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 0),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 64 KB size and the threshold is 0x001.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 1),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 384 KB size and the threshold is 0x001.</td><td /></tr>
</table>
</div>

<div>
<p>EEE_TXQ_CONG_TH7</p><p>Register Address: SPI Page 0x92, SPI Offset 0xd5</p><p>Register Description: EEE TXQ 7 Congestion Threshold Registers</p><p>Table 641: EEE_TXQ_CONG_TH7</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:11</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>10:0</td><td>TXQ_CONG_TH</td><td>R/W</td><td>EEE TXQ packet buffer congestion threshold.</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>If this threshold is set to zero, then EEE for queue 7 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 0),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 64 KB size and the threshold is 0x001.</td><td /></tr>
<tr><td /><td /><td /><td>If (mmu_mem_sel = 1),</td><td /></tr>
<tr><td /><td /><td /><td>then MMU is 384 KB size and the threshold is 0x001.</td><td /></tr>
</table>
</div>

<div>
<p>PORT_ENABLE</p><p>Register Address: SPI Page 0x93, SPI Offset 0x00</p><p>Register Description: Port Enable Control Registers</p><p>Table 643: PORT_ENABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RX_PORT_1588_EN</td><td>R/W</td><td>Enables the 1588 RX slice.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 15 -- enable RX port 8</td><td /></tr>
<tr><td /><td /><td /><td>Bit 14 -- enable RX port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 13 -- enable RX port 5</td><td /></tr>
<tr><td /><td /><td /><td>Bit 12 -- enable RX port 4</td><td /></tr>
<tr><td /><td /><td /><td>Bit 11 -- enable RX port 3</td><td /></tr>
<tr><td /><td /><td /><td>Bit 10 -- enable RX port 2</td><td /></tr>
<tr><td /><td /><td /><td>Bit 9</td><td>-- enable RX port 1</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8</td><td>-- enable RX port 0</td><td /></tr>
<tr><td>7:0</td><td>TX_PORT_1588_EN</td><td>R/W</td><td>Enables the 1588 TX slice.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit 7</td><td>-- enable TX port 8</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6</td><td>-- enable TX port 7</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 -- enable TX port 5</td><td /></tr>
<tr><td /><td /><td /><td>Bit 4 -- enable TX port 4</td><td /></tr>
<tr><td /><td /><td /><td>Bit 3 -- enable TX port 3</td><td /></tr>
<tr><td /><td /><td /><td>Bit 2 -- enable TX port 2</td><td /></tr>
<tr><td /><td /><td /><td>Bit 1 -- enable TX port 1</td><td /></tr>
<tr><td /><td /><td /><td>Bit 0 -- enable TX port 0</td><td /></tr>
</table>
</div>

<div>
<p>TX_MODE_PORT</p><p>Register Address: SPI Page 0x93, SPI Offset 0x02</p><p>Register Description: Port N TX Event Message Mode1 Selection Registers</p><p>Table 644: TX_MODE_PORT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:6</td><td>TX_MODE1_M3</td><td>R/W</td><td>TX Port mode selection -- event message 3</td><td>0x0</td></tr>
<tr><td>5:4</td><td>TX_MODE1_M2</td><td>R/W</td><td>TX Port mode selection -- event message 2</td><td>0x0</td></tr>
<tr><td>3:2</td><td>TX_MODE1_M1</td><td>R/W</td><td>TX Port mode selection -- event message 1</td><td>0x0</td></tr>
<tr><td>1:0</td><td>TX_MODE1_M0</td><td>R/W</td><td>TX Port mode selection -- event message 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Example:</td><td /></tr>
<tr><td /><td /><td /><td>{bit1, bit0}</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: event 0 message - NA</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: event 0 message - update correction field</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: event 0 message - replace correction field</td><td /></tr>
<tr><td /><td /><td /><td>and origin timestamp field, original timestamp</td><td /></tr>
<tr><td /><td /><td /><td>would be replaced by 80bits original time code</td><td /></tr>
<tr><td /><td /><td /><td>registers at page 0x93, offset 0x88-0x91.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: event 0 message - replace origin</td><td /></tr>
<tr><td /><td /><td /><td>timestamp field by 80bits local updated time</td><td /></tr>
<tr><td /><td /><td /><td>code.</td><td /></tr>
</table>
</div>

<div>
<p>TX_MODE_PORT_IMP</p><p>Register Address: SPI Page 0x93, SPI Offset 0x10</p><p>Register Description: Port 8 TX Event Message Mode1 Selection Registers</p><p>Table 645: TX_MODE_PORT_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:6</td><td>TX_MODE1_M3</td><td>R/W</td><td>TX Port mode selection -- event message 3</td><td>0x0</td></tr>
<tr><td>5:4</td><td>TX_MODE1_M2</td><td>R/W</td><td>TX Port mode selection -- event message 2</td><td>0x0</td></tr>
<tr><td>3:2</td><td>TX_MODE1_M1</td><td>R/W</td><td>TX Port mode selection -- event message 1</td><td>0x0</td></tr>
<tr><td>1:0</td><td>TX_MODE1_M0</td><td>R/W</td><td>TX Port mode selection -- event message 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Example: {bit1, bit0}</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: event 0 message - NA</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: event 0 message - update correction field</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: event 0 message - replace correction field and origin timestamp field, original timestamp would be replaced by 80bits original time code registers at page 0x93, offset 0x88-0x91. 2'b11: event 0 message - replace origin timestamp field by 80bits local updated time code.</td><td /></tr>
</table>
</div>

<div>
<p>RX_MODE_PORT</p><p>Register Address: SPI Page 0x93, SPI Offset 0x12</p><p>Register Description: Port N RX Event Message Mode1 Selection Registers</p><p>Table 646: RX_MODE_PORT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:6</td><td>RX_MODE1_M3</td><td>R/W</td><td>RX Port mode selection -- event message 3</td><td>0x0</td></tr>
<tr><td>5:4</td><td>RX_MODE1_M2</td><td>R/W</td><td>RX Port mode selection -- event message 2</td><td>0x0</td></tr>
<tr><td>3:2</td><td>RX_MODE1_M1</td><td>R/W</td><td>RX Port mode selection -- event message 1</td><td>0x0</td></tr>
<tr><td>1:0</td><td>RX_MODE1_M0</td><td>R/W</td><td>RX Port mode selection -- event message 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Example: {bit1, bit0}</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: event 0 message - NA</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: event 0 message - update correction field</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: event 0 message - insert timestamp</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: event 0 message - insert internal IEEE time code[63:0] or &#226;&#8364;&#339;previous frame sync time stamp&#239;&#191;&#189;?</td><td /></tr>
</table>
</div>

<div>
<p>RX_MODE_PORT_IMP</p><p>Register Address: SPI Page 0x93, SPI Offset 0x20</p><p>Register Description: Port 8 RX Event Message Mode1 Selection Registers</p><p>Table 647: RX_MODE_PORT_IMP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:6</td><td>RX_MODE1_M3</td><td>R/W</td><td>RX Port mode selection -- event message 3</td><td>0x0</td></tr>
<tr><td>5:4</td><td>RX_MODE1_M2</td><td>R/W</td><td>RX Port mode selection -- event message 2</td><td>0x0</td></tr>
<tr><td>3:2</td><td>RX_MODE1_M1</td><td>R/W</td><td>RX Port mode selection -- event message 1</td><td>0x0</td></tr>
<tr><td>1:0</td><td>RX_MODE1_M0</td><td>R/W</td><td>RX Port mode selection -- event message 0</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Example: {bit1, bit0}</td><td /></tr>
<tr><td /><td /><td /><td>2'b00: event 0 message - NA</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: event 0 message - update correction field</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: event 0 message - insert timestamp</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: event 0 message - insert internal IEEE time code[63:0] or &#226;&#8364;&#339;previous frame sync time stamp&#239;&#191;&#189;?</td><td /></tr>
</table>
</div>

<div>
<p>TX_TS_CAP</p><p>Register Address: SPI Page 0x93, SPI Offset 0x22</p><p>Register Description: TX SOP Timestamp Capture Enable Registers</p><p>Table 648: TX_TS_CAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>TX_CS_DIS</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>TX_TS_CAP</td><td>R/W</td><td>Individual bits enable the timestamp capture of</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>the appropriate TX port bit 7 -- enable TX port 8 bit 6 -- enable TX port 7 bit 5 -- enable TX port 5 bit 4 -- enable TX port 4 bit 3 -- enable TX port 3 bit 2 -- enable TX port 2 bit 1 -- enable TX port 1 bit 0 -- enable TX port 0</td><td /></tr>
</table>
</div>

<div>
<p>RX_TS_CAP</p><p>Register Address: SPI Page 0x93, SPI Offset 0x24</p><p>Register Description: RX SOP Timestamp Capture Enable Registers</p><p>Table 649: RX_TS_CAP</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RX_CS_DIS</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>RX_TS_CAP</td><td>R/W</td><td>Individual bits enable the timestamp capture of</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>the appropriate RX port bit 7 -- enable RX port 8 bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_0_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x28</p><p>Register Description: Port 0 RX PORT Link delay LSB Registers</p><p>Table 650: RX_PORT_0_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_</td></tr>
<tr><td /><td /><td /><td>LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_0_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x2a</p><p>Register Description: Port 0 RX PORT Link delay MSB Registers</p><p>Table 651: RX_PORT_0_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_1_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x2c</p><p>Register Description: Port 1 RX PORT Link delay LSB Registers</p><p>Table 652: RX_PORT_1_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_1_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x2e</p><p>Register Description: Port 1 RX PORT Link delay MSB Registers</p><p>Table 653: RX_PORT_1_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_</td><td /></tr>
<tr><td /><td /><td /><td>LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_2_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x30</p><p>Register Description: Port 2 RX PORT Link delay LSB Registers</p><p>Table 654: RX_PORT_2_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_2_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x32</p><p>Register Description: Port 2 RX PORT Link delay MSB Registers</p><p>Table 655: RX_PORT_2_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_3_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x34</p><p>Register Description: Port 3 RX PORT Link delay LSB Registers</p><p>Table 656: RX_PORT_3_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_</td><td /></tr>
<tr><td /><td /><td /><td>LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_3_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x36</p><p>Register Description: Port 3 RX PORT Link delay MSB Registers</p><p>Table 657: RX_PORT_3_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_4_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x38</p><p>Register Description: Port 4 RX PORT Link delay LSB Registers</p><p>Table 658: RX_PORT_4_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_4_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x3a</p><p>Register Description: Port 4 RX PORT Link delay MSB Registers</p><p>Table 659: RX_PORT_4_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_</td><td /></tr>
<tr><td /><td /><td /><td>LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_5_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x3c</p><p>Register Description: Port 5 RX PORT Link delay LSB Registers</p><p>Table 660: RX_PORT_5_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_5_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x3e</p><p>Register Description: Port 5 RX PORT Link delay MSB Registers</p><p>Table 661: RX_PORT_5_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_8_LINK_DELAY_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x44</p><p>Register Description: Port 8 RX PORT Link delay LSB Registers</p><p>Table 662: RX_PORT_8_LINK_DELAY_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_LSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_</td><td /></tr>
<tr><td /><td /><td /><td>LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_8_LINK_DELAY_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x46</p><p>Register Description: Port 8 RX PORT Link delay MSB Registers</p><p>Table 663: RX_PORT_8_LINK_DELAY_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_LINK_DELAY_MSB</td><td>R/W</td><td>Port RX link delay register, the unit is signed ns. 0x0</td></tr>
<tr><td /><td /><td /><td>The final port RX link delay =</td><td /></tr>
<tr><td /><td /><td /><td>{RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_0_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x48</p><p>Register Description: Port 0 RX Timestamp Offset LSB Registers</p><p>Table 664: RX_PORT_0_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_0_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x4a</p><p>Register Description: Port 0 RX Timestamp Offset MSB Registers</p><p>Table 665: RX_PORT_0_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_1_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x4c</p><p>Register Description: Port 1 RX Timestamp Offset LSB Registers</p><p>Table 666: RX_PORT_1_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_1_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x4e</p><p>Register Description: Port 1 RX Timestamp Offset MSB Registers</p><p>Table 667: RX_PORT_1_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_2_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x50</p><p>Register Description: Port 2 RX Timestamp Offset LSB Registers</p><p>Table 668: RX_PORT_2_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_2_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x52</p><p>Register Description: Port 2 RX Timestamp Offset MSB Registers</p><p>Table 669: RX_PORT_2_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_3_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x54</p><p>Register Description: Port 3 RX Timestamp Offset LSB Registers</p><p>Table 670: RX_PORT_3_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_3_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x56</p><p>Register Description: Port 3 RX Timestamp Offset MSB Registers</p><p>Table 671: RX_PORT_3_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_4_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x58</p><p>Register Description: Port 4 RX Timestamp Offset LSB Registers</p><p>Table 672: RX_PORT_4_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_4_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x5a</p><p>Register Description: Port 4 RX Timestamp Offset MSB Registers</p><p>Table 673: RX_PORT_4_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_5_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x5c</p><p>Register Description: Port 5 RX Timestamp Offset LSB Registers</p><p>Table 674: RX_PORT_5_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_5_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x5e</p><p>Register Description: Port 5 RX Timestamp Offset MSB Registers</p><p>Table 675: RX_PORT_5_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_8_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x64</p><p>Register Description: Port 8 RX Timestamp Offset LSB Registers</p><p>Table 676: RX_PORT_8_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_RX_LSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>RX_PORT_8_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x66</p><p>Register Description: Port 8 RX Timestamp Offset MSB Registers</p><p>Table 677: RX_PORT_8_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port TX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>TS_OFFSET_RX_MSB</td><td>R/W</td><td>Port RX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port RX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_0_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x68</p><p>Register Description: Port 0 TX Timestamp Offset LSB Registers</p><p>Table 678: TX_PORT_0_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_0_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x6a</p><p>Register Description: Port 0 TX Timestamp Offset MSB Registers</p><p>Table 679: TX_PORT_0_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_1_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x6c</p><p>Register Description: Port 1 TX Timestamp Offset LSB Registers</p><p>Table 680: TX_PORT_1_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_1_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x6e</p><p>Register Description: Port 1 TX Timestamp Offset MSB Registers</p><p>Table 681: TX_PORT_1_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_2_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x70</p><p>Register Description: Port 2 TX Timestamp Offset LSB Registers</p><p>Table 682: TX_PORT_2_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_2_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x72</p><p>Register Description: Port 2 TX Timestamp Offset MSB Registers</p><p>Table 683: TX_PORT_2_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_3_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x74</p><p>Register Description: Port 3 TX Timestamp Offset LSB Registers</p><p>Table 684: TX_PORT_3_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_3_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x76</p><p>Register Description: Port 3 TX Timestamp Offset MSB Registers</p><p>Table 685: TX_PORT_3_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_4_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x78</p><p>Register Description: Port 4 TX Timestamp Offset LSB Registers</p><p>Table 686: TX_PORT_4_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_4_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x7a</p><p>Register Description: Port 4 TX Timestamp Offset MSB Registers</p><p>Table 687: TX_PORT_4_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_5_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x7c</p><p>Register Description: Port 5 TX Timestamp Offset LSB Registers</p><p>Table 688: TX_PORT_5_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_5_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x7e</p><p>Register Description: Port 5 TX Timestamp Offset MSB Registers</p><p>Table 689: TX_PORT_5_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay. The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_8_TS_OFFSET_LSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x84</p><p>Register Description: Port 8 TX Timestamp Offset LSB Registers</p><p>Table 690: TX_PORT_8_TS_OFFSET_LSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TS_OFFSET_TX_LSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TX_PORT_8_TS_OFFSET_MSB</p><p>Register Address: SPI Page 0x93, SPI Offset 0x86</p><p>Register Description: Port 8 TX Timestamp Offset MSB Registers</p><p>Table 691: TX_PORT_8_TS_OFFSET_MSB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>TS_CAP</td><td>R/W</td><td>TS_CAP Port RX timestamp event message</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>capture.</td><td /></tr>
<tr><td /><td /><td /><td>bit[11] Normal mode event message 3 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[10] Normal mode event message 2 capture</td><td /></tr>
<tr><td /><td /><td /><td>TS enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[9] Normal mode event message 1 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[8] Normal mode event message 0 capture TS</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td>7:4</td><td>TS_LD</td><td>R/W</td><td>TS_LD Port RX timestamp event message link</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>delay.</td><td /></tr>
<tr><td /><td /><td /><td>bit[7] Normal mode event message 3 Link Delay</td><td /></tr>
<tr><td /><td /><td /><td>enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[6] Normal mode event message 2 Link Delay enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] Normal mode event message 1 Link Delay enable</td><td /></tr>
<tr><td /><td /><td /><td>bit[4] Normal mode event message 0 Link Delay enable</td><td /></tr>
<tr><td>3:0</td><td>TS_OFFSET_TX_MSB</td><td>R/W</td><td>Port TX timestamp offset register, the unit is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>signed ns.</td><td /></tr>
<tr><td /><td /><td /><td>This register compensates the delay of analog</td><td /></tr>
<tr><td /><td /><td /><td>front end or</td><td /></tr>
<tr><td /><td /><td /><td>MACSEC and EEE buffer delay.</td><td /></tr>
<tr><td /><td /><td /><td>The final port TX timestamp =</td><td /></tr>
<tr><td /><td /><td /><td>NCO timestamp + {TS_OFFSET_TX_MSB,</td><td /></tr>
<tr><td /><td /><td /><td>TS_OFFSET_TX_LSB}</td><td /></tr>
</table>
</div>

<div>
<p>TIME_CODE_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0x88</p><p>Register Description: Original Time Code N Registers</p><p>Table 692: TIME_CODE_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TIME_CODE_N</td><td>R/W</td><td>Original time code value that will be used in</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>egress port for sync, delay_req and</td><td /></tr>
<tr><td /><td /><td /><td>Pdelay_req message.</td><td /></tr>
<tr><td /><td /><td /><td>TIME_CODE={TIME_CODE_4,</td><td /></tr>
<tr><td /><td /><td /><td>TIME_CODE_3, TIME_CODE_2,</td><td /></tr>
<tr><td /><td /><td /><td>TIME_CODE_1, TIME_CODE_0}</td><td /></tr>
</table>
</div>

<div>
<p>RX_CTL</p><p>Register Address: SPI Page 0x93, SPI Offset 0xa2</p><p>Register Description: Receive Control Registers</p><p>Table 693: RX_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7</td><td>RX_AS_DA_EN</td><td>R/W</td><td>Enables the 802.1as MAC DA check when 1588</td><td>0</td></tr>
<tr><td /><td /><td /><td>detection in receiving side.</td><td /></tr>
<tr><td /><td /><td /><td>48'h0180_c200_000e</td><td /></tr>
<tr><td>6</td><td>RX_L2_DA_EN</td><td>R/W</td><td>Enables the Layer2 MAC DA check when 1588</td><td>0</td></tr>
<tr><td /><td /><td /><td>detection in receiving side.</td><td /></tr>
<tr><td /><td /><td /><td>48'h011b_1900_0000 or 48'h0180_c200_000e</td><td /></tr>
<tr><td>5</td><td>RX_L4_IP_ADDRESS_EN</td><td>R/W</td><td>Enables the Layer4 IP address check when 1588</td><td>0</td></tr>
<tr><td /><td /><td /><td>detection in receiving side.</td><td /></tr>
<tr><td>4</td><td>RX_L4_IPV6_ADDRESS_EN</td><td>R/W</td><td>Enables the Layer4 IP address check when 1588</td><td>0</td></tr>
<tr><td /><td /><td /><td>detection in receiving side.</td><td /></tr>
<tr><td>3</td><td>RX_AS_EN</td><td>R/W</td><td>Enables the 802.1as packet detection in</td><td>1</td></tr>
<tr><td /><td /><td /><td>receiving side.</td><td /></tr>
<tr><td>2</td><td>RX_L2_EN</td><td>R/W</td><td>Enables the 1588 L2 packet detection in</td><td>1</td></tr>
<tr><td /><td /><td /><td>receiving side.</td><td /></tr>
<tr><td>1</td><td>RX_IPV4_UDP_EN</td><td>R/W</td><td>Enables the 1588 L4/UDP IPV4 packet detection 1</td></tr>
<tr><td /><td /><td /><td>in receiving side.</td><td /></tr>
<tr><td>0</td><td>RX_IPV6_UDP_EN</td><td>R/W</td><td>Enables the 1588 L4/UDP IPV6 packet detection 1</td></tr>
<tr><td /><td /><td /><td>in receiving side.</td><td /></tr>
</table>
</div>

<div>
<p>RX_TX_CTL</p><p>Register Address: SPI Page 0x93, SPI Offset 0xa4</p><p>Register Description: Receive and Transmit Control Registers</p><p>Table 694: RX_TX_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7</td><td>TX_CRC_EN</td><td>R/W</td><td>Enable the CRC check in PTP detection</td><td>1</td></tr>
<tr><td /><td /><td /><td>transmission side.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>- 1588 detection need to check original CRC</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>- ignore the original CRC check</td><td /></tr>
<tr><td>6:4</td><td>TX_L4_IP_ADDRESS_SEL</td><td>R/W</td><td>Selects the Layer4 IP address check when 1588 0x0</td></tr>
<tr><td /><td /><td /><td>detection in transmission side.</td><td /></tr>
<tr><td /><td /><td /><td>3'b100 - 32'224.0.1.129</td><td /></tr>
<tr><td /><td /><td /><td>3'b010 - reserved</td><td /></tr>
<tr><td /><td /><td /><td>3'b001 - 32'224.0.0.107</td><td /></tr>
<tr><td>3</td><td>RX_CRC_EN</td><td>R/W</td><td>Enable the CRC check in PTP detection</td><td>1</td></tr>
<tr><td /><td /><td /><td>receiving side.</td><td /></tr>
<tr><td /><td /><td /><td>1</td><td>- 1588 detection need to check original CRC</td><td /></tr>
<tr><td /><td /><td /><td>0</td><td>- ignore the original CRC check</td><td /></tr>
<tr><td>2:0</td><td>RX_L4_IP_ADDRESS_SEL</td><td>R/W</td><td>Selects the Layer4 IP address check when 1588 0x0</td></tr>
<tr><td /><td /><td /><td>detection in receiving side.</td><td /></tr>
<tr><td /><td /><td /><td>3'b100 - 32'224.0.1.129 3'b010 - reserved 3'b001 - 32'224.0.0.107</td><td /></tr>
</table>
</div>

<div>
<p>VLAN_ITPID</p><p>Register Address: SPI Page 0x93, SPI Offset 0xa6</p><p>Register Description: VLAN 1tags ITPID Registers</p><p>Table 695: VLAN_ITPID</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>ITPID</td><td>R/W</td><td>The ITPID of VLAN tags packet.</td><td>0x8100</td></tr>
</table>
</div>

<div>
<p>NSE_DPLL_1</p><p>Register Address: SPI Page 0x93, SPI Offset 0xac</p><p>Register Description: NSE DPLL Register 1</p><p>Table 696: NSE_DPLL_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>SPARE_REG1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:9</td><td>TS_DEBUG</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8</td><td>TS_DEBUG_EN</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>7</td><td>RX_TEST_SEL</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>6</td><td>SPARE_REG0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5:1</td><td>TEST_BUS_SEL</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>0</td><td>DPLL_SELECT_MODE</td><td>R/W</td><td>DPLL select mode</td><td>0</td></tr>
<tr><td /><td /><td /><td>0 - phase lock mode</td><td /></tr>
<tr><td /><td /><td /><td>1 - frequency lock mode</td><td /></tr>
</table>
</div>

<div>
<p>NSE_DPLL_2_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0xae</p><p>Register Description: NSE DPLL Register 2_ N</p><p>Table 697: NSE_DPLL_2_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>REF_PHASE_N</td><td>R/W</td><td>DPLL initial reference phase</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>REF_PHASE = {REF_PHASE_2,</td><td /></tr>
<tr><td /><td /><td /><td>REF_PHASE_1, REF_PHASE_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_DPLL_3_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0xb4</p><p>Register Description: NSE DPLL Register 3_ N</p><p>Table 698: NSE_DPLL_3_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>REF_PHASE_DELTA_N</td><td>R/W</td><td>DPLL initial reference delta phase</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>REF_PHASE_DELTA =</td><td /></tr>
<tr><td /><td /><td /><td>{REF_PHASE_DELTA_1,</td><td /></tr>
<tr><td /><td /><td /><td>REF_PHASE_DELTA_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_DPLL_4</p><p>Register Address: SPI Page 0x93, SPI Offset 0xb8</p><p>Register Description: NSE DPLL Register 4</p><p>Table 699: NSE_DPLL_4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>DPLL_K1</td><td>R/W</td><td>DPLL K1</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>NSE_DPLL_5</p><p>Register Address: SPI Page 0x93, SPI Offset 0xba</p><p>Register Description: NSE DPLL Register 5</p><p>Table 700: NSE_DPLL_5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>DPLL_K2</td><td>R/W</td><td>DPLL K2</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>NSE_DPLL_6</p><p>Register Address: SPI Page 0x93, SPI Offset 0xbc</p><p>Register Description: NSE DPLL Register 6</p><p>Table 701: NSE_DPLL_6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>DPLL_K3</td><td>R/W</td><td>DPLL K3</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>NSE_DPLL_7_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0xbe</p><p>Register Description: NSE DPLL Register7_ N</p><p>Table 702: NSE_DPLL_7_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>LOOP_FILTER_N</td><td>R/W</td><td>DPLL initial loop filter value</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>LOOP_FILTER = {LOOP_FILTER_3,</td><td /></tr>
<tr><td /><td /><td /><td>LOOP_FILTER_2, LOOP_FILTER_1,</td><td /></tr>
<tr><td /><td /><td /><td>LOOP_FILTER_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_1_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0xc6</p><p>Register Description: NSE NCO Register 1_ N</p><p>Table 703: NSE_NCO_1_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>NSE_REG_NCO_FREQCNTR</td><td>R/W</td><td>Frequency stepping control registers. Only valid 0x0</td></tr>
<tr><td /><td>L_N</td><td /><td>when freq_mdio_sel is set to be 1'b1.</td><td /></tr>
<tr><td /><td /><td /><td>NSE_REG_NCO_FREQCNTRL =</td><td /></tr>
<tr><td /><td /><td /><td>{NSE_REG_NCO_FREQCNTRL_1,</td><td /></tr>
<tr><td /><td /><td /><td>NSE_REG_NCO_FREQCNTRL_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_2_N</p><p>Register Address: SPI Page 0x93, SPI Offset 0xca</p><p>Register Description: NSE NCO Register 2_ N</p><p>Table 704: NSE_NCO_2_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>LOCAL_TIME_UP_N</td><td>R/W</td><td>Register to control upper 44 bits of local timer</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>LOCAL_TIME_UP =</td><td /></tr>
<tr><td /><td /><td /><td>{LOCAL_TIME_UP_2[11:0],</td><td /></tr>
<tr><td /><td /><td /><td>LOCAL_TIME_UP_1, LOCAL_TIME_UP_0}</td><td /></tr>
<tr><td /><td /><td /><td>LOCAL_TIME_UP_2[15]:reserved.</td><td /></tr>
<tr><td /><td /><td /><td>LOCAL_TIME_UP_2[14]:</td><td /></tr>
<tr><td /><td /><td /><td>FREQ_MDIO_SEL</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: Use NCO_FREQCNTRL_REG as input for</td><td /></tr>
<tr><td /><td /><td /><td>NCO adder.</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: Use DPLL as input for NCO adder.</td><td /></tr>
<tr><td /><td /><td /><td>LOCAL_TIME_UP_2[13:12]:reserved.</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_3_0</p><p>Register Address: SPI Page 0x93, SPI Offset 0xd0</p><p>Register Description: NSE NCO Register 3_ 0</p><p>Table 705: NSE_NCO_3_0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>INTERVAL_LENGTH_0</td><td>R/W</td><td>Specifies the interval length between two synout 0x80</td></tr>
<tr><td /><td /><td /><td>pulses. Align at nco[32:3]. unit=8ns.</td><td /></tr>
<tr><td /><td /><td /><td>INTERVAL_LENGTH = {INTERVAL_LENGTH_1, INTERVAL_LENGTH_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_3_1</p><p>Register Address: SPI Page 0x93, SPI Offset 0xd2</p><p>Register Description: NSE NCO Register 3_ 1</p><p>Table 706: NSE_NCO_3_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>PULSE_TRAIN_LENGTH_0</td><td>R/W</td><td>Specifies the width of the first synout pulse. Align 0x2</td></tr>
<tr><td /><td /><td /><td>at nco[11:3]. unit=8ns.</td><td /></tr>
<tr><td /><td /><td /><td>PULSE_TRAIN_LENGTH =</td><td /></tr>
<tr><td /><td /><td /><td>{PULSE_TRAIN_LENGTH_1,</td><td /></tr>
<tr><td /><td /><td /><td>PULSE_TRAIN_LENGTH_0}</td><td /></tr>
<tr><td>13:0</td><td>INTERVAL_LENGTH_1</td><td>R/W</td><td>Specifies the interval length between two synout 0x0</td></tr>
<tr><td /><td /><td /><td>pulses. Align at nco[32:3]. unit=8ns.</td><td /></tr>
<tr><td /><td /><td /><td>INTERVAL_LENGTH =</td><td /></tr>
<tr><td /><td /><td /><td>{INTERVAL_LENGTH_1, INTERVAL_LENGTH_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_3_2</p><p>Register Address: SPI Page 0x93, SPI Offset 0xd4</p><p>Register Description: NSE NCO Register 3_ 2</p><p>Table 707: NSE_NCO_3_2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:7</td><td>FRMSYNC_PULSE_LENGTH</td><td>R/W</td><td>Specifies the width of the second synout pulse.</td><td>0x4</td></tr>
<tr><td /><td /><td /><td>Align at nco[11:3]. unit=8ns.</td><td /></tr>
<tr><td>6:0</td><td>PULSE_TRAIN_LENGTH_1</td><td>R/W</td><td>Specifies the width of the first synout pulse. Align 0x0</td></tr>
<tr><td /><td /><td /><td>at nco[11:3]. unit=8ns.</td><td /></tr>
<tr><td /><td /><td /><td>PULSE_TRAIN_LENGTH =</td><td /></tr>
<tr><td /><td /><td /><td>{PULSE_TRAIN_LENGTH_1,</td><td /></tr>
<tr><td /><td /><td /><td>PULSE_TRAIN_LENGTH_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_4</p><p>Register Address: SPI Page 0x93, SPI Offset 0xd6</p><p>Register Description: NSE NCO Register 4</p><p>Table 708: NSE_NCO_4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:0</td><td>NSE_REG_TS_DIVIDER</td><td>R/W</td><td>Divider for syncin. If it is set to 4, TS will generate 0x0</td></tr>
<tr><td /><td /><td /><td>one pulse to latch local time into</td><td /></tr>
<tr><td /><td /><td /><td>ts_sync_time_reg every 4 syncin pulses.</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_5_0</p><p>Register Address: SPI Page 0x93, SPI Offset 0xd8</p><p>Register Description: NSE NCO Register 5_0</p><p>Table 709: NSE_NCO_5_0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:4</td><td>SYNOUT_TS_REG_0</td><td>R/W</td><td>When local timer is equal to synout_ts_reg, a</td><td>0x10</td></tr>
<tr><td /><td /><td /><td>one-time pulse will be generated on syncout.</td><td /></tr>
<tr><td /><td /><td /><td>Note only [47:4] are used here.</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG = {SYNOUT_TS_REG_2,</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG_1, SYNOUT_TS_REG_0}</td><td /></tr>
<tr><td>3:0</td><td>SPARE_REG</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Since the lower 4 bits will change depend on freq</td><td /></tr>
<tr><td /><td /><td /><td>control</td><td /></tr>
<tr><td /><td /><td /><td>register, we do not compare the lower 4 bits. It can be used as reserved register.</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_5_1</p><p>Register Address: SPI Page 0x93, SPI Offset 0xda</p><p>Register Description: NSE NCO Register 5_1</p><p>Table 710: NSE_NCO_5_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SYNOUT_TS_REG_1</td><td>R/W</td><td>When local timer is equal to synout_ts_reg, a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>one-time pulse will be generated on syncout.</td><td /></tr>
<tr><td /><td /><td /><td>Note only [47:4] are used here.</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG = {SYNOUT_TS_REG_2,</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG_1, SYNOUT_TS_REG_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_5_2</p><p>Register Address: SPI Page 0x93, SPI Offset 0xdc</p><p>Register Description: NSE NCO Register 5_2</p><p>Table 711: NSE_NCO_5_2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>SYNOUT_TS_REG_2</td><td>R/W</td><td>When local timer is equal to synout_ts_reg, a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>one-time pulse will be generated on syncout.</td><td /></tr>
<tr><td /><td /><td /><td>Note only [47:4] are used here.</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG = {SYNOUT_TS_REG_2,</td><td /></tr>
<tr><td /><td /><td /><td>SYNOUT_TS_REG_1, SYNOUT_TS_REG_0}</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_6</p><p>Register Address: SPI Page 0x93, SPI Offset 0xde</p><p>Register Description: NSE NCO Register 6</p><p>Table 712: NSE_NCO_6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:14</td><td>GMODE</td><td>R/W</td><td>Global synchronization mode selection</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>2'b01: Assumes that all PHYs in the system</td><td /></tr>
<tr><td /><td /><td /><td>share the same TX clock. No hot plugging. NCO</td><td /></tr>
<tr><td /><td /><td /><td>is set to nominal Frequency (equivalent to free-</td><td /></tr>
<tr><td /><td /><td /><td>running). SyncIn0 is used as a One-Time reset</td><td /></tr>
<tr><td /><td /><td /><td>signal, or alternatively power up reset.</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Assumes that PHYs do not share the</td><td /></tr>
<tr><td /><td /><td /><td>same TX clock. No hot plugging. Assumes that</td><td /></tr>
<tr><td /><td /><td /><td>CPU is not involved in synchronization process.</td><td /></tr>
<tr><td /><td /><td /><td>No MDIO initialization is required. SyncIn0 is</td><td /></tr>
<tr><td /><td /><td /><td>used to distribute a reference clock to all PHYs.</td><td /></tr>
<tr><td /><td /><td /><td>FrameSync only, at rate = 1 kHz. DPLL is used</td><td /></tr>
<tr><td /><td /><td /><td>to lock to SyncIn0 signal.</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Assumes that PHYs do not share the</td><td /></tr>
<tr><td /><td /><td /><td>same TX clock. Hot plugging allowed. Assumes</td><td /></tr>
<tr><td /><td /><td /><td>that a CPU is involved:</td><td /></tr>
<tr><td /><td /><td /><td>CPU can control the SyncIn0/1 signal going to</td><td /></tr>
<tr><td /><td /><td /><td>the PHYs (via some simple FPGA, or using</td><td /></tr>
<tr><td /><td /><td /><td>SyncOut on one of the PHYs).</td><td /></tr>
<tr><td /><td /><td /><td>CPU will issue MDIO commands, to be executed</td><td /></tr>
<tr><td /><td /><td /><td>on next FrameSync (on SyncIn0 or SyncIn1</td><td /></tr>
<tr><td /><td /><td /><td>inputs). DPLL is used to lock to SyncIn0 Signal.</td><td /></tr>
<tr><td>13</td><td>TS_CAPTURE</td><td>R/W</td><td>1 - enable time stamp to be captured by</td><td>0</td></tr>
<tr><td /><td /><td /><td>ts_capture_time on the next frame sync event</td><td /></tr>
<tr><td /><td /><td /><td>0 - no time stamp will be captured by</td><td /></tr>
<tr><td /><td /><td /><td>ts_capture_time register on the next frame sync</td><td /></tr>
<tr><td /><td /><td /><td>event</td><td /></tr>
<tr><td>12</td><td>NSE_INIT</td><td>R/W</td><td>1 - Initialize NSE block</td><td>0</td></tr>
<tr><td>11</td><td>M34_LOCAL_SYNC_DIS</td><td>R/W</td><td>Disable syncout treat as local sync in when</td><td>0</td></tr>
<tr><td /><td /><td /><td>synin_mode equal to 3 or 4</td><td /></tr>
<tr><td>10</td><td>SPARE_REG1</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>9</td><td>RESET_LOCK_STATE</td><td>R/W</td><td>Diagnostic purpose only: reset lock FSM back to 0</td></tr>
<tr><td /><td /><td /><td>idle state</td><td /></tr>
<tr><td>8</td><td>RESET_SYNCIN_STATE</td><td>R/W</td><td>Diagnostic purpose only: reset syncin FSM back 0</td></tr>
<tr><td /><td /><td /><td>to idle state</td><td /></tr>
<tr><td>7</td><td>RESET_SYNC_STATE</td><td>R/W</td><td>Diagnostic purpose only: reset sync FSM back to 0</td></tr>
<tr><td /><td /><td /><td>idle state</td><td /></tr>
<tr><td>6</td><td>SPARE_REG0</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>5:2</td><td>FRAMESYN_MODE</td><td>R/W</td><td>Only valid when gmode is set to 2'b11. Used</td><td>0x1</td></tr>
<tr><td /><td /><td /><td>when CPU is involved in the system.</td><td /></tr>
<tr><td /><td /><td /><td>bit[2]: use long pulse on syncin0 for frame sync</td><td /></tr>
<tr><td /><td /><td /><td>bit[3]: use syncin1 as frame sync</td><td /></tr>
<tr><td /><td /><td /><td>bit[4]: use internal syncout as frame sync</td><td /></tr>
<tr><td /><td /><td /><td>bit[5]: cpu trigger immediate frame sync</td><td /></tr>
<tr><td>1:0</td><td>SYNOUT_MODE</td><td>R/W</td><td>Sync out mode selection</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: power-up default. sync_out pin functions</td><td /></tr>
<tr><td /><td /><td /><td>as sync_in1.</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: generate a one time output pulse on a match with synout_ts_reg</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: generate a pulse train. Detailed pulse train specification is in NSE NCO Register 4. 2'b11: generate a pulse train and insert a one time frame sync event, under sync out mode1 condition.</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_7_0</p><p>Register Address: SPI Page 0x93, SPI Offset 0xe0</p><p>Register Description: NSE NCO Register 7_0</p><p>Table 713: NSE_NCO_7_0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>LENGTH_THRESHOLD</td><td>R/W</td><td>Length to specify frame sync condition. Align at 0x4</td></tr>
<tr><td /><td /><td /><td>NCO[18:3].</td><td /></tr>
</table>
</div>

<div>
<p>NSE_NCO_7_1</p><p>Register Address: SPI Page 0x93, SPI Offset 0xe2</p><p>Register Description: NSE NCO Register 7_1</p><p>Table 714: NSE_NCO_7_1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>EVENT_OFFSET</td><td>R/W</td><td>Offset timer for frame sync to kick off. Align at</td><td>0x8</td></tr>
<tr><td /><td /><td /><td>NCO[18:3].</td><td /></tr>
</table>
</div>

<div>
<p>TX_COUNTER</p><p>Register Address: SPI Page 0x93, SPI Offset 0xe4</p><p>Register Description: TX Counter Register</p><p>Table 715: TX_COUNTER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TX_COUNTER</td><td>R/W</td><td>The number of packets into TX side.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>RX_COUNTER</p><p>Register Address: SPI Page 0x93, SPI Offset 0xe6</p><p>Register Description: RX Counter Register</p><p>Table 716: RX_COUNTER</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>RX_COUNTER</td><td>R/W</td><td>The number of packets into RX side.</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>TS_READ_START_END</p><p>Register Address: SPI Page 0x94, SPI Offset 0x00</p><p>Register Description: Timestamp READ START and END Register</p><p>Table 718: TS_READ_START_END</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>PORT8_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>14</td><td>PORT8_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>13</td><td>PORT7_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>12</td><td>PORT7_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>11</td><td>PORT5_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>10</td><td>PORT5_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>9</td><td>PORT4_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>8</td><td>PORT4_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>7</td><td>PORT3_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>6</td><td>PORT3_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>5</td><td>PORT2_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>4</td><td>PORT2_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>3</td><td>PORT1_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>2</td><td>PORT1_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
<tr><td>1</td><td>PORT0_TS_READ_END</td><td>R/W</td><td>Write 1 to end the time stamp reading.</td><td>0</td></tr>
<tr><td>0</td><td>PORT0_TS_READ_START</td><td>R/W</td><td>Write 1 to start the time stamp reading.</td><td>0</td></tr>
</table>
</div>

<div>
<p>HEARTBEAT_N</p><p>Register Address: SPI Page 0x94, SPI Offset 0x02</p><p>Register Description: Heartbeat Register N</p><p>Table 719: HEARTBEAT_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>HEARTBEAT_N</td><td>R/W</td><td>Output of the snapshot of the time stamp, when 0x0</td></tr>
<tr><td /><td /><td /><td>TS_CAPTURE is enabled and frame sync is</td><td /></tr>
<tr><td /><td /><td /><td>triggered. TS_CAPTURE is located at</td><td /></tr>
<tr><td /><td /><td /><td>NSE_NCO_6[13]. frame sync source is selected by the setting of NSE_NCO_6[5:2]. HEARTBEAT = {HEARTBEAT_2, HEARTBEAT_1, HEARTBEAT_0}</td><td /></tr>
</table>
</div>

<div>
<p>TIME_STAMP_N</p><p>Register Address: SPI Page 0x94, SPI Offset 0x08</p><p>Register Description: Time Stamp Register N</p><p>Table 720: TIME_STAMP_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TIME_STAMP_N</td><td>R/W</td><td>Output of the timestamp of 1588 rx/tx packet.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each port has 16-entry FIFO to store the time</td><td /></tr>
<tr><td /><td /><td /><td>stamp.</td><td /></tr>
<tr><td /><td /><td /><td>TIME_STAMP = {TIME_STAMP_2,</td><td /></tr>
<tr><td /><td /><td /><td>TIME_STAMP_1, TIME_STAMP_0}</td><td /></tr>
</table>
</div>

<div>
<p>TIME_STAMP_INFO_N</p><p>Register Address: SPI Page 0x94, SPI Offset 0x0e</p><p>Register Description: Time Stamp Register Info N</p><p>Table 721: TIME_STAMP_INFO_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TIME_STAMP_INFO_N</td><td>R/W</td><td>Output SOP Time Stamp Info</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>INFO_0</td><td>= 1588 packet sequence ID</td><td /></tr>
<tr><td /><td /><td /><td>INFO_1</td><td>= {message type[3:0], TX(1'b1)/</td><td /></tr>
<tr><td /><td /><td /><td>RX(1'b0), port number[2:0], sequence ID[15:8]}</td><td /></tr>
</table>
</div>

<div>
<p>CNTR_DBG</p><p>Register Address: SPI Page 0x94, SPI Offset 0x12</p><p>Register Description: Control and Debug Registers</p><p>Table 722: CNTR_DBG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:10</td><td>HB_CNTL</td><td>R/W</td><td>heartbeat read start and end bit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[11]: end</td><td /></tr>
<tr><td /><td /><td /><td>bit[10]: start</td><td /></tr>
<tr><td>9:7</td><td>TS_SLICE_SEL</td><td>R/W</td><td>TS_SLICE_SEL</td><td>0x0</td></tr>
<tr><td>6:5</td><td>TC_80_LEAP</td><td>R/W</td><td>80 bits time code counter control</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[6] - A command set by the CPU. Equivalent to</td><td /></tr>
<tr><td /><td /><td /><td>Increment by 2 on the next time. Afterwards</td><td /></tr>
<tr><td /><td /><td /><td>revert to default behavior.</td><td /></tr>
<tr><td /><td /><td /><td>bit[5] - A command set by the CPU. Equivalent to</td><td /></tr>
<tr><td /><td /><td /><td>Increment by 0 on the next time. Afterwards</td><td /></tr>
<tr><td /><td /><td /><td>revert to default behavior.</td><td /></tr>
<tr><td>4:2</td><td>CNTR_SLICE_SEL</td><td>R/W</td><td>CNTR_SLICE_SEL</td><td>0x0</td></tr>
<tr><td>1</td><td>RST_RX_CNTR</td><td>R/W</td><td>RST_RX_CNTR</td><td>0</td></tr>
<tr><td>0</td><td>RST_TX_CNTR</td><td>R/W</td><td>RST_TX_CNTR</td><td>0</td></tr>
</table>
</div>

<div>
<p>RX_CF_SPEC</p><p>Register Address: SPI Page 0x94, SPI Offset 0x76</p><p>Register Description: Enable RX CF update Registers</p><p>Table 723: RX_CF_SPEC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>RX_CF_SPEC</td><td>R/W</td><td>Individual bits enable CF update when</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>timestamp insertion enable in RX port bit 7 -- enable RX port 8</td><td /></tr>
<tr><td /><td /><td /><td>bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0</td><td /></tr>
</table>
</div>

<div>
<p>TIMECODE_SEL</p><p>Register Address: SPI Page 0x94, SPI Offset 0x7c</p><p>Register Description: TX RX Time Code Select Registers</p><p>Table 724: TIMECODE_SEL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RX_TIMECODE_SEL</td><td>R/W</td><td>RX time code select</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[7:6]: port8-port7</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5-port0</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: internal IEEE time code[63:0] is stored at</td><td /></tr>
<tr><td /><td /><td /><td>time stamp register 0~3.</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: time stamp[47:0] is stored at time stamp</td><td /></tr>
<tr><td /><td /><td /><td>register 0~2.</td><td /></tr>
<tr><td>7:0</td><td>TX_TIMECODE_SEL</td><td>R/W</td><td>TX time code select</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[7:6]: port8-port7</td><td /></tr>
<tr><td /><td /><td /><td>bit[5:0]: port5-port0</td><td /></tr>
<tr><td /><td /><td /><td>1'b1: internal IEEE time code[63:0] is stored at</td><td /></tr>
<tr><td /><td /><td /><td>time stamp register 0~3.</td><td /></tr>
<tr><td /><td /><td /><td>1'b0: time stamp[47:0] is stored at time stamp register 0~2.</td><td /></tr>
</table>
</div>

<div>
<p>TIME_STAMP_3</p><p>Register Address: SPI Page 0x94, SPI Offset 0x7e</p><p>Register Description: Time Stamp Register 3</p><p>Table 725: TIME_STAMP_3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:0</td><td>TIME_STAMP_3</td><td>R/W</td><td>When RX_TIMECODE_SEL or</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>TX_TIMECODE_SEL is set, TIME_STAMP_3</td><td /></tr>
<tr><td /><td /><td /><td>represents internal IEEE time code[63:48].</td><td /></tr>
<tr><td /><td /><td /><td>Otherwise, don't care this register.</td><td /></tr>
</table>
</div>

<div>
<p>RED_CONTROL</p><p>Register Address: SPI Page 0x95, SPI Offset 0x00</p><p>Register Description: RED Control Register</p><p>Table 727: RED_CONTROL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RED_EN</td><td>R/W</td><td>Ingress Port RED Function Enable</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>1: Enable RED in this ingress port.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable RED in this ingress port.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
</table>
</div>

<div>
<p>TC2RED_PROFILE_TABLE</p><p>Register Address: SPI Page 0x95, SPI Offset 0x02</p><p>Register Description: RED Table Configuration Register</p><p>Table 728: TC2RED_PROFILE_TABLE</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15</td><td>TC2RED_TABLE_WR_RD</td><td>R/W</td><td>1: Write table.</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Read table</td><td /></tr>
<tr><td /><td /><td /><td>This is a write-clear bit.</td><td /></tr>
<tr><td>14:13</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>12:4</td><td>TC2RED_TABLE_ADDR</td><td>R/W</td><td>TC2RED Profile table entry index:</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Bit[12:9]: Ingress Port Number,</td><td /></tr>
<tr><td /><td /><td /><td>0~8: port 0~8,</td><td /></tr>
<tr><td /><td /><td /><td>others: reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit[8:6]: TC[2:0]</td><td /></tr>
<tr><td /><td /><td /><td>Bit [5]: DEI Bit.</td><td /></tr>
<tr><td /><td /><td /><td>Bit [4]: Flow Mark, Yellow frames or Legacy RED</td><td /></tr>
<tr><td /><td /><td /><td>frame marked by Flow Policer.</td><td /></tr>
<tr><td>3:0</td><td>TC2RED_TABLE_DATA</td><td>R/W</td><td>TC2RED Profile Table Read or Write data</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>RED_EGRESS_BYPASS</p><p>Register Address: SPI Page 0x95, SPI Offset 0x04</p><p>Register Description: RED Egress Bypass Register</p><p>Table 729: RED_EGRESS_BYPASS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RED_EGRESS_BYPASS</td><td>R/W</td><td>Bypass RED drop at egress side.</td><td>0x80</td></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
</table>
</div>

<div>
<p>RED_AQD_CONTROL</p><p>Register Address: SPI Page 0x95, SPI Offset 0x06</p><p>Register Description: RED AQD Control Register</p><p>Table 730: RED_AQD_CONTROL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:12</td><td>RESERVED_2</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>11:8</td><td>AQD_PERIOD</td><td>R/W</td><td>Period (0us~150us) for AQD calculation,</td><td>0x8</td></tr>
<tr><td /><td /><td /><td>unit:10us.</td><td /></tr>
<tr><td>7:6</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>AQD_RST</td><td>R/W</td><td>Set 1 to reset AQD calculation for all ports and all 0</td></tr>
<tr><td /><td /><td /><td>queues.</td><td /></tr>
<tr><td>4</td><td>RED_FAST_CORR</td><td>R/W</td><td>RED Fast Correction</td><td>0</td></tr>
<tr><td /><td /><td /><td>This bit is used to decided whether AQD should</td><td /></tr>
<tr><td /><td /><td /><td>be forced to be equal to QD when the computed</td><td /></tr>
<tr><td /><td /><td /><td>value is greater than QD.</td><td /></tr>
<tr><td /><td /><td /><td>1: Force AQD to be equal to QD when AQD is</td><td /></tr>
<tr><td /><td /><td /><td>greater than QD.</td><td /></tr>
<tr><td /><td /><td /><td>0: Does not force AQD to be equal to QD when</td><td /></tr>
<tr><td /><td /><td /><td>AQD is greater than QD.</td><td /></tr>
<tr><td>3:0</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>RED_EXPONENT</p><p>Register Address: SPI Page 0x95, SPI Offset 0x08</p><p>Register Description: RED AQD Weighted Factor Register</p><p>Table 731: RED_EXPONENT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7:0</td><td>RED_EXPONENT</td><td>R/W</td><td>RED_EXPONENT: Weighted factor for AQD</td><td>0x5</td></tr>
<tr><td /><td /><td /><td>calculation.</td><td /></tr>
</table>
</div>

<div>
<p>RED_DROP_ADD_TO_MIB</p><p>Register Address: SPI Page 0x95, SPI Offset 0x0a</p><p>Register Description: RED Drop Add to MIB Register</p><p>Table 732: RED_DROP_ADD_TO_MIB</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RED_DROP_ADD_TO_MIB</td><td>R/W</td><td>Port RED Dropped Numbers are added to MIB</td><td>0x1FF</td></tr>
<tr><td /><td /><td /><td>Counter Enable</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is enabled, the frames are dropped</td><td /></tr>
<tr><td /><td /><td /><td>by RED function will add the dropped numbers</td><td /></tr>
<tr><td /><td /><td /><td>(RED_PKT_DROP_CNTR) to the</td><td /></tr>
<tr><td /><td /><td /><td>TxFrameInDisc MIB counters in each egress</td><td /></tr>
<tr><td /><td /><td /><td>port.</td><td /></tr>
<tr><td /><td /><td /><td>1: Enable RED Dropped Numbers are added to</td><td /></tr>
<tr><td /><td /><td /><td>MIB Counter.</td><td /></tr>
<tr><td /><td /><td /><td>0: Disable RED Dropped Numbers are added to</td><td /></tr>
<tr><td /><td /><td /><td>MIB Counter.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8</td><td /></tr>
</table>
</div>

<div>
<p>RED_PROFILE_DEFAULT</p><p>Register Address: SPI Page 0x95, SPI Offset 0x10</p><p>Register Description: Default RED profile Register</p><p>Table 733: RED_PROFILE_DEFAULT</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:4</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>3:0</td><td>RED_PROFILE_DEFAULT</td><td>R/W</td><td>Default RED profile number.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>When RED_DEFAULT from CFP Action is set, the default RED profile number is used to select the RED profile. This override can be used for UDP streams as well as non-IP traffic that do not react to WRED.</td><td /></tr>
</table>
</div>

<div>
<p>RED_PROFILE_N</p><p>Register Address: SPI Page 0x95, SPI Offset 0x20</p><p>Register Description: RED profile N Register</p><p>Table 734: RED_PROFILE_N</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:26</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>25:22</td><td>RED_DROP_PROB</td><td>R/W</td><td>Drop Probability of RED profile.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Indicates drop probability compared to R (middle</td><td /></tr>
<tr><td /><td /><td /><td>8 bits from Random Number Generator). A lower</td><td /></tr>
<tr><td /><td /><td /><td>value configured in the RED_DROP_PROB will</td><td /></tr>
<tr><td /><td /><td /><td>result in a lower probability of packet drops when</td><td /></tr>
<tr><td /><td /><td /><td>a queue is congested.</td><td /></tr>
<tr><td>21:11</td><td>RED_MAX_THD</td><td>R/W</td><td>Maximum Threshold of RED profile.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A value that must be configured to be lower or</td><td /></tr>
<tr><td /><td /><td /><td>the same as the maximum depth of the queue</td><td /></tr>
<tr><td /><td /><td /><td>and higher than or equal to RED_MIN_THD</td><td /></tr>
<tr><td>10:0</td><td>RED_MIN_THD</td><td>R/W</td><td>Minimum Threshold of RED profile.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>A value that must be configured to be lower or</td><td /></tr>
<tr><td /><td /><td /><td>the same as the maximum depth of the queue</td><td /></tr>
<tr><td /><td /><td /><td>and RED_MAX_THD</td><td /></tr>
</table>
</div>

<div>
<p>RED_DROP_CNTR_RST</p><p>Register Address: SPI Page 0x95, SPI Offset 0x6c</p><p>Register Description: RED Drop Counter Reset Register</p><p>Table 735: RED_DROP_CNTR_RST</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>RED_DROP_CNTR_RST</td><td>R/W</td><td>1: Reset RED drop counter.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>0: Don't reset RED drop counter.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 5 - 0: Port 5 - Port 0.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 6: Reserved.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 7: Port 7.</td><td /></tr>
<tr><td /><td /><td /><td>Bit 8: Port 8.</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_RED_PKT_DROP_CNTR</p><p>Register Address: SPI Page 0x95, SPI Offset 0x70</p><p>Register Description: PORT N RED Packet Drop Counter Register</p><p>Table 736: PN_PORT_RED_PKT_DROP_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>RED_PKT_DROP_CNTR</td><td>R/W</td><td>Frames are dropped by RED function in this</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>egress port (Counted by Packets).</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_RED_PKT_DROP_CNTR</p><p>Register Address: SPI Page 0x95, SPI Offset 0x90</p><p>Register Description: PORT 8 RED Packet Drop Counter Register</p><p>Table 737: IMP_PORT_RED_PKT_DROP_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>RED_PKT_DROP_CNTR</td><td>R/W</td><td>Frames are dropped by RED function in this</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>egress port (Counted by Packets).</td><td /></tr>
</table>
</div>

<div>
<p>PN_PORT_RED_BYTE_DROP_CNTR</p><p>Register Address: SPI Page 0x95, SPI Offset 0xa0</p><p>Register Description: PORT N RED Byte Drop Counter Register</p><p>Table 738: PN_PORT_RED_BYTE_DROP_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>RED_BYTE_DROP_CNTR</td><td>R/W</td><td>Frames are dropped by RED function in this</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>egress port (Counted by Bytes).</td><td /></tr>
</table>
</div>

<div>
<p>IMP_PORT_RED_BYTE_DROP_CNTR</p><p>Register Address: SPI Page 0x95, SPI Offset 0xe0</p><p>Register Description: PORT 8 RED Byte Drop Counter Register</p><p>Table 739: IMP_PORT_RED_BYTE_DROP_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>63:0</td><td>RED_BYTE_DROP_CNTR</td><td>R/W</td><td>Frames are dropped by RED function in this</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>egress port (Counted by Bytes).</td><td /></tr>
</table>
</div>

<div>
<p>CFP_ACC</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x00</p><p>Register Description: CFP Access Registers</p><p>Table 741: CFP_ACC</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:28</td><td>RD_STS</td><td>R/W</td><td>Read Status.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field indicates the status of read operation.</td><td /></tr>
<tr><td /><td /><td /><td>1 means read data valid, 0 means read data not</td><td /></tr>
<tr><td /><td /><td /><td>yet valid. Hardware will auto clear this bit</td><td /></tr>
<tr><td /><td /><td /><td>whenever software read this register.</td><td /></tr>
<tr><td /><td /><td /><td>4'b1000: Statistic RAM</td><td /></tr>
<tr><td /><td /><td /><td>4'b0100: Rate Meter RAM</td><td /></tr>
<tr><td /><td /><td /><td>4'b0010: Action/policy RAM</td><td /></tr>
<tr><td /><td /><td /><td>4'b0001: TCAM</td><td /></tr>
<tr><td /><td /><td /><td>4'b0000: Not ready</td><td /></tr>
<tr><td /><td /><td /><td>Others: not allowed</td><td /></tr>
<tr><td>27</td><td>SERCH_STS</td><td>R/W</td><td>Search Status.</td><td>0</td></tr>
<tr><td /><td /><td /><td>This field indicates the status of search</td><td /></tr>
<tr><td /><td /><td /><td>operation.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware will set this bit whenever a valid</td><td /></tr>
<tr><td /><td /><td /><td>search content has been updated at the TCAM</td><td /></tr>
<tr><td /><td /><td /><td>data register 0-7, and the address has been</td><td /></tr>
<tr><td /><td /><td /><td>updated at the address bits of this register.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware will auto clear this bit whenever</td><td /></tr>
<tr><td /><td /><td /><td>software read this register.</td><td /></tr>
<tr><td /><td /><td /><td>After software read this bit as '1', software need</td><td /></tr>
<tr><td /><td /><td /><td>to read TCAM_DATA0_REG to</td><td /></tr>
<tr><td /><td /><td /><td>TCAM_DATA7_REG, and TCAM_MASK0_REG</td><td /></tr>
<tr><td /><td /><td /><td>to TCAM_MASK7_REG.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware uses the "read operation" of</td><td /></tr>
<tr><td /><td /><td /><td>TCAM_DATA7_REG as the signal of starting</td><td /></tr>
<tr><td /><td /><td /><td>search again, in this case, software need to be</td><td /></tr>
<tr><td /><td /><td /><td>carefully arrange the order of reading the TCAM</td><td /></tr>
<tr><td /><td /><td /><td>data and mask registers.</td><td /></tr>
<tr><td /><td /><td /><td>The TCAM_DATA7_REG need to the last one to</td><td /></tr>
<tr><td /><td /><td /><td>read, otherwise, the TCAM data or mask</td><td /></tr>
<tr><td /><td /><td /><td>registers might be overwritten by the next valid</td><td /></tr>
<tr><td /><td /><td /><td>entry.</td><td /></tr>
<tr><td>26:24</td><td>RESERVED_1</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>23:16</td><td>XCESS_ADDR</td><td>R/W</td><td>Access Address.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field indicates the address offset of the RAM</td><td /></tr>
<tr><td /><td /><td /><td>blocks for the operation.</td><td /></tr>
<tr><td /><td /><td /><td>For read and write operation, this is the target</td><td /></tr>
<tr><td /><td /><td /><td>address for the TCAM and RAM blocks.</td><td /></tr>
<tr><td /><td /><td /><td>For search operation, this is the initial search</td><td /></tr>
<tr><td /><td /><td /><td>address which set by the software.</td><td /></tr>
<tr><td /><td /><td /><td>This field contains the address of a valid content</td><td /></tr>
<tr><td /><td /><td /><td>when the search_status is set.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware finishes search operation whenever it</td><td /></tr>
<tr><td /><td /><td /><td>reaches the last entry of the TCAM.</td><td /></tr>
<tr><td>15</td><td>TCAM_RST</td><td>R/W</td><td>TCAM Reset.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Software set this bit to reset all the valid bit of all</td><td /></tr>
<tr><td /><td /><td /><td>entries of the TCAM. It is necessary that</td><td /></tr>
<tr><td /><td /><td /><td>software to perform TCAM reset before start to programming the TCAM, if software is not going to program all the entries in the TCAM.</td><td /></tr>
<tr><td /><td /><td /><td>Software can only reset the TCAM while CFP is in disable state, i.e., no any port is enabled to request CFP lookup. Software is not allowed to reset TCAM in the middle of CFP lookup. Hardware automatically clear this bit when the reset operation is done.</td><td /></tr>
<tr><td>14:10</td><td>RAM_SEL</td><td>R/W</td><td>RAM Selection.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>This field selects the target of the operation.</td><td /></tr>
<tr><td /><td /><td /><td>5'b1_1000: Red Statistic RAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b1_0000: Yellow Statistic RAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b0_1000: Green Statistic RAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b0_0100: Rate Meter RAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b0_0010: Action/policy RAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b0_0001: TCAM</td><td /></tr>
<tr><td /><td /><td /><td>5'b0_0000: no operation</td><td /></tr>
<tr><td /><td /><td /><td>others: not allowed</td><td /></tr>
<tr><td>9:6</td><td>RESERVED_0</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>5</td><td>KEY_0_1_RAW_ENC</td><td>R/W</td><td>Reserved</td><td>0</td></tr>
<tr><td>4</td><td>CFP_RAM_CLEAR</td><td>R/W</td><td>CFP RAM Clear</td><td>0</td></tr>
<tr><td /><td /><td /><td>When this bit is set, the CFP Action RAM, Rate</td><td /></tr>
<tr><td /><td /><td /><td>Meter, and Static counters will be clear. This bit</td><td /></tr>
<tr><td /><td /><td /><td>will be auto-cleared by hardware when the clear</td><td /></tr>
<tr><td /><td /><td /><td>is done.</td><td /></tr>
<tr><td>3:1</td><td>OP_SEL</td><td>R/W</td><td>Operational Select.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>3'b000: No op</td><td /></tr>
<tr><td /><td /><td /><td>3'b001: Read operation (for TCAM and RAM)</td><td /></tr>
<tr><td /><td /><td /><td>3'b010: Write operation (for TCAM and RAM)</td><td /></tr>
<tr><td /><td /><td /><td>3'b100: Search operation (for TCAM only)</td><td /></tr>
<tr><td /><td /><td /><td>others: reserved</td><td /></tr>
<tr><td>0</td><td>OP_STR_DONE</td><td>R/W</td><td>Operation Start.</td><td>0</td></tr>
<tr><td /><td /><td /><td>Software set this bit to start the operation after</td><td /></tr>
<tr><td /><td /><td /><td>having configured all the necessary operation related information to the registers.</td><td /></tr>
<tr><td /><td /><td /><td>Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done. For search operation, this bit is clear only when all the searches are done. For TCAM reset, software needn't to set this bit to start the reset.</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER_GLOBAL_CTL</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x04</p><p>Register Description: CFP RATE METER Global Control Registers</p><p>Table 742: RATE_METER_GLOBAL_CTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:3</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>2</td><td>RATE_REFRESH_EN</td><td>R/W</td><td>Rate Meter Refresh Enable.</td><td>0</td></tr>
<tr><td /><td /><td /><td>This field enables hardware for rate meter</td><td /></tr>
<tr><td /><td /><td /><td>refresh.</td><td /></tr>
<tr><td /><td /><td /><td>Software should set this bit after the rate meter</td><td /></tr>
<tr><td /><td /><td /><td>RAM has been</td><td /></tr>
<tr><td /><td /><td /><td>initialized, and software would like to start rate</td><td /></tr>
<tr><td /><td /><td /><td>meter refresh</td><td /></tr>
<tr><td /><td /><td /><td>(Global control).</td><td /></tr>
<tr><td>1:0</td><td>PKT_LEN_CORR</td><td>R/W</td><td>Packet Length Correction (Global control)</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: No packet length correction for the flow</td><td /></tr>
<tr><td /><td /><td /><td>meter computations</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: Add Preamble and SFD length (8 bytes)</td><td /></tr>
<tr><td /><td /><td /><td>to the packet length for the flow meter computations</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: Add IFG, Preamble, and SFD lengths (20 bytes) to the packet length for the flow meter computations</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Reserved (Not Allowed)</td><td /></tr>
</table>
</div>

<div>
<p>CFP_DATA</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x10</p><p>Register Description: CFP TCAM Data X Registers</p><p>Table 743: CFP_DATA</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>TCAM_DATA</td><td>R/W</td><td>TCAM Data.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The rule data (refer to slice format) to be read</td><td /></tr>
<tr><td /><td /><td /><td>from or write to the TCAM data.</td><td /></tr>
<tr><td /><td /><td /><td>Whenever the mask is enabled (1'b0) for the</td><td /></tr>
<tr><td /><td /><td /><td>corresponding key data, and then the read back</td><td /></tr>
<tr><td /><td /><td /><td>key data would be ignored.</td><td /></tr>
<tr><td /><td /><td /><td>Note that the bit [1:0] of this register are the valid</td><td /></tr>
<tr><td /><td /><td /><td>bits of the rule.</td><td /></tr>
<tr><td /><td /><td /><td>These two bits should be both '1' to validate this</td><td /></tr>
<tr><td /><td /><td /><td>entry.</td><td /></tr>
<tr><td /><td /><td /><td>The rule's LSB is in this register bit[2].</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA0[31:0] for tcam_data[31:0]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA1[31:0] for tcam_data[63:32]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA2[31:0] for tcam_data[95:64]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA3[31:0] for tcam_data[127:96]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA4[31:0] for tcam_data[159:128]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA5[31:0] for tcam_data[191:160]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA6[31:0] for tcam_data[223:192]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA7[31:0] for tcam_data[231:224]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_DATA7[31:8] for Reserved</td><td /></tr>
</table>
</div>

<div>
<p>CFP_MASK</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x30</p><p>Register Description: CFP TCAM Mask X Registers</p><p>Table 744: CFP_MASK</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>TCAM_MASK</td><td>R/W</td><td>TCAM Data.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The mask data to be read from or write to the</td><td /></tr>
<tr><td /><td /><td /><td>TCAM mask.</td><td /></tr>
<tr><td /><td /><td /><td>Note that the bit [1:0] of this register are the valid</td><td /></tr>
<tr><td /><td /><td /><td>bits of the rule.</td><td /></tr>
<tr><td /><td /><td /><td>These two bits should be both '1' to validate this</td><td /></tr>
<tr><td /><td /><td /><td>entry.</td><td /></tr>
<tr><td /><td /><td /><td>The mask's LSB is in this register bit[2].</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK0[31:0] for tcam_mask[31:0]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK1[31:0] for tcam_mask[63:32]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK2[31:0] for tcam_mask[95:64]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK3[31:0] for tcam_mask[127:96]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK4[31:0] for tcam_mask[159:128]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK5[24:0] for tcam_mask[185:160]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK6[31:0] for tcam_mask[223:192]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK7[31:0] for tcam_mask[231:224]</td><td /></tr>
<tr><td /><td /><td /><td>CFP_MASK7[31:8] for Reserved</td><td /></tr>
</table>
</div>

<div>
<p>ACT_POL_DATA0</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x50</p><p>Register Description: CFP Action/Policy Data 0 Registers</p><p>Table 745: ACT_POL_DATA0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:26</td><td>NEW_DSCP_IB</td><td>R/W</td><td>New_DSCP value.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>(In IPv4 header, this field is called TOS field, and</td><td /></tr>
<tr><td /><td /><td /><td>the IP checksum field needs to be updated</td><td /></tr>
<tr><td /><td /><td /><td>accordingly. In IPv6 header, this field is called</td><td /></tr>
<tr><td /><td /><td /><td>TrafficClass field, and there is no IP checksum to</td><td /></tr>
<tr><td /><td /><td /><td>be updated)</td><td /></tr>
<tr><td>25:24</td><td>CHANGE_FWRD_MAP_IB</td><td>R/W</td><td>It indicates whether to enforce new egress</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>direction for the matched packet.</td><td /></tr>
<tr><td /><td /><td /><td>00: No destination changes to the ARL derived destination.</td><td /></tr>
<tr><td /><td /><td /><td>01: Removing ARL destinations (port list) according to the DST_Map setting.</td><td /></tr>
<tr><td /><td /><td /><td>10: Replacing ARL derived destinations with the DST_Map derived dest.</td><td /></tr>
<tr><td /><td /><td /><td>11: Adding the DST_Map derived destinations to the ARL derived destinations.</td><td /></tr>
<tr><td>23:14</td><td>DST_MAP_IB</td><td>R/W</td><td>It indicates the port(s) to which the packet is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>forwarded or removed.</td><td /></tr>
<tr><td /><td /><td /><td>Bits [23:22]: reserved,</td><td /></tr>
<tr><td /><td /><td /><td>Bit [21]: port 8(IMP),</td><td /></tr>
<tr><td /><td /><td /><td>Bit [20]: port 7,</td><td /></tr>
<tr><td /><td /><td /><td>Bits [19:14]: port 5 - port 0.</td><td /></tr>
<tr><td>13</td><td>CHANGE_TC</td><td>R/W</td><td>It indicates whether to enforce new traffic class</td><td>0</td></tr>
<tr><td /><td /><td /><td>for the matched packet to be queue with the</td><td /></tr>
<tr><td /><td /><td /><td>corresponding COS at its egress Ethernet port(s)</td><td /></tr>
<tr><td /><td /><td /><td>(excluding IMP port) before being transmitted.</td><td /></tr>
<tr><td /><td /><td /><td>(To be used together with TC2COS mapping at</td><td /></tr>
<tr><td /><td /><td /><td>each egress port)</td><td /></tr>
<tr><td>12:10</td><td>NEW_TC</td><td>R/W</td><td>It indicates whether the packet is allowed to be</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>forwarded to the port it is originally received</td><td /></tr>
<tr><td /><td /><td /><td>from.</td><td /></tr>
<tr><td>9</td><td>LOOP_BK_EN</td><td>R/W</td><td>It indicates whether the packet is allowed to be</td><td>0</td></tr>
<tr><td /><td /><td /><td>forwarded to the port it is originally received</td><td /></tr>
<tr><td /><td /><td /><td>from.</td><td /></tr>
<tr><td>8:3</td><td>REASON_CODE</td><td>R/W</td><td>It indicates the reasons why the packet is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>forwarded to CPU, when the corresponding</td><td /></tr>
<tr><td /><td /><td /><td>Change_FWD action indicates packet</td><td /></tr>
<tr><td /><td /><td /><td>forwarding to CPU.</td><td /></tr>
<tr><td>2</td><td>STP_BYP</td><td>R/W</td><td>It indicates whether the CFP generated</td><td>0</td></tr>
<tr><td /><td /><td /><td>forwarding decision is subject to the STP port</td><td /></tr>
<tr><td /><td /><td /><td>state based filing.</td><td /></tr>
<tr><td>1</td><td>EAP_BYP</td><td>R/W</td><td>It indicates whether the CFP generated</td><td>0</td></tr>
<tr><td /><td /><td /><td>forwarding decision is subject to the 802.1x EAP</td><td /></tr>
<tr><td /><td /><td /><td>port state based filing.</td><td /></tr>
<tr><td>0</td><td>VLAN_BYP</td><td>R/W</td><td>It indicates whether the CFP generated</td><td>0</td></tr>
<tr><td /><td /><td /><td>forwarding decision is subject to the VLAN based</td><td /></tr>
<tr><td /><td /><td /><td>filing.</td><td /></tr>
</table>
</div>

<div>
<p>ACT_POL_DATA1</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x54</p><p>Register Description: CFP Action/Policy Data 1 Registers</p><p>Table 746: ACT_POL_DATA1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31</td><td>RED_DEFAULT</td><td>R/W</td><td>It indicates whether to use RED/WRED default</td><td>0</td></tr>
<tr><td /><td /><td /><td>profile.</td><td /></tr>
<tr><td /><td /><td /><td>Set 1'b1 to use RED default profile. The default</td><td /></tr>
<tr><td /><td /><td /><td>profile, RED_PROFILE_DEFAULT, is configured</td><td /></tr>
<tr><td /><td /><td /><td>at page 0x95, offset 0x10.</td><td /></tr>
<tr><td>30:29</td><td>NEW_COLOR</td><td>R/W</td><td>New color value to replace original flow-policer</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>input color.</td><td /></tr>
<tr><td /><td /><td /><td>00: Green</td><td /></tr>
<tr><td /><td /><td /><td>01: Yellow</td><td /></tr>
<tr><td /><td /><td /><td>10: Red</td><td /></tr>
<tr><td /><td /><td /><td>11: Reserved</td><td /></tr>
<tr><td>28</td><td>CHANGE_COLOR</td><td>R/W</td><td>It indicates whether to modify the flow-policer</td><td>0</td></tr>
<tr><td /><td /><td /><td>input color.</td><td /></tr>
<tr><td /><td /><td /><td>Set 1'b1 to change color.</td><td /></tr>
<tr><td>27:20</td><td>CHAIN_ID</td><td>R/W</td><td>If it is the result of Slice 0 chained search.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>it indicates the ChainID to be used as part of</td><td /></tr>
<tr><td /><td /><td /><td>Chain slice key. 0x00 indicates no valid ChainID.</td><td /></tr>
<tr><td /><td /><td /><td>Otherwise, it indicates the Classification ID if the</td><td /></tr>
<tr><td /><td /><td /><td>packet needs to be forwarded to CPU. 0x00</td><td /></tr>
<tr><td /><td /><td /><td>indicates no valid Classification ID</td><td /></tr>
<tr><td>19</td><td>CHANGE_DSCP_OB</td><td>R/W</td><td>It indicates whether to modify the IP DSCP field</td><td>0</td></tr>
<tr><td /><td /><td /><td>of the matched packet based on the New_DSCP</td><td /></tr>
<tr><td /><td /><td /><td>value.</td><td /></tr>
<tr><td>18:13</td><td>NEW_DSCP_OB</td><td>R/W</td><td>New_DSCP value.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>(In IPv4 header, this field is called TOS field, and</td><td /></tr>
<tr><td /><td /><td /><td>the IP checksum field needs to be updated</td><td /></tr>
<tr><td /><td /><td /><td>accordingly. In IPv6 header, this field is called</td><td /></tr>
<tr><td /><td /><td /><td>TrafficClass field, and there is no IP checksum to</td><td /></tr>
<tr><td /><td /><td /><td>be updated)</td><td /></tr>
<tr><td>12:11</td><td>CHANGE_FWRD_MAP_OB</td><td>R/W</td><td>It indicates whether to enforce new egress</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>direction for the matched packet.</td><td /></tr>
<tr><td /><td /><td /><td>00: No destination changes to the ARL derived</td><td /></tr>
<tr><td /><td /><td /><td>destination.</td><td /></tr>
<tr><td /><td /><td /><td>01: Removing ARL destinations (portmap)</td><td /></tr>
<tr><td /><td /><td /><td>according to the DST_Map setting.</td><td /></tr>
<tr><td /><td /><td /><td>10: Replacing ARL derived destinations with the</td><td /></tr>
<tr><td /><td /><td /><td>DST_Map derived dest.</td><td /></tr>
<tr><td /><td /><td /><td>11: Adding the DST_Map derived destinations to</td><td /></tr>
<tr><td /><td /><td /><td>the ARL derived destinations.</td><td /></tr>
<tr><td>10:1</td><td>DST_MAP_OB</td><td>R/W</td><td>It indicates the port(s) to which the packet is</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>forwarded or removed.</td><td /></tr>
<tr><td /><td /><td /><td>Bits [10:9]: reserved,</td><td /></tr>
<tr><td /><td /><td /><td>Bit [8]: port 8(IMP),</td><td /></tr>
<tr><td /><td /><td /><td>Bit [7]: port 7,</td><td /></tr>
<tr><td /><td /><td /><td>Bits [6:1]: port 5 - port 0.</td><td /></tr>
<tr><td>0</td><td>CHANGE_DSCP_IB</td><td>R/W</td><td>packet based on the New_DSCP value.</td><td>0</td></tr>
</table>
</div>

<div>
<p>ACT_POL_DATA2</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x58</p><p>Register Description: CFP Action/Policy Data 2 Registers</p><p>Table 747: ACT_POL_DATA2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:8</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>7</td><td>DEI_RMK_DISABLE</td><td>R/W</td><td>It indicates whether the DEI field in the S-TAG</td><td>0</td></tr>
<tr><td /><td /><td /><td>should be remarked at the egress port if the per-</td><td /></tr>
<tr><td /><td /><td /><td>port DEI remarking (DEI_RMK_EN) is enabled.</td><td /></tr>
<tr><td /><td /><td /><td>If set, this per-flow configuration disables the DEI</td><td /></tr>
<tr><td /><td /><td /><td>remarking (DEI_RMK_EN) only.</td><td /></tr>
<tr><td /><td /><td /><td>Note: If the DEI field in the S-TAG is enabled by</td><td /></tr>
<tr><td /><td /><td /><td>CFI_RMK_EN (Legacy application), the</td><td /></tr>
<tr><td /><td /><td /><td>DEI_RMK_DISABLE can't disable it.</td><td /></tr>
<tr><td>6</td><td>CPCP_RMK_DISABLE</td><td>R/W</td><td>It indicates whether the PCP field in the C-TAG</td><td>0</td></tr>
<tr><td /><td /><td /><td>should be remarked at the egress port if the per-</td><td /></tr>
<tr><td /><td /><td /><td>port PCP remarking (PCP_RMK_EN or C_</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN) is enabled.</td><td /></tr>
<tr><td /><td /><td /><td>If set, this per-flow configuration disables</td><td /></tr>
<tr><td /><td /><td /><td>remarking of PCP field of C-TAG in the packet</td><td /></tr>
<tr><td /><td /><td /><td>even when the per-port (PCP_RMK_EN or C_</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN) configuration bit is enabled.</td><td /></tr>
<tr><td>5</td><td>SPCP_RMK_DISABLE</td><td>R/W</td><td>It indicates whether the PCP field in the S-TAG</td><td>0</td></tr>
<tr><td /><td /><td /><td>should be remarked at the egress port if the per-</td><td /></tr>
<tr><td /><td /><td /><td>port PCP remarking (PCP_RMK_EN or S_</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN) is enabled.</td><td /></tr>
<tr><td /><td /><td /><td>If set, this per-flow configuration disables</td><td /></tr>
<tr><td /><td /><td /><td>remarking of PCP field of S-TAG in the packet</td><td /></tr>
<tr><td /><td /><td /><td>even when the per-port (PCP_RMK_EN or S_</td><td /></tr>
<tr><td /><td /><td /><td>PCP_RMK_EN) configuration bit is enabled.</td><td /></tr>
<tr><td>4:2</td><td>NEW_TC_O</td><td>R/W</td><td>If the Change_TC_O action is chosen for a</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>packet matching the CFP rule, then this field</td><td /></tr>
<tr><td /><td /><td /><td>indicates the new Traffic Class to be used for</td><td /></tr>
<tr><td /><td /><td /><td>determining the PCP and DEI of a packet after it</td><td /></tr>
<tr><td /><td /><td /><td>is scheduled for transmission on an Egress</td><td /></tr>
<tr><td /><td /><td /><td>Ethernet or an IMP port.</td><td /></tr>
<tr><td>1</td><td>CHANGE_TC_O</td><td>R/W</td><td>It indicates whether save the new traffic class</td><td>0</td></tr>
<tr><td /><td /><td /><td>(New_TC_O) for the matched packet to be</td><td /></tr>
<tr><td /><td /><td /><td>saved in the queue at its egress Ethernet port(s)</td><td /></tr>
<tr><td /><td /><td /><td>instead of the TC that was used for determining</td><td /></tr>
<tr><td /><td /><td /><td>the packets color, COS, and RED/WRED profile.</td><td /></tr>
<tr><td /><td /><td /><td>The saved TC_O in the packet is used for</td><td /></tr>
<tr><td /><td /><td /><td>optionally re-mark a packet's PCP and DEI</td><td /></tr>
<tr><td /><td /><td /><td>before it is transmitted.</td><td /></tr>
<tr><td>0</td><td>MAC_LIMIT_BYPASS</td><td>R/W</td><td>If the MAC Address Limit feature is enabled on a 0</td></tr>
<tr><td /><td /><td /><td>port and the OVER_LIMIT_ACTIONS is set to 1,</td><td /></tr>
<tr><td /><td /><td /><td>then the MAC_Limit_Bypass action will override</td><td /></tr>
<tr><td /><td /><td /><td>the drop decision because of the MAC address limit.</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER0</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x60</p><p>Register Description: CFP RATE METER DATA 0 Registers</p><p>Table 748: RATE_METER0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:5</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>4:3</td><td>POLICER_MODE</td><td>R/W</td><td>Policer Mode Selection</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>2'b00: RFC2698 Mode.</td><td /></tr>
<tr><td /><td /><td /><td>Indicates that the Policer is compliant with</td><td /></tr>
<tr><td /><td /><td /><td>RFC2698</td><td /></tr>
<tr><td /><td /><td /><td>2'b01: RFC4115 Mode.</td><td /></tr>
<tr><td /><td /><td /><td>Indicates that the Policer is compliant with</td><td /></tr>
<tr><td /><td /><td /><td>RFC4115</td><td /></tr>
<tr><td /><td /><td /><td>2'b10: MEF Mode.</td><td /></tr>
<tr><td /><td /><td /><td>Indicates that the Policer is compliant with MEF</td><td /></tr>
<tr><td /><td /><td /><td>(MEF6.1, 10.2) and, as a special case, that the</td><td /></tr>
<tr><td /><td /><td /><td>Policer is also compliant with RFC2697 when</td><td /></tr>
<tr><td /><td /><td /><td>EIR = 0 and CF = 1</td><td /></tr>
<tr><td /><td /><td /><td>2'b11: Disable mode.</td><td /></tr>
<tr><td /><td /><td /><td>In this mode the metering function is disabled</td><td /></tr>
<tr><td /><td /><td /><td>and the traffic is not subjected to any metering.</td><td /></tr>
<tr><td /><td /><td /><td>The color of a disabled flow is marked Green by</td><td /></tr>
<tr><td /><td /><td /><td>the Flow Policer function.</td><td /></tr>
<tr><td>2</td><td>CF</td><td>R/W</td><td>Coupling_Flag</td><td>0</td></tr>
<tr><td /><td /><td /><td>When the Policer_Mode is MEF, this bit indicates</td><td /></tr>
<tr><td /><td /><td /><td>the Coupling Flag described in MEF6.1 and</td><td /></tr>
<tr><td /><td /><td /><td>MEF10.2.</td><td /></tr>
<tr><td /><td /><td /><td>When the bit is set, tokens added to cirTokenBucket are diverted to eirTokenBucket when cirTokenBucket is full. dropped. When the PolicerMode is not MEF, this bit is ignored.</td><td /></tr>
<tr><td>1</td><td>POLICER_ACTION</td><td>R/W</td><td>When the Policer_Mode is neither MEF nor</td><td>0</td></tr>
<tr><td /><td /><td /><td>Disable, this bit indicates the action to be taken</td><td /></tr>
<tr><td /><td /><td /><td>for packets that will be marked Red by the</td><td /></tr>
<tr><td /><td /><td /><td>Policer Algorithm in either the color-aware or the</td><td /></tr>
<tr><td /><td /><td /><td>color-blind mode. Otherwise, when the</td><td /></tr>
<tr><td /><td /><td /><td>Policer_Mode is MEF or Disable, this bit is</td><td /></tr>
<tr><td /><td /><td /><td>ignored.</td><td /></tr>
<tr><td /><td /><td /><td>This bit is used to select the *_IB or *_OB in CFP</td><td /></tr>
<tr><td /><td /><td /><td>Action Table when GREEN, YELLOW or RED</td><td /></tr>
<tr><td /><td /><td /><td>packet marked by Policer.</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is 0,</td><td /></tr>
<tr><td /><td /><td /><td>GREEN packets: the *_IB actions in the CFP</td><td /></tr>
<tr><td /><td /><td /><td>Action Table are taken</td><td /></tr>
<tr><td /><td /><td /><td>YELLOW packets: the *_OB actions are in the</td><td /></tr>
<tr><td /><td /><td /><td>CFP Action Table are taken</td><td /></tr>
<tr><td /><td /><td /><td>RED packets: dropped</td><td /></tr>
<tr><td /><td /><td /><td>When this bit is 1,</td><td /></tr>
<tr><td /><td /><td /><td>GREEN packets: the *_IB actions in the CFP</td><td /></tr>
<tr><td /><td /><td /><td>Action Table are taken</td><td /></tr>
<tr><td /><td /><td /><td>YELLOW packets: the *_OB actions are in the</td><td /></tr>
<tr><td /><td /><td /><td>CFP Action Table are taken</td><td /></tr>
<tr><td /><td /><td /><td>RED packets: the *_OB actions are in the CFP</td><td /></tr>
<tr><td /><td /><td /><td>Action Table are taken. RED/WRED profile for</td><td /></tr>
<tr><td /><td /><td /><td>Yellow packets are used.</td><td /></tr>
<tr><td>0</td><td>CM</td><td>R/W</td><td>Color Mode Selection</td><td>0</td></tr>
<tr><td /><td /><td /><td>0: Color-Aware Mode Selected</td><td /></tr>
<tr><td /><td /><td /><td>1: Color-Blind Mode Selected.</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER1</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x64</p><p>Register Description: CFP RATE METER DATA 1 Registers</p><p>Table 749: RATE_METER1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:23</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>22:0</td><td>EIR_TK_BKT</td><td>R/W</td><td>EIR Token Bucket</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The cumulative Peak/excess token bucket in bits.</td><td /></tr>
<tr><td /><td /><td /><td>Note: Excess or Peak (depending on the RFC selected in Policer Mode)</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER2</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x68</p><p>Register Description: CFP RATE METER DATA 2 Registers</p><p>Table 750: RATE_METER2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:20</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>19:0</td><td>EIR_BKT_SIZE</td><td>R/W</td><td>EIR Token Limit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Excess or Peak Burst Size in bytes. The maximum value/depth of EIR Token Bucket Note: Excess or Peak (depending on the RFC selected in Policer Mode)</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER3</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x6c</p><p>Register Description: CFP RATE METER DATA 3 Registers</p><p>Table 751: RATE_METER3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:19</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>18:0</td><td>EIR_REF_CNT</td><td>R/W</td><td>EIR Meter Rate</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Information Rate in bits, amount by which EIR Token Bucket is increased each unit of time (250 us)</td><td /></tr>
<tr><td /><td /><td /><td>Support Max rate = 2 Gb/s.</td><td /></tr>
<tr><td /><td /><td /><td>Note: Excess or Peak (depending on the RFC selected in Policer Mode)</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER4</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x70</p><p>Register Description: CFP RATE METER DATA 4 Registers</p><p>Table 752: RATE_METER4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:23</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>22:0</td><td>CIR_TK_BKT</td><td>R/W</td><td>CIR Token Bucket</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>The cumulative committed token bucket</td><td /></tr>
<tr><td /><td /><td /><td>maintained by hardware in bits</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER5</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x74</p><p>Register Description: CFP RATE METER DATA 5 Registers</p><p>Table 753: RATE_METER5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:20</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>19:0</td><td>CIR_BKT_SIZE</td><td>R/W</td><td>CIR Token Limit</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Committed Burst Size in bytes.</td><td /></tr>
<tr><td /><td /><td /><td>The maximum value/depth of cirTokenBucket</td><td /></tr>
</table>
</div>

<div>
<p>RATE_METER6</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x78</p><p>Register Description: CFP RATE METER DATA 6 Registers</p><p>Table 754: RATE_METER6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:19</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>18:0</td><td>CIR_REF_CNT</td><td>R/W</td><td>CIR Meter Rate</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Committed Information Rate in bits.</td><td /></tr>
<tr><td /><td /><td /><td>Amount by which CIR Token Bucket is increased each unit of time(250 us).</td><td /></tr>
<tr><td /><td /><td /><td>Support Max rate =2 Gb/s.</td><td /></tr>
</table>
</div>

<div>
<p>TC2COLOR</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x7c</p><p>Register Description: TC to COLOR Mapping Registers</p><p>Table 755: TC2COLOR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:11</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>10:9</td><td>TC2COLOR_MAP_COLOR</td><td>R/W</td><td>Specify COLOR of TC2COLOR MAP according 0x0</td></tr>
<tr><td /><td /><td /><td>to ING_PORT/TC/DEI value</td><td /></tr>
<tr><td /><td /><td /><td>00: Green</td><td /></tr>
<tr><td /><td /><td /><td>01: Yellow</td><td /></tr>
<tr><td /><td /><td /><td>10: Red</td><td /></tr>
<tr><td /><td /><td /><td>11: Reserved</td><td /></tr>
<tr><td>8</td><td>TC2COLOR_MAP_DEI</td><td>R/W</td><td>Specify DEI value of TC2COLOR MAP table</td><td>0</td></tr>
<tr><td>7:5</td><td>TC2COLOR_MAP_TC</td><td>R/W</td><td>Specify TC value of TC2COLOR MAP table</td><td>0x0</td></tr>
<tr><td>4:1</td><td>TC2COLOR_MAP_ING_PORT</td><td>R/W</td><td>Specify Ingress Port number of TC2COLOR</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>MAP table</td><td /></tr>
<tr><td>0</td><td>TC2COLOR_MAP_RW</td><td>R/W</td><td>TC2COLOR Table Read/Write Access</td><td>0</td></tr>
<tr><td /><td /><td /><td>1: Write TC2COLOR MAP register</td><td /></tr>
<tr><td /><td /><td /><td>0: Read TC2COLOR MAP register</td><td /></tr>
</table>
</div>

<div>
<p>STAT_GREEN_CNTR</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x80</p><p>Register Description: Policer Green color statistic counter</p><p>Table 756: STAT_GREEN_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>GREEN_CNTR</td><td>R/W</td><td>This field contains the data to read from or write 0x0</td></tr>
<tr><td /><td /><td /><td>to the GREEN counter of Policer statistic RAM.</td><td /></tr>
</table>
</div>

<div>
<p>STAT_YELLOW_CNTR</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x84</p><p>Register Description: Policer Yellow color statistic counter</p><p>Table 757: STAT_YELLOW_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>YELLOW_CNTR</td><td>R/W</td><td>This field contains the data to read from or write 0x0</td></tr>
<tr><td /><td /><td /><td>to the Yellow counter of Policer statistic RAM.</td><td /></tr>
</table>
</div>

<div>
<p>STAT_RED_CNTR</p><p>Register Address: SPI Page 0xa0, SPI Offset 0x88</p><p>Register Description: Policer RED color statistic counter</p><p>Table 758: STAT_RED_CNTR</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>31:0</td><td>RED_CNTR</td><td>R/W</td><td>This field contains the data to read from or write 0x0</td></tr>
<tr><td /><td /><td /><td>to the RED counter of Policer statistic RAM.</td><td /></tr>
</table>
</div>

<div>
<p>CFP_CTL_REG</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x00</p><p>Register Description: CFP Control Registers</p><p>Table 760: CFP_CTL_REG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>15:9</td><td>RESERVED</td><td>R/W</td><td>Reserved</td><td>0x0</td></tr>
<tr><td>8:0</td><td>CFP_EN_MAP</td><td>R/W</td><td>The bitmap to enable CFP function. When set to 0x0</td></tr>
<tr><td /><td /><td /><td>one, the corresponding port CFP feature is</td><td /></tr>
<tr><td /><td /><td /><td>enabled.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_0_A_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x10</p><p>Register Description: UDFs of slice 0 for IPv4 packet Registers</p><p>Table 761: UDF_0_A_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_0_A_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_1_A_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x20</p><p>Register Description: UDFs of slice 1 for IPv4 packet Registers</p><p>Table 762: UDF_1_A_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_1_A_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_2_A_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x30</p><p>Register Description: UDFs of slice 2 for IPv4 packet Registers</p><p>Table 763: UDF_2_A_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_2_A_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_0_B_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x40</p><p>Register Description: UDFs of slice 0 for IPv6 packet Registers</p><p>Table 764: UDF_0_B_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_0_B_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_1_B_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x50</p><p>Register Description: UDFs of slice 1 for IPv6 Registers</p><p>Table 765: UDF_1_B_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_1_B_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_2_B_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x60</p><p>Register Description: UDFs of slice 2 for IPv6 Registers</p><p>Table 766: UDF_2_B_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_2_B_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_0_C_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x70</p><p>Register Description: UDFs of slice 0 for none-IP Registers</p><p>Table 767: UDF_0_C_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_0_C_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_1_C_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x80</p><p>Register Description: UDFs of slice 1 for none-IP Registers</p><p>Table 768: UDF_1_C_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_1_C_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_2_C_0_8</p><p>Register Address: SPI Page 0xa1, SPI Offset 0x90</p><p>Register Description: UDFs of slice 2 for none-IP Registers</p><p>Table 769: UDF_2_C_0_8</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_1_C_0_8</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>UDF_0_D_0_11</p><p>Register Address: SPI Page 0xa1, SPI Offset 0xa0</p><p>Register Description: UDFs for IPv6 Chain Rule Registers</p><p>Table 770: UDF_0_D_0_11</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>CFG_UDF_0_D_0_11</td><td>R/W</td><td>UDF Configuration</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>Each byte of this field represents the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of each UDF_n_X[N], where n =</td><td /></tr>
<tr><td /><td /><td /><td>0,1,2;</td><td /></tr>
<tr><td /><td /><td /><td>X = A,B,C,D and [N] = 0-11. The configuration of</td><td /></tr>
<tr><td /><td /><td /><td>UDF_n_X0 is in the lowest byte and the</td><td /></tr>
<tr><td /><td /><td /><td>configuration of UDF_n_X1 is in the second</td><td /></tr>
<tr><td /><td /><td /><td>lowest byte and so on.</td><td /></tr>
<tr><td /><td /><td /><td>Following are the UDF definition.</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_A0,.......,UDF_n_A8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv4 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_B0,.......,UDF_n_B8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_C0,.......,UDF_n_C8: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by Non-IP packets for Slice n.(n = 0,1 or 2)</td><td /></tr>
<tr><td /><td /><td /><td>.UDF_n_D0,.......,UDF_n_D11: These UDFs are</td><td /></tr>
<tr><td /><td /><td /><td>used by IPv6 packet for the Chain Slice.</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][7:5]: the offset base</td><td /></tr>
<tr><td /><td /><td /><td>000: Start of frame;</td><td /></tr>
<tr><td /><td /><td /><td>010: End of L2;</td><td /></tr>
<tr><td /><td /><td /><td>011: End of L3;</td><td /></tr>
<tr><td /><td /><td /><td>Others: Reserved</td><td /></tr>
<tr><td /><td /><td /><td>Cfg_UDF_n_X[N][4:0]: the offset=N indicate the</td><td /></tr>
<tr><td /><td /><td /><td>UDF starts from the location 2N bytes after the</td><td /></tr>
<tr><td /><td /><td /><td>location implied by the offset base.</td><td /></tr>
</table>
</div>

<div>
<p>SPIDIO0</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf0</p><p>Register Description: SPI Data I/O Register 0</p><p>Table 772: SPIDIO0</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 0</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO1</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf1</p><p>Register Description: SPI Data I/O Register 1</p><p>Table 773: SPIDIO1</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 1</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO2</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf2</p><p>Register Description: SPI Data I/O Register 2</p><p>Table 774: SPIDIO2</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 2</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO3</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf3</p><p>Register Description: SPI Data I/O Register 3</p><p>Table 775: SPIDIO3</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 3</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO4</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf4</p><p>Register Description: SPI Data I/O Register 4</p><p>Table 776: SPIDIO4</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 4</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO5</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf5</p><p>Register Description: SPI Data I/O Register 5</p><p>Table 777: SPIDIO5</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 5</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO6</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf6</p><p>Register Description: SPI Data I/O Register 6</p><p>Table 778: SPIDIO6</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 6</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPIDIO7</p><p>Register Address: SPI Page 0xff, SPI Offset 0xf7</p><p>Register Description: SPI Data I/O Register 7</p><p>Table 779: SPIDIO7</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>SPI Data I/O 7</td><td>0x0</td></tr>
</table>
</div>

<div>
<p>SPICTL</p><p>Register Address: SPI Page 0xff, SPI Offset 0xfd</p><p>Register Description: SPI Control Register</p><p>Table 780: SPICTL</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>SPICTL</td><td>R/W</td><td>SPI control information.</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit 7: (SPIF) SPI</td><td>R/W</td><td>Complete Flag</td><td /></tr>
<tr><td /><td /><td /><td>bit 6: (WCOL) SPI Write Collision</td><td /></tr>
<tr><td /><td /><td /><td>bit 5: (RACK) SPI read data ready ack (self-</td><td /></tr>
<tr><td /><td /><td /><td>clearing)</td><td /></tr>
<tr><td /><td /><td /><td>bit 4: (MODF) SPI Mode Fault Flag</td><td /></tr>
<tr><td /><td /><td /><td>bit 3: ( ) None defined</td><td /></tr>
<tr><td /><td /><td /><td>bit 2: (SHDT) Short Data Bytes</td><td /></tr>
<tr><td /><td /><td /><td>bit 1: (TXRDY) SMP Tx Ready Flag - should</td><td /></tr>
<tr><td /><td /><td /><td>check it every 8 bytes</td><td /></tr>
<tr><td /><td /><td /><td>bit 0: (RXRDY) SMP Rx Ready Flag - should</td><td /></tr>
<tr><td /><td /><td /><td>check it every 8 bytes</td><td /></tr>
</table>
</div>

<div>
<p>SPISTS</p><p>Register Address: SPI Page 0xff, SPI Offset 0xfe</p><p>Register Description: SPI Status Register</p><p>Table 781: SPISTS</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>bit[7](SPIF): SPI Read/Write Complete Flag</td><td>0x0</td></tr>
<tr><td /><td /><td /><td>bit[6](RESERVED_1): Reserved</td><td /></tr>
<tr><td /><td /><td /><td>bit[5](RACK): SPI Read Data Ready</td><td /></tr>
<tr><td /><td /><td /><td>Acknowledgement (self-cleaning)</td><td /></tr>
<tr><td /><td /><td /><td>bit[4:0](RESERVED_0): Reserved</td><td /></tr>
</table>
</div>

<div>
<p>PAGEREG</p><p>Register Address: SPI Page 0xff, SPI Offset 0xff</p><p>Register Description: PAGE Control Register</p><p>Table 782: PAGEREG</p>
<table>
<tr><td>Bits</td><td>Name</td><td>R/W</td><td>Description</td><td>Default</td></tr>
<tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>Next Page</td><td>0x0</td></tr>
</table>
</div>

</body>
</html>
