-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "06/22/2021 13:18:13"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	outCLK1 : OUT std_logic;
	clk : IN std_logic;
	outCLK0 : OUT std_logic;
	outCLK2 : OUT std_logic;
	outCLK3 : OUT std_logic;
	outMIR0K : OUT std_logic;
	outEN1 : OUT std_logic;
	outEN2 : OUT std_logic;
	hsync : OUT std_logic;
	vsync : OUT std_logic;
	red : OUT std_logic;
	green : OUT std_logic;
	blue : OUT std_logic;
	outA : OUT std_logic_vector(15 DOWNTO 0);
	\outA_\ : OUT std_logic_vector(15 DOWNTO 0);
	outB : OUT std_logic_vector(15 DOWNTO 0);
	outC : OUT std_logic_vector(15 DOWNTO 0);
	outIR : OUT std_logic_vector(15 DOWNTO 0);
	outMIR0A : OUT std_logic_vector(5 DOWNTO 0);
	outMIR0B : OUT std_logic_vector(4 DOWNTO 0);
	outMIR0T : OUT std_logic_vector(6 DOWNTO 0);
	outMIR1ALU : OUT std_logic_vector(3 DOWNTO 0);
	outMIR1SH : OUT std_logic_vector(1 DOWNTO 0);
	outMIR2C : OUT std_logic_vector(5 DOWNTO 0);
	outP : OUT std_logic_vector(15 DOWNTO 0);
	outPC : OUT std_logic_vector(11 DOWNTO 0);
	outSH : OUT std_logic_vector(15 DOWNTO 0)
	);
END CPU;

-- Design Ports Information
-- hsync	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- red	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- green	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- blue	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outCLK1	=>  Location: LCCOMB_X39_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outCLK0	=>  Location: LCCOMB_X36_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
-- outCLK2	=>  Location: LCCOMB_X37_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
-- outCLK3	=>  Location: LCCOMB_X28_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0K	=>  Location: LCCOMB_X34_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
-- outEN1	=>  Location: LCCOMB_X37_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
-- outEN2	=>  Location: LCCOMB_X37_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[15]	=>  Location: LCCOMB_X41_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[14]	=>  Location: LCCOMB_X37_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[13]	=>  Location: LCCOMB_X39_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
-- outA[12]	=>  Location: LCCOMB_X41_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[11]	=>  Location: LCCOMB_X41_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[10]	=>  Location: LCCOMB_X34_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
-- outA[9]	=>  Location: LCCOMB_X39_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
-- outA[8]	=>  Location: LCCOMB_X40_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[7]	=>  Location: LCCOMB_X39_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
-- outA[6]	=>  Location: LCCOMB_X39_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
-- outA[5]	=>  Location: LCCOMB_X28_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
-- outA[4]	=>  Location: LCCOMB_X28_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
-- outA[3]	=>  Location: LCCOMB_X28_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
-- outA[2]	=>  Location: LCCOMB_X28_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
-- outA[1]	=>  Location: LCCOMB_X37_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA[0]	=>  Location: LCCOMB_X28_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
-- outA_[15]	=>  Location: LCCOMB_X28_Y20_N12,	 I/O Standard: None,	 Current Strength: Default
-- outA_[14]	=>  Location: LCCOMB_X28_Y20_N14,	 I/O Standard: None,	 Current Strength: Default
-- outA_[13]	=>  Location: LCCOMB_X28_Y20_N16,	 I/O Standard: None,	 Current Strength: Default
-- outA_[12]	=>  Location: LCCOMB_X28_Y20_N18,	 I/O Standard: None,	 Current Strength: Default
-- outA_[11]	=>  Location: LCCOMB_X28_Y20_N20,	 I/O Standard: None,	 Current Strength: Default
-- outA_[10]	=>  Location: LCCOMB_X28_Y20_N22,	 I/O Standard: None,	 Current Strength: Default
-- outA_[9]	=>  Location: LCCOMB_X28_Y20_N24,	 I/O Standard: None,	 Current Strength: Default
-- outA_[8]	=>  Location: LCCOMB_X28_Y20_N26,	 I/O Standard: None,	 Current Strength: Default
-- outA_[7]	=>  Location: LCCOMB_X28_Y20_N28,	 I/O Standard: None,	 Current Strength: Default
-- outA_[6]	=>  Location: LCCOMB_X35_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outA_[5]	=>  Location: LCCOMB_X34_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
-- outA_[4]	=>  Location: LCCOMB_X34_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
-- outA_[3]	=>  Location: LCCOMB_X34_Y19_N8,	 I/O Standard: None,	 Current Strength: Default
-- outA_[2]	=>  Location: LCCOMB_X34_Y19_N10,	 I/O Standard: None,	 Current Strength: Default
-- outA_[1]	=>  Location: LCCOMB_X34_Y19_N12,	 I/O Standard: None,	 Current Strength: Default
-- outA_[0]	=>  Location: LCCOMB_X38_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[15]	=>  Location: LCCOMB_X34_Y19_N14,	 I/O Standard: None,	 Current Strength: Default
-- outB[14]	=>  Location: LCCOMB_X36_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[13]	=>  Location: LCCOMB_X34_Y19_N16,	 I/O Standard: None,	 Current Strength: Default
-- outB[12]	=>  Location: LCCOMB_X40_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[11]	=>  Location: LCCOMB_X34_Y19_N18,	 I/O Standard: None,	 Current Strength: Default
-- outB[10]	=>  Location: LCCOMB_X41_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
-- outB[9]	=>  Location: LCCOMB_X39_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[8]	=>  Location: LCCOMB_X41_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[7]	=>  Location: LCCOMB_X34_Y19_N20,	 I/O Standard: None,	 Current Strength: Default
-- outB[6]	=>  Location: LCCOMB_X38_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[5]	=>  Location: LCCOMB_X38_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
-- outB[4]	=>  Location: LCCOMB_X36_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
-- outB[3]	=>  Location: LCCOMB_X36_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
-- outB[2]	=>  Location: LCCOMB_X38_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
-- outB[1]	=>  Location: LCCOMB_X36_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
-- outB[0]	=>  Location: LCCOMB_X41_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
-- outC[15]	=>  Location: LCCOMB_X36_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
-- outC[14]	=>  Location: LCCOMB_X36_Y18_N6,	 I/O Standard: None,	 Current Strength: Default
-- outC[13]	=>  Location: LCCOMB_X36_Y18_N8,	 I/O Standard: None,	 Current Strength: Default
-- outC[12]	=>  Location: LCCOMB_X34_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[11]	=>  Location: LCCOMB_X36_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[10]	=>  Location: LCCOMB_X36_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
-- outC[9]	=>  Location: LCCOMB_X35_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[8]	=>  Location: LCCOMB_X36_Y18_N12,	 I/O Standard: None,	 Current Strength: Default
-- outC[7]	=>  Location: LCCOMB_X34_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
-- outC[6]	=>  Location: LCCOMB_X29_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[5]	=>  Location: LCCOMB_X32_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[4]	=>  Location: LCCOMB_X29_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
-- outC[3]	=>  Location: LCCOMB_X31_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[2]	=>  Location: LCCOMB_X34_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
-- outC[1]	=>  Location: LCCOMB_X34_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
-- outC[0]	=>  Location: LCCOMB_X31_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
-- outIR[15]	=>  Location: LCCOMB_X29_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
-- outIR[14]	=>  Location: LCCOMB_X29_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
-- outIR[13]	=>  Location: LCCOMB_X27_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
-- outIR[12]	=>  Location: LCCOMB_X29_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
-- outIR[11]	=>  Location: LCCOMB_X27_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outIR[10]	=>  Location: LCCOMB_X29_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
-- outIR[9]	=>  Location: LCCOMB_X29_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
-- outIR[8]	=>  Location: LCCOMB_X32_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
-- outIR[7]	=>  Location: LCCOMB_X32_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
-- outIR[6]	=>  Location: LCCOMB_X32_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
-- outIR[5]	=>  Location: LCCOMB_X32_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
-- outIR[4]	=>  Location: LCCOMB_X32_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
-- outIR[3]	=>  Location: LCCOMB_X32_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
-- outIR[2]	=>  Location: LCCOMB_X32_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
-- outIR[1]	=>  Location: LCCOMB_X32_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
-- outIR[0]	=>  Location: LCCOMB_X32_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[5]	=>  Location: LCCOMB_X32_Y13_N20,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[4]	=>  Location: LCCOMB_X25_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[3]	=>  Location: LCCOMB_X34_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[2]	=>  Location: LCCOMB_X32_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[1]	=>  Location: LCCOMB_X32_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0A[0]	=>  Location: LCCOMB_X35_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0B[4]	=>  Location: LCCOMB_X35_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0B[3]	=>  Location: LCCOMB_X36_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0B[2]	=>  Location: LCCOMB_X36_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0B[1]	=>  Location: LCCOMB_X35_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0B[0]	=>  Location: LCCOMB_X36_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[6]	=>  Location: LCCOMB_X34_Y19_N22,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[5]	=>  Location: LCCOMB_X35_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[4]	=>  Location: LCCOMB_X36_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[3]	=>  Location: LCCOMB_X36_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[2]	=>  Location: LCCOMB_X34_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[1]	=>  Location: LCCOMB_X35_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
-- outMIR0T[0]	=>  Location: LCCOMB_X32_Y13_N24,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1ALU[3]	=>  Location: LCCOMB_X34_Y19_N24,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1ALU[2]	=>  Location: LCCOMB_X36_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1ALU[1]	=>  Location: LCCOMB_X35_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1ALU[0]	=>  Location: LCCOMB_X34_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1SH[1]	=>  Location: LCCOMB_X34_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
-- outMIR1SH[0]	=>  Location: LCCOMB_X34_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[5]	=>  Location: LCCOMB_X34_Y17_N12,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[4]	=>  Location: LCCOMB_X34_Y17_N14,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[3]	=>  Location: LCCOMB_X34_Y19_N26,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[2]	=>  Location: LCCOMB_X34_Y17_N16,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[1]	=>  Location: LCCOMB_X34_Y17_N18,	 I/O Standard: None,	 Current Strength: Default
-- outMIR2C[0]	=>  Location: LCCOMB_X34_Y17_N20,	 I/O Standard: None,	 Current Strength: Default
-- outP[15]	=>  Location: LCCOMB_X34_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[14]	=>  Location: LCCOMB_X21_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[13]	=>  Location: LCCOMB_X34_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[12]	=>  Location: LCCOMB_X32_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[11]	=>  Location: LCCOMB_X34_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
-- outP[10]	=>  Location: LCCOMB_X34_Y17_N22,	 I/O Standard: None,	 Current Strength: Default
-- outP[9]	=>  Location: LCCOMB_X23_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[8]	=>  Location: LCCOMB_X21_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[7]	=>  Location: LCCOMB_X25_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[6]	=>  Location: LCCOMB_X25_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
-- outP[5]	=>  Location: LCCOMB_X25_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
-- outP[4]	=>  Location: LCCOMB_X25_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
-- outP[3]	=>  Location: LCCOMB_X26_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[2]	=>  Location: LCCOMB_X32_Y13_N26,	 I/O Standard: None,	 Current Strength: Default
-- outP[1]	=>  Location: LCCOMB_X23_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outP[0]	=>  Location: LCCOMB_X25_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
-- outPC[11]	=>  Location: LCCOMB_X25_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
-- outPC[10]	=>  Location: LCCOMB_X25_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
-- outPC[9]	=>  Location: LCCOMB_X24_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
-- outPC[8]	=>  Location: LCCOMB_X25_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
-- outPC[7]	=>  Location: LCCOMB_X23_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
-- outPC[6]	=>  Location: LCCOMB_X25_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
-- outPC[5]	=>  Location: LCCOMB_X25_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
-- outPC[4]	=>  Location: LCCOMB_X28_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
-- outPC[3]	=>  Location: LCCOMB_X35_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
-- outPC[2]	=>  Location: LCCOMB_X30_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
-- outPC[1]	=>  Location: LCCOMB_X32_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
-- outPC[0]	=>  Location: LCCOMB_X30_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
-- outSH[15]	=>  Location: LCCOMB_X32_Y13_N28,	 I/O Standard: None,	 Current Strength: Default
-- outSH[14]	=>  Location: LCCOMB_X31_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
-- outSH[13]	=>  Location: LCCOMB_X32_Y13_N30,	 I/O Standard: None,	 Current Strength: Default
-- outSH[12]	=>  Location: LCCOMB_X30_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
-- outSH[11]	=>  Location: LCCOMB_X31_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
-- outSH[10]	=>  Location: LCCOMB_X29_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
-- outSH[9]	=>  Location: LCCOMB_X28_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
-- outSH[8]	=>  Location: LCCOMB_X28_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
-- outSH[7]	=>  Location: LCCOMB_X30_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
-- outSH[6]	=>  Location: LCCOMB_X30_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
-- outSH[5]	=>  Location: LCCOMB_X30_Y12_N6,	 I/O Standard: None,	 Current Strength: Default
-- outSH[4]	=>  Location: LCCOMB_X30_Y12_N8,	 I/O Standard: None,	 Current Strength: Default
-- outSH[3]	=>  Location: LCCOMB_X34_Y17_N24,	 I/O Standard: None,	 Current Strength: Default
-- outSH[2]	=>  Location: LCCOMB_X30_Y12_N10,	 I/O Standard: None,	 Current Strength: Default
-- outSH[1]	=>  Location: LCCOMB_X30_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
-- outSH[0]	=>  Location: LCCOMB_X32_Y11_N4,	 I/O Standard: None,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_outCLK1 : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_outCLK0 : std_logic;
SIGNAL ww_outCLK2 : std_logic;
SIGNAL ww_outCLK3 : std_logic;
SIGNAL ww_outMIR0K : std_logic;
SIGNAL ww_outEN1 : std_logic;
SIGNAL ww_outEN2 : std_logic;
SIGNAL ww_hsync : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_red : std_logic;
SIGNAL ww_green : std_logic;
SIGNAL ww_blue : std_logic;
SIGNAL ww_outA : std_logic_vector(15 DOWNTO 0);
SIGNAL \ww_outA_\ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_outB : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_outC : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_outIR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_outMIR0A : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_outMIR0B : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_outMIR0T : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_outMIR1ALU : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_outMIR1SH : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_outMIR2C : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_outP : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_outPC : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_outSH : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst4|always0~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst6|Mux16~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \inst12|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst8|horiz_count[0]~16_combout\ : std_logic;
SIGNAL \inst8|horiz_count[6]~29\ : std_logic;
SIGNAL \inst8|horiz_count[7]~30_combout\ : std_logic;
SIGNAL \inst8|LessThan0~0_combout\ : std_logic;
SIGNAL \inst8|LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|horiz_count[7]~31\ : std_logic;
SIGNAL \inst8|horiz_count[8]~32_combout\ : std_logic;
SIGNAL \inst8|horiz_count[8]~33\ : std_logic;
SIGNAL \inst8|horiz_count[9]~34_combout\ : std_logic;
SIGNAL \inst8|horiz_count[9]~35\ : std_logic;
SIGNAL \inst8|horiz_count[10]~36_combout\ : std_logic;
SIGNAL \inst8|horiz_count[10]~37\ : std_logic;
SIGNAL \inst8|horiz_count[11]~38_combout\ : std_logic;
SIGNAL \inst8|horiz_count[11]~39\ : std_logic;
SIGNAL \inst8|horiz_count[12]~40_combout\ : std_logic;
SIGNAL \inst8|horiz_count[12]~41\ : std_logic;
SIGNAL \inst8|horiz_count[13]~42_combout\ : std_logic;
SIGNAL \inst18|LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|horiz_count[13]~43\ : std_logic;
SIGNAL \inst8|horiz_count[14]~44_combout\ : std_logic;
SIGNAL \inst8|horiz_count[14]~45\ : std_logic;
SIGNAL \inst8|horiz_count[15]~46_combout\ : std_logic;
SIGNAL \inst18|LessThan1~1_combout\ : std_logic;
SIGNAL \inst8|LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|horiz_count[0]~17\ : std_logic;
SIGNAL \inst8|horiz_count[1]~18_combout\ : std_logic;
SIGNAL \inst8|horiz_count[1]~19\ : std_logic;
SIGNAL \inst8|horiz_count[2]~20_combout\ : std_logic;
SIGNAL \inst8|horiz_count[2]~21\ : std_logic;
SIGNAL \inst8|horiz_count[3]~22_combout\ : std_logic;
SIGNAL \inst8|horiz_count[3]~23\ : std_logic;
SIGNAL \inst8|horiz_count[4]~24_combout\ : std_logic;
SIGNAL \inst8|horiz_count[4]~25\ : std_logic;
SIGNAL \inst8|horiz_count[5]~26_combout\ : std_logic;
SIGNAL \inst8|horiz_count[5]~27\ : std_logic;
SIGNAL \inst8|horiz_count[6]~28_combout\ : std_logic;
SIGNAL \inst18|LessThan1~2_combout\ : std_logic;
SIGNAL \inst18|LessThan1~3_combout\ : std_logic;
SIGNAL \inst18|Hsync~q\ : std_logic;
SIGNAL \inst8|vert_count[0]~16_combout\ : std_logic;
SIGNAL \inst8|vert_count[6]~29\ : std_logic;
SIGNAL \inst8|vert_count[7]~30_combout\ : std_logic;
SIGNAL \inst8|enable_Vert~feeder_combout\ : std_logic;
SIGNAL \inst8|enable_Vert~q\ : std_logic;
SIGNAL \inst8|vert_count[7]~31\ : std_logic;
SIGNAL \inst8|vert_count[8]~32_combout\ : std_logic;
SIGNAL \inst8|vert_count[8]~33\ : std_logic;
SIGNAL \inst8|vert_count[9]~34_combout\ : std_logic;
SIGNAL \inst8|vert_count[9]~35\ : std_logic;
SIGNAL \inst8|vert_count[10]~36_combout\ : std_logic;
SIGNAL \inst8|vert_count[10]~37\ : std_logic;
SIGNAL \inst8|vert_count[11]~38_combout\ : std_logic;
SIGNAL \inst8|vert_count[11]~39\ : std_logic;
SIGNAL \inst8|vert_count[12]~40_combout\ : std_logic;
SIGNAL \inst8|vert_count[12]~41\ : std_logic;
SIGNAL \inst8|vert_count[13]~42_combout\ : std_logic;
SIGNAL \inst8|vert_count[13]~43\ : std_logic;
SIGNAL \inst8|vert_count[14]~44_combout\ : std_logic;
SIGNAL \inst8|vert_count[14]~45\ : std_logic;
SIGNAL \inst8|vert_count[15]~46_combout\ : std_logic;
SIGNAL \inst8|LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|LessThan1~1_combout\ : std_logic;
SIGNAL \inst8|LessThan1~2_combout\ : std_logic;
SIGNAL \inst8|LessThan1~3_combout\ : std_logic;
SIGNAL \inst8|vert_count[0]~17\ : std_logic;
SIGNAL \inst8|vert_count[1]~18_combout\ : std_logic;
SIGNAL \inst8|vert_count[1]~19\ : std_logic;
SIGNAL \inst8|vert_count[2]~20_combout\ : std_logic;
SIGNAL \inst8|vert_count[2]~21\ : std_logic;
SIGNAL \inst8|vert_count[3]~22_combout\ : std_logic;
SIGNAL \inst8|vert_count[3]~23\ : std_logic;
SIGNAL \inst8|vert_count[4]~24_combout\ : std_logic;
SIGNAL \inst8|vert_count[4]~25\ : std_logic;
SIGNAL \inst8|vert_count[5]~26_combout\ : std_logic;
SIGNAL \inst8|vert_count[5]~27\ : std_logic;
SIGNAL \inst8|vert_count[6]~28_combout\ : std_logic;
SIGNAL \inst18|LessThan6~0_combout\ : std_logic;
SIGNAL \inst18|LessThan2~0_combout\ : std_logic;
SIGNAL \inst18|LessThan2~1_combout\ : std_logic;
SIGNAL \inst18|Vsync~q\ : std_logic;
SIGNAL \inst18|cnt[0]~25_combout\ : std_logic;
SIGNAL \inst18|cnt[17]~60\ : std_logic;
SIGNAL \inst18|cnt[18]~61_combout\ : std_logic;
SIGNAL \inst18|cnt[18]~62\ : std_logic;
SIGNAL \inst18|cnt[19]~63_combout\ : std_logic;
SIGNAL \inst18|cnt[19]~64\ : std_logic;
SIGNAL \inst18|cnt[20]~65_combout\ : std_logic;
SIGNAL \inst18|cnt[20]~66\ : std_logic;
SIGNAL \inst18|cnt[21]~67_combout\ : std_logic;
SIGNAL \inst18|cnt[21]~68\ : std_logic;
SIGNAL \inst18|cnt[22]~69_combout\ : std_logic;
SIGNAL \inst18|cnt[22]~70\ : std_logic;
SIGNAL \inst18|cnt[23]~71_combout\ : std_logic;
SIGNAL \inst18|cnt[23]~72\ : std_logic;
SIGNAL \inst18|cnt[24]~73_combout\ : std_logic;
SIGNAL \inst18|LessThan0~6_combout\ : std_logic;
SIGNAL \inst18|cnt[0]~26\ : std_logic;
SIGNAL \inst18|cnt[1]~27_combout\ : std_logic;
SIGNAL \inst18|cnt[1]~28\ : std_logic;
SIGNAL \inst18|cnt[2]~29_combout\ : std_logic;
SIGNAL \inst18|cnt[2]~30\ : std_logic;
SIGNAL \inst18|cnt[3]~31_combout\ : std_logic;
SIGNAL \inst18|cnt[3]~32\ : std_logic;
SIGNAL \inst18|cnt[4]~33_combout\ : std_logic;
SIGNAL \inst18|cnt[4]~34\ : std_logic;
SIGNAL \inst18|cnt[5]~35_combout\ : std_logic;
SIGNAL \inst18|cnt[5]~36\ : std_logic;
SIGNAL \inst18|cnt[6]~37_combout\ : std_logic;
SIGNAL \inst18|cnt[6]~38\ : std_logic;
SIGNAL \inst18|cnt[7]~39_combout\ : std_logic;
SIGNAL \inst18|cnt[7]~40\ : std_logic;
SIGNAL \inst18|cnt[8]~41_combout\ : std_logic;
SIGNAL \inst18|cnt[8]~42\ : std_logic;
SIGNAL \inst18|cnt[9]~43_combout\ : std_logic;
SIGNAL \inst18|cnt[9]~44\ : std_logic;
SIGNAL \inst18|cnt[10]~45_combout\ : std_logic;
SIGNAL \inst18|cnt[10]~46\ : std_logic;
SIGNAL \inst18|cnt[11]~47_combout\ : std_logic;
SIGNAL \inst18|cnt[11]~48\ : std_logic;
SIGNAL \inst18|cnt[12]~49_combout\ : std_logic;
SIGNAL \inst18|cnt[12]~50\ : std_logic;
SIGNAL \inst18|cnt[13]~51_combout\ : std_logic;
SIGNAL \inst18|cnt[13]~52\ : std_logic;
SIGNAL \inst18|cnt[14]~53_combout\ : std_logic;
SIGNAL \inst18|cnt[14]~54\ : std_logic;
SIGNAL \inst18|cnt[15]~55_combout\ : std_logic;
SIGNAL \inst18|cnt[15]~56\ : std_logic;
SIGNAL \inst18|cnt[16]~57_combout\ : std_logic;
SIGNAL \inst18|cnt[16]~58\ : std_logic;
SIGNAL \inst18|cnt[17]~59_combout\ : std_logic;
SIGNAL \inst18|LessThan0~1_combout\ : std_logic;
SIGNAL \inst18|LessThan0~0_combout\ : std_logic;
SIGNAL \inst18|LessThan0~2_combout\ : std_logic;
SIGNAL \inst18|LessThan0~3_combout\ : std_logic;
SIGNAL \inst18|LessThan0~4_combout\ : std_logic;
SIGNAL \inst18|LessThan0~5_combout\ : std_logic;
SIGNAL \inst18|state[0]~2_combout\ : std_logic;
SIGNAL \inst18|state[1]~0_combout\ : std_logic;
SIGNAL \inst18|state[2]~1_combout\ : std_logic;
SIGNAL \inst18|Mux2~0_combout\ : std_logic;
SIGNAL \inst18|always0~1_combout\ : std_logic;
SIGNAL \inst18|always0~2_combout\ : std_logic;
SIGNAL \inst18|LessThan5~1_combout\ : std_logic;
SIGNAL \inst18|LessThan5~0_combout\ : std_logic;
SIGNAL \inst18|LessThan6~1_combout\ : std_logic;
SIGNAL \inst18|always0~0_combout\ : std_logic;
SIGNAL \inst18|always0~3_combout\ : std_logic;
SIGNAL \inst18|Red~0_combout\ : std_logic;
SIGNAL \inst18|Red~q\ : std_logic;
SIGNAL \inst18|Mux1~0_combout\ : std_logic;
SIGNAL \inst18|Green~0_combout\ : std_logic;
SIGNAL \inst18|Green~q\ : std_logic;
SIGNAL \inst18|Mux0~0_combout\ : std_logic;
SIGNAL \inst18|Blue~0_combout\ : std_logic;
SIGNAL \inst18|Blue~q\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|Add2~1\ : std_logic;
SIGNAL \inst7|Add2~3\ : std_logic;
SIGNAL \inst7|Add2~5\ : std_logic;
SIGNAL \inst7|Add2~6_combout\ : std_logic;
SIGNAL \inst7|Add2~7\ : std_logic;
SIGNAL \inst7|Add2~8_combout\ : std_logic;
SIGNAL \inst7|Add2~9\ : std_logic;
SIGNAL \inst7|Add2~11\ : std_logic;
SIGNAL \inst7|Add2~13\ : std_logic;
SIGNAL \inst7|Add2~15\ : std_logic;
SIGNAL \inst7|Add2~16_combout\ : std_logic;
SIGNAL \inst7|Add2~17\ : std_logic;
SIGNAL \inst7|Add2~19\ : std_logic;
SIGNAL \inst7|Add2~21\ : std_logic;
SIGNAL \inst7|Add2~22_combout\ : std_logic;
SIGNAL \inst7|Add1~1\ : std_logic;
SIGNAL \inst7|Add1~3\ : std_logic;
SIGNAL \inst7|Add1~5\ : std_logic;
SIGNAL \inst7|Add1~7\ : std_logic;
SIGNAL \inst7|Add1~9\ : std_logic;
SIGNAL \inst7|Add1~11\ : std_logic;
SIGNAL \inst7|Add1~13\ : std_logic;
SIGNAL \inst7|Add1~15\ : std_logic;
SIGNAL \inst7|Add1~17\ : std_logic;
SIGNAL \inst7|Add1~19\ : std_logic;
SIGNAL \inst7|Add1~21\ : std_logic;
SIGNAL \inst7|Add1~22_combout\ : std_logic;
SIGNAL \inst13|Q[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|start~feeder_combout\ : std_logic;
SIGNAL \inst7|start~q\ : std_logic;
SIGNAL \inst7|PC[11]~10_combout\ : std_logic;
SIGNAL \inst13|Q[13]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~13_combout\ : std_logic;
SIGNAL \inst7|PC_[11]~0_combout\ : std_logic;
SIGNAL \inst7|Add0~1\ : std_logic;
SIGNAL \inst7|Add0~3\ : std_logic;
SIGNAL \inst7|Add0~5\ : std_logic;
SIGNAL \inst7|Add0~7\ : std_logic;
SIGNAL \inst7|Add0~9\ : std_logic;
SIGNAL \inst7|Add0~11\ : std_logic;
SIGNAL \inst7|Add0~13\ : std_logic;
SIGNAL \inst7|Add0~15\ : std_logic;
SIGNAL \inst7|Add0~17\ : std_logic;
SIGNAL \inst7|Add0~19\ : std_logic;
SIGNAL \inst7|Add0~21\ : std_logic;
SIGNAL \inst7|Add0~22_combout\ : std_logic;
SIGNAL \inst7|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|PC[2]~7_combout\ : std_logic;
SIGNAL \inst7|PC[2]~4_combout\ : std_logic;
SIGNAL \inst7|Mux1~12_combout\ : std_logic;
SIGNAL \inst11|ROM2~1_combout\ : std_logic;
SIGNAL \inst11|MIR~57_combout\ : std_logic;
SIGNAL \inst11|ROM4~0_combout\ : std_logic;
SIGNAL \inst11|MIR~58_combout\ : std_logic;
SIGNAL \inst11|MIR~59_combout\ : std_logic;
SIGNAL \inst11|MIR~60_combout\ : std_logic;
SIGNAL \inst15|Q[15]~feeder_combout\ : std_logic;
SIGNAL \inst10|en1~0_combout\ : std_logic;
SIGNAL \inst7|Mux1~11_combout\ : std_logic;
SIGNAL \inst11|ROM4~1_combout\ : std_logic;
SIGNAL \inst11|MIR~39_combout\ : std_logic;
SIGNAL \inst11|MIR~40_combout\ : std_logic;
SIGNAL \inst11|ROM2~0_combout\ : std_logic;
SIGNAL \inst11|MIR~41_combout\ : std_logic;
SIGNAL \inst7|Mux1~10_combout\ : std_logic;
SIGNAL \inst11|MIR~42_combout\ : std_logic;
SIGNAL \inst15|Q[18]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~44_combout\ : std_logic;
SIGNAL \inst11|MIR~45_combout\ : std_logic;
SIGNAL \inst11|MIR~46_combout\ : std_logic;
SIGNAL \inst11|MIR~47_combout\ : std_logic;
SIGNAL \inst11|MIR~48_combout\ : std_logic;
SIGNAL \inst11|MIR~43_combout\ : std_logic;
SIGNAL \inst11|MIR~49_combout\ : std_logic;
SIGNAL \inst16|Q[17]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~51_combout\ : std_logic;
SIGNAL \inst11|MIR~50_combout\ : std_logic;
SIGNAL \inst11|MIR~52_combout\ : std_logic;
SIGNAL \inst11|MIR~53_combout\ : std_logic;
SIGNAL \inst11|MIR~54_combout\ : std_logic;
SIGNAL \inst11|MIR~72_combout\ : std_logic;
SIGNAL \inst11|MIR~55_combout\ : std_logic;
SIGNAL \inst11|MIR~56_combout\ : std_logic;
SIGNAL \inst15|Q[16]~feeder_combout\ : std_logic;
SIGNAL \inst10|WideOr2~0_combout\ : std_logic;
SIGNAL \inst10|en1~1_combout\ : std_logic;
SIGNAL \inst10|en1~q\ : std_logic;
SIGNAL \inst10|en0~_wirecell_combout\ : std_logic;
SIGNAL \inst11|MIR~64_combout\ : std_logic;
SIGNAL \inst15|Q[13]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~62_combout\ : std_logic;
SIGNAL \inst11|MIR~61_combout\ : std_logic;
SIGNAL \inst11|MIR~63_combout\ : std_logic;
SIGNAL \inst15|Q[14]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~22_combout\ : std_logic;
SIGNAL \inst15|Q[19]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~14_combout\ : std_logic;
SIGNAL \inst11|MIR~73_combout\ : std_logic;
SIGNAL \inst11|MIR[7]~1_combout\ : std_logic;
SIGNAL \inst11|ROM0~3_combout\ : std_logic;
SIGNAL \inst15|Q[7]~feeder_combout\ : std_logic;
SIGNAL \inst11|ROM3~0_combout\ : std_logic;
SIGNAL \inst11|MIR~65_combout\ : std_logic;
SIGNAL \inst11|MIR~66_combout\ : std_logic;
SIGNAL \inst11|MIR[8]~2_combout\ : std_logic;
SIGNAL \inst11|ROM0~2_combout\ : std_logic;
SIGNAL \inst15|Q[8]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~68_combout\ : std_logic;
SIGNAL \inst11|MIR~69_combout\ : std_logic;
SIGNAL \inst15|Q[10]~feeder_combout\ : std_logic;
SIGNAL \inst17|Q[10]~feeder_combout\ : std_logic;
SIGNAL \inst11|MIR~70_combout\ : std_logic;
SIGNAL \inst11|MIR~67_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst11|ROM1~0_combout\ : std_logic;
SIGNAL \inst11|MIR~17_combout\ : std_logic;
SIGNAL \inst11|MIR~18_combout\ : std_logic;
SIGNAL \inst11|MIR~19_combout\ : std_logic;
SIGNAL \inst11|MIR~20_combout\ : std_logic;
SIGNAL \inst11|MIR~21_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ : std_logic;
SIGNAL \inst11|MIR~27_combout\ : std_logic;
SIGNAL \inst11|MIR~26_combout\ : std_logic;
SIGNAL \inst11|MIR~25_combout\ : std_logic;
SIGNAL \inst11|MIR~24_combout\ : std_logic;
SIGNAL \inst11|MIR~23_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~3_combout\ : std_logic;
SIGNAL \inst4|always0~0_combout\ : std_logic;
SIGNAL \inst4|always0~0clkctrl_outclk\ : std_logic;
SIGNAL \inst6|inst6|Mux16~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux16~0clkctrl_outclk\ : std_logic;
SIGNAL \inst6|inst6|Mux3~1_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~2_combout\ : std_logic;
SIGNAL \inst11|MIR~38_combout\ : std_logic;
SIGNAL \inst15|Q[20]~feeder_combout\ : std_logic;
SIGNAL \inst14|Q[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst20|Q[0]~15_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst14|Q[9]~feeder_combout\ : std_logic;
SIGNAL \inst21|Q[13]~2_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst21|Q[14]~1_combout\ : std_logic;
SIGNAL \inst21|Q[12]~3_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst21|Q[9]~6_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst21|Q[10]~5_combout\ : std_logic;
SIGNAL \inst21|Q[8]~7_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst21|Q[7]~8_combout\ : std_logic;
SIGNAL \inst21|Q[6]~9_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst21|Q[5]~10_combout\ : std_logic;
SIGNAL \inst21|Q[4]~11_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst21|Q[2]~13_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst21|Q[1]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \inst21|Q[3]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst20|Q[2]~13_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst20|Q[13]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst20|Q[10]~5_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst20|Q[8]~7_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst6|inst6|Mux14~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux14~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux14~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux14~2_combout\ : std_logic;
SIGNAL \inst6|inst6|WideOr1~0_combout\ : std_logic;
SIGNAL \inst6|inst6|ADD_SUB~combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst6|inst6|Selector0~1_combout\ : std_logic;
SIGNAL \inst6|inst6|Selector0~2_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux14~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39_combout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst20|Q[6]~9_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux13~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux13~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux13~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux13~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst20|Q[12]~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux12~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux12~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux12~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux12~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux12~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43_combout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst21|Q[11]~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux11~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux11~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux11~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux11~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst20|Q[1]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux10~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux10~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux10~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux10~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux10~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux8~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux8~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux8~1_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux8~0_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux8~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst20|Q[9]~6_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux9~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux9~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux9~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux9~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux9~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst20|Q[7]~8_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux7~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux7~2_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux7~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux7~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux7~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51_combout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst20|Q[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux5~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux5~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux5~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux5~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux5~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56_combout\ : std_logic;
SIGNAL \inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|Mux9~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst20|Q[4]~11_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux6~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux6~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Mux10~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst20|Q[11]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux4~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux4~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux4~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux4~1_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux4~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65_combout\ : std_logic;
SIGNAL \inst1|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|Mux11~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst20|Q[3]~12_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~7_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~6_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~8_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux3~5_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58_combout\ : std_logic;
SIGNAL \inst1|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|Mux12~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst20|Q[15]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux2~3_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux2~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux2~1_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux2~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux2~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63_combout\ : std_logic;
SIGNAL \inst1|Mux13~0_combout\ : std_logic;
SIGNAL \inst1|Mux13~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst20|Q[14]~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux1~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux1~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux1~3_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux1~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux1~4_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60_combout\ : std_logic;
SIGNAL \inst1|Mux14~0_combout\ : std_logic;
SIGNAL \inst1|Mux14~1_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst21|Q[0]~15_combout\ : std_logic;
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~4_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~5_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~0_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~1_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux0~6_combout\ : std_logic;
SIGNAL \inst1|Mux15~0_combout\ : std_logic;
SIGNAL \inst3|R_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst21|Q[15]~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\ : std_logic;
SIGNAL \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux15~0_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~29\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30_combout\ : std_logic;
SIGNAL \inst6|inst6|Mux15~1_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~29\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61_combout\ : std_logic;
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37_combout\ : std_logic;
SIGNAL \inst7|PC[2]~5_combout\ : std_logic;
SIGNAL \inst6|inst6|Equal0~0_combout\ : std_logic;
SIGNAL \inst6|inst6|Equal0~1_combout\ : std_logic;
SIGNAL \inst6|inst6|Equal0~2_combout\ : std_logic;
SIGNAL \inst6|inst6|Equal0~3_combout\ : std_logic;
SIGNAL \inst6|inst6|Equal0~4_combout\ : std_logic;
SIGNAL \inst7|PC[2]~6_combout\ : std_logic;
SIGNAL \inst7|PC[2]~9_combout\ : std_logic;
SIGNAL \inst7|Mux0~0_combout\ : std_logic;
SIGNAL \inst7|Mux0~1_combout\ : std_logic;
SIGNAL \inst7|hold~0_combout\ : std_logic;
SIGNAL \inst7|hold~1_combout\ : std_logic;
SIGNAL \inst7|hold~q\ : std_logic;
SIGNAL \inst7|PC[11]~11_combout\ : std_logic;
SIGNAL \inst11|MIR~16_combout\ : std_logic;
SIGNAL \inst11|MIR~29_combout\ : std_logic;
SIGNAL \inst11|MIR~71_combout\ : std_logic;
SIGNAL \inst11|ROM1~1_combout\ : std_logic;
SIGNAL \inst11|MIR[4]~0_combout\ : std_logic;
SIGNAL \inst11|ROM0~1_combout\ : std_logic;
SIGNAL \inst10|Equal2~0_combout\ : std_logic;
SIGNAL \inst10|Equal2~1_combout\ : std_logic;
SIGNAL \inst15|Q[23]~feeder_combout\ : std_logic;
SIGNAL \inst10|Equal3~0_combout\ : std_logic;
SIGNAL \inst10|Equal3~2_combout\ : std_logic;
SIGNAL \inst10|Equal3~1_combout\ : std_logic;
SIGNAL \inst10|always0~0_combout\ : std_logic;
SIGNAL \inst11|MIR~32_combout\ : std_logic;
SIGNAL \inst15|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst10|hold~32_combout\ : std_logic;
SIGNAL \inst10|Equal5~1_combout\ : std_logic;
SIGNAL \inst10|Equal5~2_combout\ : std_logic;
SIGNAL \inst10|Equal5~0_combout\ : std_logic;
SIGNAL \inst10|Equal4~0_combout\ : std_logic;
SIGNAL \inst10|Equal4~1_combout\ : std_logic;
SIGNAL \inst10|always0~1_combout\ : std_logic;
SIGNAL \inst10|hold~10_combout\ : std_logic;
SIGNAL \inst11|MIR~33_combout\ : std_logic;
SIGNAL \inst11|MIR~34_combout\ : std_logic;
SIGNAL \inst11|MIR~28_combout\ : std_logic;
SIGNAL \inst11|MIR~30_combout\ : std_logic;
SIGNAL \inst11|MIR~31_combout\ : std_logic;
SIGNAL \inst15|Q[5]~feeder_combout\ : std_logic;
SIGNAL \inst10|hold~11_combout\ : std_logic;
SIGNAL \inst10|hold~22_combout\ : std_logic;
SIGNAL \inst10|hold~12_combout\ : std_logic;
SIGNAL \inst10|hold~21_combout\ : std_logic;
SIGNAL \inst11|MIR~35_combout\ : std_logic;
SIGNAL \inst11|MIR~36_combout\ : std_logic;
SIGNAL \inst11|MIR~37_combout\ : std_logic;
SIGNAL \inst15|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst10|hold~23_combout\ : std_logic;
SIGNAL \inst10|hold[1]~26_combout\ : std_logic;
SIGNAL \inst10|hold~4_combout\ : std_logic;
SIGNAL \inst10|hold~16_combout\ : std_logic;
SIGNAL \inst10|hold~17_combout\ : std_logic;
SIGNAL \inst10|hold[1]~33_combout\ : std_logic;
SIGNAL \inst10|hold[1]~28_combout\ : std_logic;
SIGNAL \inst10|hold~13_combout\ : std_logic;
SIGNAL \inst10|hold[1]~27_combout\ : std_logic;
SIGNAL \inst10|hold[1]~29_combout\ : std_logic;
SIGNAL \inst10|hold~5_combout\ : std_logic;
SIGNAL \inst10|hold~14_combout\ : std_logic;
SIGNAL \inst10|hold~15_combout\ : std_logic;
SIGNAL \inst10|hold[1]~30_combout\ : std_logic;
SIGNAL \inst10|hold~7_combout\ : std_logic;
SIGNAL \inst10|hold~8_combout\ : std_logic;
SIGNAL \inst10|hold[1]~31_combout\ : std_logic;
SIGNAL \inst10|hold~6_combout\ : std_logic;
SIGNAL \inst10|hold~18_combout\ : std_logic;
SIGNAL \inst10|hold[0]~19_combout\ : std_logic;
SIGNAL \inst10|always0~2_combout\ : std_logic;
SIGNAL \inst10|hold[0]~20_combout\ : std_logic;
SIGNAL \inst10|hold[0]~24_combout\ : std_logic;
SIGNAL \inst10|hold[0]~25_combout\ : std_logic;
SIGNAL \inst10|hold[1]~9_combout\ : std_logic;
SIGNAL \inst10|hold_[2]~0_combout\ : std_logic;
SIGNAL \inst10|en0~4_combout\ : std_logic;
SIGNAL \inst10|en0~5_combout\ : std_logic;
SIGNAL \inst10|en0~8_combout\ : std_logic;
SIGNAL \inst10|en0~20_combout\ : std_logic;
SIGNAL \inst10|en0~13_combout\ : std_logic;
SIGNAL \inst10|en0~21_combout\ : std_logic;
SIGNAL \inst10|en0~22_combout\ : std_logic;
SIGNAL \inst10|en0~16_combout\ : std_logic;
SIGNAL \inst10|en0~17_combout\ : std_logic;
SIGNAL \inst10|en0~14_combout\ : std_logic;
SIGNAL \inst10|en0~6_combout\ : std_logic;
SIGNAL \inst10|en0~7_combout\ : std_logic;
SIGNAL \inst10|en0~9_combout\ : std_logic;
SIGNAL \inst10|en0~10_combout\ : std_logic;
SIGNAL \inst10|en0~11_combout\ : std_logic;
SIGNAL \inst10|en0~12_combout\ : std_logic;
SIGNAL \inst10|en0~15_combout\ : std_logic;
SIGNAL \inst10|en0~18_combout\ : std_logic;
SIGNAL \inst10|en0~19_combout\ : std_logic;
SIGNAL \inst10|en0~q\ : std_logic;
SIGNAL \inst7|Add2~20_combout\ : std_logic;
SIGNAL \inst7|Add0~20_combout\ : std_logic;
SIGNAL \inst7|Mux1~6_combout\ : std_logic;
SIGNAL \inst7|Mux1~7_combout\ : std_logic;
SIGNAL \inst7|Add1~20_combout\ : std_logic;
SIGNAL \inst7|Mux1~13_combout\ : std_logic;
SIGNAL \inst7|Mux1~2_combout\ : std_logic;
SIGNAL \inst7|Mux1~3_combout\ : std_logic;
SIGNAL \inst7|Mux1~4_combout\ : std_logic;
SIGNAL \inst7|Mux1~5_combout\ : std_logic;
SIGNAL \inst7|Mux1~8_combout\ : std_logic;
SIGNAL \inst7|PC[10]~12_combout\ : std_logic;
SIGNAL \inst7|Add2~18_combout\ : std_logic;
SIGNAL \inst7|Add0~18_combout\ : std_logic;
SIGNAL \inst7|Add1~18_combout\ : std_logic;
SIGNAL \inst7|Mux2~0_combout\ : std_logic;
SIGNAL \inst7|Mux2~1_combout\ : std_logic;
SIGNAL \inst7|Add1~16_combout\ : std_logic;
SIGNAL \inst7|Add0~16_combout\ : std_logic;
SIGNAL \inst7|Mux3~0_combout\ : std_logic;
SIGNAL \inst7|Mux3~1_combout\ : std_logic;
SIGNAL \inst7|Add2~14_combout\ : std_logic;
SIGNAL \inst7|Add1~14_combout\ : std_logic;
SIGNAL \inst7|Add0~14_combout\ : std_logic;
SIGNAL \inst7|Mux4~0_combout\ : std_logic;
SIGNAL \inst7|Mux4~1_combout\ : std_logic;
SIGNAL \inst7|Add1~12_combout\ : std_logic;
SIGNAL \inst7|Add2~12_combout\ : std_logic;
SIGNAL \inst7|Add0~12_combout\ : std_logic;
SIGNAL \inst7|Mux5~0_combout\ : std_logic;
SIGNAL \inst7|Mux5~1_combout\ : std_logic;
SIGNAL \inst7|Add2~10_combout\ : std_logic;
SIGNAL \inst7|Add0~10_combout\ : std_logic;
SIGNAL \inst7|Add1~10_combout\ : std_logic;
SIGNAL \inst7|Mux6~0_combout\ : std_logic;
SIGNAL \inst7|Mux6~1_combout\ : std_logic;
SIGNAL \inst13|Q[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|PC[2]~8_combout\ : std_logic;
SIGNAL \inst7|Add1~8_combout\ : std_logic;
SIGNAL \inst7|Add0~8_combout\ : std_logic;
SIGNAL \inst7|Mux7~0_combout\ : std_logic;
SIGNAL \inst7|Mux7~1_combout\ : std_logic;
SIGNAL \inst7|Add0~6_combout\ : std_logic;
SIGNAL \inst7|Add1~6_combout\ : std_logic;
SIGNAL \inst7|Mux8~0_combout\ : std_logic;
SIGNAL \inst7|Mux8~1_combout\ : std_logic;
SIGNAL \inst7|Add1~4_combout\ : std_logic;
SIGNAL \inst7|Add2~4_combout\ : std_logic;
SIGNAL \inst7|Add0~4_combout\ : std_logic;
SIGNAL \inst7|Mux9~0_combout\ : std_logic;
SIGNAL \inst7|Mux9~1_combout\ : std_logic;
SIGNAL \inst7|Add2~2_combout\ : std_logic;
SIGNAL \inst7|Add0~2_combout\ : std_logic;
SIGNAL \inst7|Add1~2_combout\ : std_logic;
SIGNAL \inst7|Mux10~0_combout\ : std_logic;
SIGNAL \inst7|Mux10~1_combout\ : std_logic;
SIGNAL \inst7|Add1~0_combout\ : std_logic;
SIGNAL \inst7|Add2~0_combout\ : std_logic;
SIGNAL \inst7|Add0~0_combout\ : std_logic;
SIGNAL \inst7|Mux11~0_combout\ : std_logic;
SIGNAL \inst7|Mux11~1_combout\ : std_logic;
SIGNAL \inst7|Mux1~9_combout\ : std_logic;
SIGNAL \inst11|MIR~15_combout\ : std_logic;
SIGNAL \inst11|MIR[21]~feeder_combout\ : std_logic;
SIGNAL \inst11|ROM0~0_combout\ : std_logic;
SIGNAL \inst15|Q[6]~feeder_combout\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst18|color\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst19|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst16|Q\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \inst6|inst3|lpm_mult_component|auto_generated|result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst8|vert_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst11|MIR\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \inst8|horiz_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst12|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst18|cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \inst15|Q\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \inst13|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|PC\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|Q\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \inst10|hold_\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst5|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst10|hold\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst14|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|PC_\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst18|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|inst6|C\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst13|ALT_INV_Q\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \inst10|ALT_INV_en1~q\ : std_logic;
SIGNAL \inst10|ALT_INV_en0~q\ : std_logic;
SIGNAL \inst15|ALT_INV_Q\ : std_logic_vector(20 DOWNTO 20);
SIGNAL \inst10|ALT_INV_en0~_wirecell_combout\ : std_logic;
SIGNAL \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;

BEGIN

outCLK1 <= ww_outCLK1;
ww_clk <= clk;
outCLK0 <= ww_outCLK0;
outCLK2 <= ww_outCLK2;
outCLK3 <= ww_outCLK3;
outMIR0K <= ww_outMIR0K;
outEN1 <= ww_outEN1;
outEN2 <= ww_outEN2;
hsync <= ww_hsync;
vsync <= ww_vsync;
red <= ww_red;
green <= ww_green;
blue <= ww_blue;
outA <= ww_outA;
\outA_\ <= \ww_outA_\;
outB <= ww_outB;
outC <= ww_outC;
outIR <= ww_outIR;
outMIR0A <= ww_outMIR0A;
outMIR0B <= ww_outMIR0B;
outMIR0T <= ww_outMIR0T;
outMIR1ALU <= ww_outMIR1ALU;
outMIR1SH <= ww_outMIR1SH;
outMIR2C <= ww_outMIR2C;
outP <= ww_outP;
outPC <= ww_outPC;
outSH <= ww_outSH;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst9|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\inst9|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst9|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst9|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst9|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst9|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst9|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst9|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst9|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst9|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst9|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a15\ & \inst3|R_rtl_0|auto_generated|ram_block1a14\);

\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2)
& \inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(14) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(15) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a13\ & \inst3|R_rtl_0|auto_generated|ram_block1a12\);

\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2)
& \inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(12) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(13) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a11\ & \inst3|R_rtl_0|auto_generated|ram_block1a10\);

\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2)
& \inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(10) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(11) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a9\ & \inst3|R_rtl_0|auto_generated|ram_block1a8\);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2) & 
\inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(8) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(9) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a7\ & \inst3|R_rtl_0|auto_generated|ram_block1a6\);

\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2) & 
\inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(6) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(7) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a5\ & \inst3|R_rtl_0|auto_generated|ram_block1a4\);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2) & 
\inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(4) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(5) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a3\ & \inst3|R_rtl_0|auto_generated|ram_block1a2\);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2) & 
\inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(2) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(3) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst3|R_rtl_0|auto_generated|ram_block1a1\ & \inst3|R_rtl_0|auto_generated|ram_block1a0~portbdataout\);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst14|Q\(11) & \inst14|Q\(10) & \inst14|Q\(9) & \inst14|Q\(8) & \inst14|Q\(7) & \inst14|Q\(6) & \inst14|Q\(5) & \inst14|Q\(4) & \inst14|Q\(3) & \inst14|Q\(2) & 
\inst14|Q\(1) & \inst14|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(0) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(1) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst3|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|Q\(15) & \inst|Q\(14) & \inst|Q\(13) & \inst|Q\(12) & 
\inst|Q\(11) & \inst|Q\(10) & \inst|Q\(9) & \inst|Q\(8) & \inst|Q\(7) & \inst|Q\(6) & \inst|Q\(5) & \inst|Q\(4) & \inst|Q\(3) & \inst|Q\(2) & \inst|Q\(1) & \inst|Q\(0));

\inst3|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst17|Q\(12) & \inst17|Q\(11) & \inst17|Q\(10) & \inst17|Q\(9) & \inst17|Q\(8) & \inst17|Q\(7));

\inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst11|MIR\(28) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \inst11|MIR\(28) & \~GND~combout\);

\inst3|R_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst3|R_rtl_0|auto_generated|ram_block1a1\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst3|R_rtl_0|auto_generated|ram_block1a2\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst3|R_rtl_0|auto_generated|ram_block1a3\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst3|R_rtl_0|auto_generated|ram_block1a4\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst3|R_rtl_0|auto_generated|ram_block1a5\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst3|R_rtl_0|auto_generated|ram_block1a6\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst3|R_rtl_0|auto_generated|ram_block1a7\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst3|R_rtl_0|auto_generated|ram_block1a8\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst3|R_rtl_0|auto_generated|ram_block1a9\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst3|R_rtl_0|auto_generated|ram_block1a10\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst3|R_rtl_0|auto_generated|ram_block1a11\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst3|R_rtl_0|auto_generated|ram_block1a12\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst3|R_rtl_0|auto_generated|ram_block1a13\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst3|R_rtl_0|auto_generated|ram_block1a14\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst3|R_rtl_0|auto_generated|ram_block1a15\ <= \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\inst19|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(14) <= \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(15) <= \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(12) <= \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(13) <= \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(10) <= \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(11) <= \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(8) <= \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(9) <= \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(6) <= \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(7) <= \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(4) <= \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(5) <= \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(2) <= \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(3) <= \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst19|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|PC\(11) & \inst7|PC\(10) & \inst7|PC\(9) & \inst7|PC\(8) & \inst7|PC\(7) & \inst7|PC\(6) & \inst7|PC\(5) & \inst7|PC\(4) & \inst7|PC\(3) & \inst7|PC\(2)
& \inst7|PC\(1) & \inst7|PC\(0));

\inst19|altsyncram_component|auto_generated|q_a\(0) <= \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst19|altsyncram_component|auto_generated|q_a\(1) <= \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst12|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\inst12|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst12|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst12|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst12|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst12|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst12|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst12|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst12|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst12|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst12|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst3|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|Q\(15) & \inst|Q\(14) & \inst|Q\(13) & \inst|Q\(12) & 
\inst|Q\(11) & \inst|Q\(10) & \inst|Q\(9) & \inst|Q\(8) & \inst|Q\(7) & \inst|Q\(6) & \inst|Q\(5) & \inst|Q\(4) & \inst|Q\(3) & \inst|Q\(2) & \inst|Q\(1) & \inst|Q\(0));

\inst3|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst17|Q\(12) & \inst17|Q\(11) & \inst17|Q\(10) & \inst17|Q\(9) & \inst17|Q\(8) & \inst17|Q\(7));

\inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \inst11|MIR\(26) & \inst11|MIR\(25) & \inst11|MIR\(24) & \inst11|MIR\(23) & \inst11|MIR\(22));

\inst3|R_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst3|R_rtl_1|auto_generated|ram_block1a1\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst3|R_rtl_1|auto_generated|ram_block1a2\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst3|R_rtl_1|auto_generated|ram_block1a3\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst3|R_rtl_1|auto_generated|ram_block1a4\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst3|R_rtl_1|auto_generated|ram_block1a5\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst3|R_rtl_1|auto_generated|ram_block1a6\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst3|R_rtl_1|auto_generated|ram_block1a7\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst3|R_rtl_1|auto_generated|ram_block1a8\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst3|R_rtl_1|auto_generated|ram_block1a9\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst3|R_rtl_1|auto_generated|ram_block1a10\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst3|R_rtl_1|auto_generated|ram_block1a11\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst3|R_rtl_1|auto_generated|ram_block1a12\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst3|R_rtl_1|auto_generated|ram_block1a13\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst3|R_rtl_1|auto_generated|ram_block1a14\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst3|R_rtl_1|auto_generated|ram_block1a15\ <= \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout\ & 
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~3\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~2\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~1\ & \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~0\);

\inst6|inst3|lpm_mult_component|auto_generated|mac_out2~0\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst6|inst3|lpm_mult_component|auto_generated|mac_out2~1\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst6|inst3|lpm_mult_component|auto_generated|mac_out2~2\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst6|inst3|lpm_mult_component|auto_generated|mac_out2~3\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst6|inst3|lpm_mult_component|auto_generated|result\(0) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst6|inst3|lpm_mult_component|auto_generated|result\(1) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst6|inst3|lpm_mult_component|auto_generated|result\(2) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst6|inst3|lpm_mult_component|auto_generated|result\(3) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst6|inst3|lpm_mult_component|auto_generated|result\(4) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst6|inst3|lpm_mult_component|auto_generated|result\(5) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst6|inst3|lpm_mult_component|auto_generated|result\(6) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst6|inst3|lpm_mult_component|auto_generated|result\(7) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst6|inst3|lpm_mult_component|auto_generated|result\(8) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst6|inst3|lpm_mult_component|auto_generated|result\(9) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst6|inst3|lpm_mult_component|auto_generated|result\(10) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst6|inst3|lpm_mult_component|auto_generated|result\(11) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst6|inst3|lpm_mult_component|auto_generated|result\(12) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst6|inst3|lpm_mult_component|auto_generated|result\(13) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst6|inst3|lpm_mult_component|auto_generated|result\(14) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst6|inst3|lpm_mult_component|auto_generated|result\(15) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst6|inst3|lpm_mult_component|auto_generated|result\(16) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst6|inst3|lpm_mult_component|auto_generated|result\(17) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst6|inst3|lpm_mult_component|auto_generated|result\(18) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst6|inst3|lpm_mult_component|auto_generated|result\(19) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst6|inst3|lpm_mult_component|auto_generated|result\(20) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst6|inst3|lpm_mult_component|auto_generated|result\(21) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst6|inst3|lpm_mult_component|auto_generated|result\(22) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst6|inst3|lpm_mult_component|auto_generated|result\(23) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst6|inst3|lpm_mult_component|auto_generated|result\(24) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst6|inst3|lpm_mult_component|auto_generated|result\(25) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst6|inst3|lpm_mult_component|auto_generated|result\(26) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst6|inst3|lpm_mult_component|auto_generated|result\(27) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst6|inst3|lpm_mult_component|auto_generated|result\(28) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst6|inst3|lpm_mult_component|auto_generated|result\(29) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst6|inst3|lpm_mult_component|auto_generated|result\(30) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst6|inst3|lpm_mult_component|auto_generated|result\(31) <= \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\inst4|Q\(15) & \inst4|Q\(14) & \inst4|Q\(13) & \inst4|Q\(12) & \inst4|Q\(11) & \inst4|Q\(10) & \inst4|Q\(9) & \inst4|Q\(8) & \inst4|Q\(7) & \inst4|Q\(6) & 
\inst4|Q\(5) & \inst4|Q\(4) & \inst4|Q\(3) & \inst4|Q\(2) & \inst4|Q\(1) & \inst4|Q\(0) & gnd & gnd);

\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\inst5|Q\(15) & \inst5|Q\(14) & \inst5|Q\(13) & \inst5|Q\(12) & \inst5|Q\(11) & \inst5|Q\(10) & \inst5|Q\(9) & \inst5|Q\(8) & \inst5|Q\(7) & \inst5|Q\(6) & 
\inst5|Q\(5) & \inst5|Q\(4) & \inst5|Q\(3) & \inst5|Q\(2) & \inst5|Q\(1) & \inst5|Q\(0) & gnd & gnd);

\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~0\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~1\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~2\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~3\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31\ <= \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst4|always0~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|always0~0_combout\);

\inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst12|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst6|inst6|Mux16~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst6|inst6|Mux16~0_combout\);

\inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst9|altpll_component|auto_generated|wire_pll1_clk\(2));

\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst9|altpll_component|auto_generated|wire_pll1_clk\(3));

\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst9|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst9|altpll_component|auto_generated|wire_pll1_clk\(1));
\inst13|ALT_INV_Q\(15) <= NOT \inst13|Q\(15);
\inst10|ALT_INV_en1~q\ <= NOT \inst10|en1~q\;
\inst10|ALT_INV_en0~q\ <= NOT \inst10|en0~q\;
\inst15|ALT_INV_Q\(20) <= NOT \inst15|Q\(20);
\inst10|ALT_INV_en0~_wirecell_combout\ <= NOT \inst10|en0~_wirecell_combout\;
\inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;

-- Location: IOOBUF_X7_Y34_N2
\hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Hsync~q\,
	devoe => ww_devoe,
	o => ww_hsync);

-- Location: IOOBUF_X11_Y34_N2
\vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vsync);

-- Location: IOOBUF_X1_Y34_N9
\red~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Red~q\,
	devoe => ww_devoe,
	o => ww_red);

-- Location: IOOBUF_X1_Y34_N2
\green~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Green~q\,
	devoe => ww_devoe,
	o => ww_green);

-- Location: IOOBUF_X7_Y34_N16
\blue~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Blue~q\,
	devoe => ww_devoe,
	o => ww_blue);

-- Location: LCCOMB_X39_Y20_N0
\outCLK1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_outCLK1);

-- Location: LCCOMB_X36_Y22_N0
\outCLK0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_outCLK0);

-- Location: LCCOMB_X37_Y14_N0
\outCLK2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_outCLK2);

-- Location: LCCOMB_X28_Y20_N0
\outCLK3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_outCLK3);

-- Location: LCCOMB_X34_Y19_N0
\outMIR0K~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(21),
	devoe => ww_devoe,
	o => ww_outMIR0K);

-- Location: LCCOMB_X37_Y23_N0
\outEN1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|ALT_INV_en0~q\,
	devoe => ww_devoe,
	o => ww_outEN1);

-- Location: LCCOMB_X37_Y26_N0
\outEN2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|ALT_INV_en1~q\,
	devoe => ww_devoe,
	o => ww_outEN2);

-- Location: LCCOMB_X41_Y21_N0
\outA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(15),
	devoe => ww_devoe,
	o => ww_outA(15));

-- Location: LCCOMB_X37_Y15_N0
\outA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(14),
	devoe => ww_devoe,
	o => ww_outA(14));

-- Location: LCCOMB_X39_Y20_N2
\outA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(13),
	devoe => ww_devoe,
	o => ww_outA(13));

-- Location: LCCOMB_X41_Y16_N0
\outA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(12),
	devoe => ww_devoe,
	o => ww_outA(12));

-- Location: LCCOMB_X41_Y20_N0
\outA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(11),
	devoe => ww_devoe,
	o => ww_outA(11));

-- Location: LCCOMB_X34_Y19_N2
\outA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(10),
	devoe => ww_devoe,
	o => ww_outA(10));

-- Location: LCCOMB_X39_Y20_N4
\outA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(9),
	devoe => ww_devoe,
	o => ww_outA(9));

-- Location: LCCOMB_X40_Y20_N0
\outA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(8),
	devoe => ww_devoe,
	o => ww_outA(8));

-- Location: LCCOMB_X39_Y20_N6
\outA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(7),
	devoe => ww_devoe,
	o => ww_outA(7));

-- Location: LCCOMB_X39_Y20_N8
\outA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(6),
	devoe => ww_devoe,
	o => ww_outA(6));

-- Location: LCCOMB_X28_Y20_N2
\outA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(5),
	devoe => ww_devoe,
	o => ww_outA(5));

-- Location: LCCOMB_X28_Y20_N4
\outA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(4),
	devoe => ww_devoe,
	o => ww_outA(4));

-- Location: LCCOMB_X28_Y20_N6
\outA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(3),
	devoe => ww_devoe,
	o => ww_outA(3));

-- Location: LCCOMB_X28_Y20_N8
\outA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(2),
	devoe => ww_devoe,
	o => ww_outA(2));

-- Location: LCCOMB_X37_Y19_N0
\outA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(1),
	devoe => ww_devoe,
	o => ww_outA(1));

-- Location: LCCOMB_X28_Y20_N10
\outA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|Q\(0),
	devoe => ww_devoe,
	o => ww_outA(0));

-- Location: LCCOMB_X28_Y20_N12
\outA_[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[15]~0_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(15));

-- Location: LCCOMB_X28_Y20_N14
\outA_[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[14]~1_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(14));

-- Location: LCCOMB_X28_Y20_N16
\outA_[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[13]~2_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(13));

-- Location: LCCOMB_X28_Y20_N18
\outA_[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[12]~3_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(12));

-- Location: LCCOMB_X28_Y20_N20
\outA_[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[11]~4_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(11));

-- Location: LCCOMB_X28_Y20_N22
\outA_[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[10]~5_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(10));

-- Location: LCCOMB_X28_Y20_N24
\outA_[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[9]~6_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(9));

-- Location: LCCOMB_X28_Y20_N26
\outA_[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[8]~7_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(8));

-- Location: LCCOMB_X28_Y20_N28
\outA_[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[7]~8_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(7));

-- Location: LCCOMB_X35_Y20_N0
\outA_[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[6]~9_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(6));

-- Location: LCCOMB_X34_Y19_N4
\outA_[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[5]~10_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(5));

-- Location: LCCOMB_X34_Y19_N6
\outA_[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[4]~11_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(4));

-- Location: LCCOMB_X34_Y19_N8
\outA_[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[3]~12_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(3));

-- Location: LCCOMB_X34_Y19_N10
\outA_[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[2]~13_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(2));

-- Location: LCCOMB_X34_Y19_N12
\outA_[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[1]~14_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(1));

-- Location: LCCOMB_X38_Y20_N0
\outA_[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|Q[0]~15_combout\,
	devoe => ww_devoe,
	o => \ww_outA_\(0));

-- Location: LCCOMB_X34_Y19_N14
\outB[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(15),
	devoe => ww_devoe,
	o => ww_outB(15));

-- Location: LCCOMB_X36_Y19_N0
\outB[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(14),
	devoe => ww_devoe,
	o => ww_outB(14));

-- Location: LCCOMB_X34_Y19_N16
\outB[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(13),
	devoe => ww_devoe,
	o => ww_outB(13));

-- Location: LCCOMB_X40_Y18_N0
\outB[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(12),
	devoe => ww_devoe,
	o => ww_outB(12));

-- Location: LCCOMB_X34_Y19_N18
\outB[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(11),
	devoe => ww_devoe,
	o => ww_outB(11));

-- Location: LCCOMB_X41_Y21_N2
\outB[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(10),
	devoe => ww_devoe,
	o => ww_outB(10));

-- Location: LCCOMB_X39_Y21_N0
\outB[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(9),
	devoe => ww_devoe,
	o => ww_outB(9));

-- Location: LCCOMB_X41_Y19_N0
\outB[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(8),
	devoe => ww_devoe,
	o => ww_outB(8));

-- Location: LCCOMB_X34_Y19_N20
\outB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(7),
	devoe => ww_devoe,
	o => ww_outB(7));

-- Location: LCCOMB_X38_Y19_N0
\outB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(6),
	devoe => ww_devoe,
	o => ww_outB(6));

-- Location: LCCOMB_X38_Y19_N2
\outB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(5),
	devoe => ww_devoe,
	o => ww_outB(5));

-- Location: LCCOMB_X36_Y18_N0
\outB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(4),
	devoe => ww_devoe,
	o => ww_outB(4));

-- Location: LCCOMB_X36_Y18_N2
\outB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(3),
	devoe => ww_devoe,
	o => ww_outB(3));

-- Location: LCCOMB_X38_Y20_N2
\outB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(2),
	devoe => ww_devoe,
	o => ww_outB(2));

-- Location: LCCOMB_X36_Y19_N2
\outB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(1),
	devoe => ww_devoe,
	o => ww_outB(1));

-- Location: LCCOMB_X41_Y19_N2
\outB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|Q\(0),
	devoe => ww_devoe,
	o => ww_outB(0));

-- Location: LCCOMB_X36_Y18_N4
\outC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(15),
	devoe => ww_devoe,
	o => ww_outC(15));

-- Location: LCCOMB_X36_Y18_N6
\outC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(14),
	devoe => ww_devoe,
	o => ww_outC(14));

-- Location: LCCOMB_X36_Y18_N8
\outC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(13),
	devoe => ww_devoe,
	o => ww_outC(13));

-- Location: LCCOMB_X34_Y17_N0
\outC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(12),
	devoe => ww_devoe,
	o => ww_outC(12));

-- Location: LCCOMB_X36_Y17_N0
\outC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(11),
	devoe => ww_devoe,
	o => ww_outC(11));

-- Location: LCCOMB_X36_Y18_N10
\outC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(10),
	devoe => ww_devoe,
	o => ww_outC(10));

-- Location: LCCOMB_X35_Y17_N0
\outC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(9),
	devoe => ww_devoe,
	o => ww_outC(9));

-- Location: LCCOMB_X36_Y18_N12
\outC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(8),
	devoe => ww_devoe,
	o => ww_outC(8));

-- Location: LCCOMB_X34_Y17_N2
\outC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(7),
	devoe => ww_devoe,
	o => ww_outC(7));

-- Location: LCCOMB_X29_Y13_N0
\outC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(6),
	devoe => ww_devoe,
	o => ww_outC(6));

-- Location: LCCOMB_X32_Y13_N0
\outC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(5),
	devoe => ww_devoe,
	o => ww_outC(5));

-- Location: LCCOMB_X29_Y13_N2
\outC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(4),
	devoe => ww_devoe,
	o => ww_outC(4));

-- Location: LCCOMB_X31_Y13_N0
\outC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(3),
	devoe => ww_devoe,
	o => ww_outC(3));

-- Location: LCCOMB_X34_Y14_N0
\outC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(2),
	devoe => ww_devoe,
	o => ww_outC(2));

-- Location: LCCOMB_X34_Y17_N4
\outC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(1),
	devoe => ww_devoe,
	o => ww_outC(1));

-- Location: LCCOMB_X31_Y13_N2
\outC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Q\(0),
	devoe => ww_devoe,
	o => ww_outC(0));

-- Location: LCCOMB_X29_Y13_N4
\outIR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(15),
	devoe => ww_devoe,
	o => ww_outIR(15));

-- Location: LCCOMB_X29_Y13_N6
\outIR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(14),
	devoe => ww_devoe,
	o => ww_outIR(14));

-- Location: LCCOMB_X27_Y15_N0
\outIR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(13),
	devoe => ww_devoe,
	o => ww_outIR(13));

-- Location: LCCOMB_X29_Y13_N8
\outIR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(12),
	devoe => ww_devoe,
	o => ww_outIR(12));

-- Location: LCCOMB_X27_Y13_N0
\outIR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(11),
	devoe => ww_devoe,
	o => ww_outIR(11));

-- Location: LCCOMB_X29_Y13_N10
\outIR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(10),
	devoe => ww_devoe,
	o => ww_outIR(10));

-- Location: LCCOMB_X29_Y13_N12
\outIR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(9),
	devoe => ww_devoe,
	o => ww_outIR(9));

-- Location: LCCOMB_X32_Y13_N2
\outIR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(8),
	devoe => ww_devoe,
	o => ww_outIR(8));

-- Location: LCCOMB_X32_Y13_N4
\outIR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(7),
	devoe => ww_devoe,
	o => ww_outIR(7));

-- Location: LCCOMB_X32_Y13_N6
\outIR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(6),
	devoe => ww_devoe,
	o => ww_outIR(6));

-- Location: LCCOMB_X32_Y13_N8
\outIR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(5),
	devoe => ww_devoe,
	o => ww_outIR(5));

-- Location: LCCOMB_X32_Y13_N10
\outIR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(4),
	devoe => ww_devoe,
	o => ww_outIR(4));

-- Location: LCCOMB_X32_Y13_N12
\outIR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(3),
	devoe => ww_devoe,
	o => ww_outIR(3));

-- Location: LCCOMB_X32_Y13_N14
\outIR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(2),
	devoe => ww_devoe,
	o => ww_outIR(2));

-- Location: LCCOMB_X32_Y13_N16
\outIR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(1),
	devoe => ww_devoe,
	o => ww_outIR(1));

-- Location: LCCOMB_X32_Y13_N18
\outIR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Q\(0),
	devoe => ww_devoe,
	o => ww_outIR(0));

-- Location: LCCOMB_X32_Y13_N20
\outMIR0A[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(32),
	devoe => ww_devoe,
	o => ww_outMIR0A(5));

-- Location: LCCOMB_X25_Y21_N0
\outMIR0A[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outMIR0A(4));

-- Location: LCCOMB_X34_Y2_N0
\outMIR0A[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outMIR0A(3));

-- Location: LCCOMB_X32_Y26_N0
\outMIR0A[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outMIR0A(2));

-- Location: LCCOMB_X32_Y13_N22
\outMIR0A[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(32),
	devoe => ww_devoe,
	o => ww_outMIR0A(1));

-- Location: LCCOMB_X35_Y20_N2
\outMIR0A[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outMIR0A(0));

-- Location: LCCOMB_X35_Y20_N4
\outMIR0B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(26),
	devoe => ww_devoe,
	o => ww_outMIR0B(4));

-- Location: LCCOMB_X36_Y20_N0
\outMIR0B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(25),
	devoe => ww_devoe,
	o => ww_outMIR0B(3));

-- Location: LCCOMB_X36_Y20_N2
\outMIR0B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(24),
	devoe => ww_devoe,
	o => ww_outMIR0B(2));

-- Location: LCCOMB_X35_Y20_N6
\outMIR0B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(23),
	devoe => ww_devoe,
	o => ww_outMIR0B(1));

-- Location: LCCOMB_X36_Y20_N4
\outMIR0B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(22),
	devoe => ww_devoe,
	o => ww_outMIR0B(0));

-- Location: LCCOMB_X34_Y19_N22
\outMIR0T[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(6),
	devoe => ww_devoe,
	o => ww_outMIR0T(6));

-- Location: LCCOMB_X35_Y20_N8
\outMIR0T[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(5),
	devoe => ww_devoe,
	o => ww_outMIR0T(5));

-- Location: LCCOMB_X36_Y20_N6
\outMIR0T[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(4),
	devoe => ww_devoe,
	o => ww_outMIR0T(4));

-- Location: LCCOMB_X36_Y20_N8
\outMIR0T[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(3),
	devoe => ww_devoe,
	o => ww_outMIR0T(3));

-- Location: LCCOMB_X34_Y22_N0
\outMIR0T[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(2),
	devoe => ww_devoe,
	o => ww_outMIR0T(2));

-- Location: LCCOMB_X35_Y20_N10
\outMIR0T[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(1),
	devoe => ww_devoe,
	o => ww_outMIR0T(1));

-- Location: LCCOMB_X32_Y13_N24
\outMIR0T[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst15|Q\(32),
	devoe => ww_devoe,
	o => ww_outMIR0T(0));

-- Location: LCCOMB_X34_Y19_N24
\outMIR1ALU[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(18),
	devoe => ww_devoe,
	o => ww_outMIR1ALU(3));

-- Location: LCCOMB_X36_Y20_N10
\outMIR1ALU[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(17),
	devoe => ww_devoe,
	o => ww_outMIR1ALU(2));

-- Location: LCCOMB_X35_Y17_N2
\outMIR1ALU[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(16),
	devoe => ww_devoe,
	o => ww_outMIR1ALU(1));

-- Location: LCCOMB_X34_Y17_N6
\outMIR1ALU[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(15),
	devoe => ww_devoe,
	o => ww_outMIR1ALU(0));

-- Location: LCCOMB_X34_Y17_N8
\outMIR1SH[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(14),
	devoe => ww_devoe,
	o => ww_outMIR1SH(1));

-- Location: LCCOMB_X34_Y17_N10
\outMIR1SH[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Q\(13),
	devoe => ww_devoe,
	o => ww_outMIR1SH(0));

-- Location: LCCOMB_X34_Y17_N12
\outMIR2C[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(12),
	devoe => ww_devoe,
	o => ww_outMIR2C(5));

-- Location: LCCOMB_X34_Y17_N14
\outMIR2C[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(11),
	devoe => ww_devoe,
	o => ww_outMIR2C(4));

-- Location: LCCOMB_X34_Y19_N26
\outMIR2C[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(10),
	devoe => ww_devoe,
	o => ww_outMIR2C(3));

-- Location: LCCOMB_X34_Y17_N16
\outMIR2C[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(9),
	devoe => ww_devoe,
	o => ww_outMIR2C(2));

-- Location: LCCOMB_X34_Y17_N18
\outMIR2C[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(8),
	devoe => ww_devoe,
	o => ww_outMIR2C(1));

-- Location: LCCOMB_X34_Y17_N20
\outMIR2C[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Q\(7),
	devoe => ww_devoe,
	o => ww_outMIR2C(0));

-- Location: LCCOMB_X34_Y15_N0
\outP[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_outP(15));

-- Location: LCCOMB_X21_Y11_N0
\outP[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_outP(14));

-- Location: LCCOMB_X34_Y10_N0
\outP[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_outP(13));

-- Location: LCCOMB_X32_Y11_N0
\outP[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_outP(12));

-- Location: LCCOMB_X34_Y14_N2
\outP[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_outP(11));

-- Location: LCCOMB_X34_Y17_N22
\outP[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_outP(10));

-- Location: LCCOMB_X23_Y16_N0
\outP[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_outP(9));

-- Location: LCCOMB_X21_Y14_N0
\outP[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_outP(8));

-- Location: LCCOMB_X25_Y13_N0
\outP[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_outP(7));

-- Location: LCCOMB_X25_Y13_N2
\outP[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_outP(6));

-- Location: LCCOMB_X25_Y13_N4
\outP[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_outP(5));

-- Location: LCCOMB_X25_Y13_N6
\outP[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_outP(4));

-- Location: LCCOMB_X26_Y13_N0
\outP[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_outP(3));

-- Location: LCCOMB_X32_Y13_N26
\outP[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_outP(2));

-- Location: LCCOMB_X23_Y13_N0
\outP[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_outP(1));

-- Location: LCCOMB_X25_Y13_N8
\outP[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_outP(0));

-- Location: LCCOMB_X25_Y13_N10
\outPC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(11),
	devoe => ww_devoe,
	o => ww_outPC(11));

-- Location: LCCOMB_X25_Y13_N12
\outPC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(10),
	devoe => ww_devoe,
	o => ww_outPC(10));

-- Location: LCCOMB_X24_Y12_N0
\outPC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(9),
	devoe => ww_devoe,
	o => ww_outPC(9));

-- Location: LCCOMB_X25_Y13_N14
\outPC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(8),
	devoe => ww_devoe,
	o => ww_outPC(8));

-- Location: LCCOMB_X23_Y11_N0
\outPC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(7),
	devoe => ww_devoe,
	o => ww_outPC(7));

-- Location: LCCOMB_X25_Y13_N16
\outPC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(6),
	devoe => ww_devoe,
	o => ww_outPC(6));

-- Location: LCCOMB_X25_Y13_N18
\outPC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(5),
	devoe => ww_devoe,
	o => ww_outPC(5));

-- Location: LCCOMB_X28_Y11_N0
\outPC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(4),
	devoe => ww_devoe,
	o => ww_outPC(4));

-- Location: LCCOMB_X35_Y17_N4
\outPC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(3),
	devoe => ww_devoe,
	o => ww_outPC(3));

-- Location: LCCOMB_X30_Y12_N0
\outPC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(2),
	devoe => ww_devoe,
	o => ww_outPC(2));

-- Location: LCCOMB_X32_Y11_N2
\outPC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(1),
	devoe => ww_devoe,
	o => ww_outPC(1));

-- Location: LCCOMB_X30_Y12_N2
\outPC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PC\(0),
	devoe => ww_devoe,
	o => ww_outPC(0));

-- Location: LCCOMB_X32_Y13_N28
\outSH[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_outSH(15));

-- Location: LCCOMB_X31_Y13_N4
\outSH[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux1~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(14));

-- Location: LCCOMB_X32_Y13_N30
\outSH[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux2~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(13));

-- Location: LCCOMB_X30_Y12_N4
\outSH[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux3~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(12));

-- Location: LCCOMB_X31_Y12_N0
\outSH[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(11));

-- Location: LCCOMB_X29_Y12_N0
\outSH[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(10));

-- Location: LCCOMB_X28_Y12_N0
\outSH[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux6~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(9));

-- Location: LCCOMB_X28_Y12_N2
\outSH[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux7~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(8));

-- Location: LCCOMB_X30_Y13_N0
\outSH[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux8~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(7));

-- Location: LCCOMB_X30_Y13_N2
\outSH[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux9~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(6));

-- Location: LCCOMB_X30_Y12_N6
\outSH[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux10~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(5));

-- Location: LCCOMB_X30_Y12_N8
\outSH[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux11~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(4));

-- Location: LCCOMB_X34_Y17_N24
\outSH[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux12~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(3));

-- Location: LCCOMB_X30_Y12_N10
\outSH[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux13~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(2));

-- Location: LCCOMB_X30_Y12_N12
\outSH[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux14~1_combout\,
	devoe => ww_devoe,
	o => ww_outSH(1));

-- Location: LCCOMB_X32_Y11_N4
\outSH[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux15~0_combout\,
	devoe => ww_devoe,
	o => ww_outSH(0));

-- Location: IOIBUF_X27_Y0_N22
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\inst12|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst12|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst12|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst12|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst12|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y32_N0
\inst8|horiz_count[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[0]~16_combout\ = \inst8|horiz_count\(0) $ (VCC)
-- \inst8|horiz_count[0]~17\ = CARRY(\inst8|horiz_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(0),
	datad => VCC,
	combout => \inst8|horiz_count[0]~16_combout\,
	cout => \inst8|horiz_count[0]~17\);

-- Location: LCCOMB_X12_Y32_N12
\inst8|horiz_count[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[6]~28_combout\ = (\inst8|horiz_count\(6) & (\inst8|horiz_count[5]~27\ $ (GND))) # (!\inst8|horiz_count\(6) & (!\inst8|horiz_count[5]~27\ & VCC))
-- \inst8|horiz_count[6]~29\ = CARRY((\inst8|horiz_count\(6) & !\inst8|horiz_count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(6),
	datad => VCC,
	cin => \inst8|horiz_count[5]~27\,
	combout => \inst8|horiz_count[6]~28_combout\,
	cout => \inst8|horiz_count[6]~29\);

-- Location: LCCOMB_X12_Y32_N14
\inst8|horiz_count[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[7]~30_combout\ = (\inst8|horiz_count\(7) & (!\inst8|horiz_count[6]~29\)) # (!\inst8|horiz_count\(7) & ((\inst8|horiz_count[6]~29\) # (GND)))
-- \inst8|horiz_count[7]~31\ = CARRY((!\inst8|horiz_count[6]~29\) # (!\inst8|horiz_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(7),
	datad => VCC,
	cin => \inst8|horiz_count[6]~29\,
	combout => \inst8|horiz_count[7]~30_combout\,
	cout => \inst8|horiz_count[7]~31\);

-- Location: FF_X12_Y32_N15
\inst8|horiz_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[7]~30_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(7));

-- Location: LCCOMB_X11_Y32_N16
\inst8|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~0_combout\ = (!\inst8|horiz_count\(6) & (!\inst8|horiz_count\(5) & !\inst8|horiz_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(6),
	datac => \inst8|horiz_count\(5),
	datad => \inst8|horiz_count\(7),
	combout => \inst8|LessThan0~0_combout\);

-- Location: LCCOMB_X11_Y32_N22
\inst8|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~1_combout\ = (((!\inst8|horiz_count\(1)) # (!\inst8|horiz_count\(0))) # (!\inst8|horiz_count\(4))) # (!\inst8|horiz_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(2),
	datab => \inst8|horiz_count\(4),
	datac => \inst8|horiz_count\(0),
	datad => \inst8|horiz_count\(1),
	combout => \inst8|LessThan0~1_combout\);

-- Location: LCCOMB_X11_Y32_N8
\inst8|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~2_combout\ = (\inst8|LessThan0~0_combout\ & ((\inst8|LessThan0~1_combout\) # (!\inst8|horiz_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|LessThan0~0_combout\,
	datac => \inst8|LessThan0~1_combout\,
	datad => \inst8|horiz_count\(3),
	combout => \inst8|LessThan0~2_combout\);

-- Location: LCCOMB_X12_Y32_N16
\inst8|horiz_count[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[8]~32_combout\ = (\inst8|horiz_count\(8) & (\inst8|horiz_count[7]~31\ $ (GND))) # (!\inst8|horiz_count\(8) & (!\inst8|horiz_count[7]~31\ & VCC))
-- \inst8|horiz_count[8]~33\ = CARRY((\inst8|horiz_count\(8) & !\inst8|horiz_count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(8),
	datad => VCC,
	cin => \inst8|horiz_count[7]~31\,
	combout => \inst8|horiz_count[8]~32_combout\,
	cout => \inst8|horiz_count[8]~33\);

-- Location: FF_X12_Y32_N17
\inst8|horiz_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[8]~32_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(8));

-- Location: LCCOMB_X12_Y32_N18
\inst8|horiz_count[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[9]~34_combout\ = (\inst8|horiz_count\(9) & (!\inst8|horiz_count[8]~33\)) # (!\inst8|horiz_count\(9) & ((\inst8|horiz_count[8]~33\) # (GND)))
-- \inst8|horiz_count[9]~35\ = CARRY((!\inst8|horiz_count[8]~33\) # (!\inst8|horiz_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(9),
	datad => VCC,
	cin => \inst8|horiz_count[8]~33\,
	combout => \inst8|horiz_count[9]~34_combout\,
	cout => \inst8|horiz_count[9]~35\);

-- Location: FF_X12_Y32_N19
\inst8|horiz_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[9]~34_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(9));

-- Location: LCCOMB_X12_Y32_N20
\inst8|horiz_count[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[10]~36_combout\ = (\inst8|horiz_count\(10) & (\inst8|horiz_count[9]~35\ $ (GND))) # (!\inst8|horiz_count\(10) & (!\inst8|horiz_count[9]~35\ & VCC))
-- \inst8|horiz_count[10]~37\ = CARRY((\inst8|horiz_count\(10) & !\inst8|horiz_count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(10),
	datad => VCC,
	cin => \inst8|horiz_count[9]~35\,
	combout => \inst8|horiz_count[10]~36_combout\,
	cout => \inst8|horiz_count[10]~37\);

-- Location: FF_X12_Y32_N21
\inst8|horiz_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[10]~36_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(10));

-- Location: LCCOMB_X12_Y32_N22
\inst8|horiz_count[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[11]~38_combout\ = (\inst8|horiz_count\(11) & (!\inst8|horiz_count[10]~37\)) # (!\inst8|horiz_count\(11) & ((\inst8|horiz_count[10]~37\) # (GND)))
-- \inst8|horiz_count[11]~39\ = CARRY((!\inst8|horiz_count[10]~37\) # (!\inst8|horiz_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(11),
	datad => VCC,
	cin => \inst8|horiz_count[10]~37\,
	combout => \inst8|horiz_count[11]~38_combout\,
	cout => \inst8|horiz_count[11]~39\);

-- Location: FF_X12_Y32_N23
\inst8|horiz_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[11]~38_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(11));

-- Location: LCCOMB_X12_Y32_N24
\inst8|horiz_count[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[12]~40_combout\ = (\inst8|horiz_count\(12) & (\inst8|horiz_count[11]~39\ $ (GND))) # (!\inst8|horiz_count\(12) & (!\inst8|horiz_count[11]~39\ & VCC))
-- \inst8|horiz_count[12]~41\ = CARRY((\inst8|horiz_count\(12) & !\inst8|horiz_count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(12),
	datad => VCC,
	cin => \inst8|horiz_count[11]~39\,
	combout => \inst8|horiz_count[12]~40_combout\,
	cout => \inst8|horiz_count[12]~41\);

-- Location: FF_X12_Y32_N25
\inst8|horiz_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[12]~40_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(12));

-- Location: LCCOMB_X12_Y32_N26
\inst8|horiz_count[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[13]~42_combout\ = (\inst8|horiz_count\(13) & (!\inst8|horiz_count[12]~41\)) # (!\inst8|horiz_count\(13) & ((\inst8|horiz_count[12]~41\) # (GND)))
-- \inst8|horiz_count[13]~43\ = CARRY((!\inst8|horiz_count[12]~41\) # (!\inst8|horiz_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(13),
	datad => VCC,
	cin => \inst8|horiz_count[12]~41\,
	combout => \inst8|horiz_count[13]~42_combout\,
	cout => \inst8|horiz_count[13]~43\);

-- Location: FF_X12_Y32_N27
\inst8|horiz_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[13]~42_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(13));

-- Location: LCCOMB_X11_Y32_N18
\inst18|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan1~0_combout\ = (!\inst8|horiz_count\(13) & (!\inst8|horiz_count\(12) & (!\inst8|horiz_count\(10) & !\inst8|horiz_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(13),
	datab => \inst8|horiz_count\(12),
	datac => \inst8|horiz_count\(10),
	datad => \inst8|horiz_count\(11),
	combout => \inst18|LessThan1~0_combout\);

-- Location: LCCOMB_X12_Y32_N28
\inst8|horiz_count[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[14]~44_combout\ = (\inst8|horiz_count\(14) & (\inst8|horiz_count[13]~43\ $ (GND))) # (!\inst8|horiz_count\(14) & (!\inst8|horiz_count[13]~43\ & VCC))
-- \inst8|horiz_count[14]~45\ = CARRY((\inst8|horiz_count\(14) & !\inst8|horiz_count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(14),
	datad => VCC,
	cin => \inst8|horiz_count[13]~43\,
	combout => \inst8|horiz_count[14]~44_combout\,
	cout => \inst8|horiz_count[14]~45\);

-- Location: FF_X12_Y32_N29
\inst8|horiz_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[14]~44_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(14));

-- Location: LCCOMB_X12_Y32_N30
\inst8|horiz_count[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[15]~46_combout\ = \inst8|horiz_count\(15) $ (\inst8|horiz_count[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(15),
	cin => \inst8|horiz_count[14]~45\,
	combout => \inst8|horiz_count[15]~46_combout\);

-- Location: FF_X12_Y32_N31
\inst8|horiz_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[15]~46_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(15));

-- Location: LCCOMB_X11_Y32_N4
\inst18|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan1~1_combout\ = (\inst18|LessThan1~0_combout\ & (!\inst8|horiz_count\(15) & !\inst8|horiz_count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|LessThan1~0_combout\,
	datac => \inst8|horiz_count\(15),
	datad => \inst8|horiz_count\(14),
	combout => \inst18|LessThan1~1_combout\);

-- Location: LCCOMB_X11_Y32_N2
\inst8|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~3_combout\ = ((!\inst8|LessThan0~2_combout\ & (\inst8|horiz_count\(9) & \inst8|horiz_count\(8)))) # (!\inst18|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LessThan0~2_combout\,
	datab => \inst8|horiz_count\(9),
	datac => \inst18|LessThan1~1_combout\,
	datad => \inst8|horiz_count\(8),
	combout => \inst8|LessThan0~3_combout\);

-- Location: FF_X12_Y32_N1
\inst8|horiz_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[0]~16_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(0));

-- Location: LCCOMB_X12_Y32_N2
\inst8|horiz_count[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[1]~18_combout\ = (\inst8|horiz_count\(1) & (!\inst8|horiz_count[0]~17\)) # (!\inst8|horiz_count\(1) & ((\inst8|horiz_count[0]~17\) # (GND)))
-- \inst8|horiz_count[1]~19\ = CARRY((!\inst8|horiz_count[0]~17\) # (!\inst8|horiz_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(1),
	datad => VCC,
	cin => \inst8|horiz_count[0]~17\,
	combout => \inst8|horiz_count[1]~18_combout\,
	cout => \inst8|horiz_count[1]~19\);

-- Location: FF_X12_Y32_N3
\inst8|horiz_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[1]~18_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(1));

-- Location: LCCOMB_X12_Y32_N4
\inst8|horiz_count[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[2]~20_combout\ = (\inst8|horiz_count\(2) & (\inst8|horiz_count[1]~19\ $ (GND))) # (!\inst8|horiz_count\(2) & (!\inst8|horiz_count[1]~19\ & VCC))
-- \inst8|horiz_count[2]~21\ = CARRY((\inst8|horiz_count\(2) & !\inst8|horiz_count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(2),
	datad => VCC,
	cin => \inst8|horiz_count[1]~19\,
	combout => \inst8|horiz_count[2]~20_combout\,
	cout => \inst8|horiz_count[2]~21\);

-- Location: FF_X12_Y32_N5
\inst8|horiz_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[2]~20_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(2));

-- Location: LCCOMB_X12_Y32_N6
\inst8|horiz_count[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[3]~22_combout\ = (\inst8|horiz_count\(3) & (!\inst8|horiz_count[2]~21\)) # (!\inst8|horiz_count\(3) & ((\inst8|horiz_count[2]~21\) # (GND)))
-- \inst8|horiz_count[3]~23\ = CARRY((!\inst8|horiz_count[2]~21\) # (!\inst8|horiz_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(3),
	datad => VCC,
	cin => \inst8|horiz_count[2]~21\,
	combout => \inst8|horiz_count[3]~22_combout\,
	cout => \inst8|horiz_count[3]~23\);

-- Location: FF_X12_Y32_N7
\inst8|horiz_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[3]~22_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(3));

-- Location: LCCOMB_X12_Y32_N8
\inst8|horiz_count[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[4]~24_combout\ = (\inst8|horiz_count\(4) & (\inst8|horiz_count[3]~23\ $ (GND))) # (!\inst8|horiz_count\(4) & (!\inst8|horiz_count[3]~23\ & VCC))
-- \inst8|horiz_count[4]~25\ = CARRY((\inst8|horiz_count\(4) & !\inst8|horiz_count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(4),
	datad => VCC,
	cin => \inst8|horiz_count[3]~23\,
	combout => \inst8|horiz_count[4]~24_combout\,
	cout => \inst8|horiz_count[4]~25\);

-- Location: FF_X12_Y32_N9
\inst8|horiz_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[4]~24_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(4));

-- Location: LCCOMB_X12_Y32_N10
\inst8|horiz_count[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|horiz_count[5]~26_combout\ = (\inst8|horiz_count\(5) & (!\inst8|horiz_count[4]~25\)) # (!\inst8|horiz_count\(5) & ((\inst8|horiz_count[4]~25\) # (GND)))
-- \inst8|horiz_count[5]~27\ = CARRY((!\inst8|horiz_count[4]~25\) # (!\inst8|horiz_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(5),
	datad => VCC,
	cin => \inst8|horiz_count[4]~25\,
	combout => \inst8|horiz_count[5]~26_combout\,
	cout => \inst8|horiz_count[5]~27\);

-- Location: FF_X12_Y32_N11
\inst8|horiz_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[5]~26_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(5));

-- Location: FF_X12_Y32_N13
\inst8|horiz_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|horiz_count[6]~28_combout\,
	sclr => \inst8|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|horiz_count\(6));

-- Location: LCCOMB_X11_Y32_N26
\inst18|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan1~2_combout\ = (!\inst8|horiz_count\(9) & (!\inst8|horiz_count\(8) & ((!\inst8|horiz_count\(5)) # (!\inst8|horiz_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|horiz_count\(6),
	datab => \inst8|horiz_count\(9),
	datac => \inst8|horiz_count\(5),
	datad => \inst8|horiz_count\(8),
	combout => \inst18|LessThan1~2_combout\);

-- Location: LCCOMB_X11_Y32_N24
\inst18|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan1~3_combout\ = (\inst18|LessThan1~2_combout\ & (\inst18|LessThan1~1_combout\ & !\inst8|horiz_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan1~2_combout\,
	datab => \inst18|LessThan1~1_combout\,
	datac => \inst8|horiz_count\(7),
	combout => \inst18|LessThan1~3_combout\);

-- Location: FF_X11_Y32_N25
\inst18|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|Hsync~q\);

-- Location: LCCOMB_X10_Y31_N0
\inst8|vert_count[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[0]~16_combout\ = \inst8|vert_count\(0) $ (VCC)
-- \inst8|vert_count[0]~17\ = CARRY(\inst8|vert_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(0),
	datad => VCC,
	combout => \inst8|vert_count[0]~16_combout\,
	cout => \inst8|vert_count[0]~17\);

-- Location: LCCOMB_X10_Y31_N12
\inst8|vert_count[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[6]~28_combout\ = (\inst8|vert_count\(6) & (\inst8|vert_count[5]~27\ $ (GND))) # (!\inst8|vert_count\(6) & (!\inst8|vert_count[5]~27\ & VCC))
-- \inst8|vert_count[6]~29\ = CARRY((\inst8|vert_count\(6) & !\inst8|vert_count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(6),
	datad => VCC,
	cin => \inst8|vert_count[5]~27\,
	combout => \inst8|vert_count[6]~28_combout\,
	cout => \inst8|vert_count[6]~29\);

-- Location: LCCOMB_X10_Y31_N14
\inst8|vert_count[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[7]~30_combout\ = (\inst8|vert_count\(7) & (!\inst8|vert_count[6]~29\)) # (!\inst8|vert_count\(7) & ((\inst8|vert_count[6]~29\) # (GND)))
-- \inst8|vert_count[7]~31\ = CARRY((!\inst8|vert_count[6]~29\) # (!\inst8|vert_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(7),
	datad => VCC,
	cin => \inst8|vert_count[6]~29\,
	combout => \inst8|vert_count[7]~30_combout\,
	cout => \inst8|vert_count[7]~31\);

-- Location: LCCOMB_X14_Y32_N16
\inst8|enable_Vert~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|enable_Vert~feeder_combout\ = \inst8|LessThan0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|LessThan0~3_combout\,
	combout => \inst8|enable_Vert~feeder_combout\);

-- Location: FF_X14_Y32_N17
\inst8|enable_Vert\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|enable_Vert~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|enable_Vert~q\);

-- Location: FF_X10_Y31_N15
\inst8|vert_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[7]~30_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(7));

-- Location: LCCOMB_X10_Y31_N16
\inst8|vert_count[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[8]~32_combout\ = (\inst8|vert_count\(8) & (\inst8|vert_count[7]~31\ $ (GND))) # (!\inst8|vert_count\(8) & (!\inst8|vert_count[7]~31\ & VCC))
-- \inst8|vert_count[8]~33\ = CARRY((\inst8|vert_count\(8) & !\inst8|vert_count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(8),
	datad => VCC,
	cin => \inst8|vert_count[7]~31\,
	combout => \inst8|vert_count[8]~32_combout\,
	cout => \inst8|vert_count[8]~33\);

-- Location: FF_X10_Y31_N17
\inst8|vert_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[8]~32_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(8));

-- Location: LCCOMB_X10_Y31_N18
\inst8|vert_count[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[9]~34_combout\ = (\inst8|vert_count\(9) & (!\inst8|vert_count[8]~33\)) # (!\inst8|vert_count\(9) & ((\inst8|vert_count[8]~33\) # (GND)))
-- \inst8|vert_count[9]~35\ = CARRY((!\inst8|vert_count[8]~33\) # (!\inst8|vert_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(9),
	datad => VCC,
	cin => \inst8|vert_count[8]~33\,
	combout => \inst8|vert_count[9]~34_combout\,
	cout => \inst8|vert_count[9]~35\);

-- Location: FF_X10_Y31_N19
\inst8|vert_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[9]~34_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(9));

-- Location: LCCOMB_X10_Y31_N20
\inst8|vert_count[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[10]~36_combout\ = (\inst8|vert_count\(10) & (\inst8|vert_count[9]~35\ $ (GND))) # (!\inst8|vert_count\(10) & (!\inst8|vert_count[9]~35\ & VCC))
-- \inst8|vert_count[10]~37\ = CARRY((\inst8|vert_count\(10) & !\inst8|vert_count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(10),
	datad => VCC,
	cin => \inst8|vert_count[9]~35\,
	combout => \inst8|vert_count[10]~36_combout\,
	cout => \inst8|vert_count[10]~37\);

-- Location: FF_X10_Y31_N21
\inst8|vert_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[10]~36_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(10));

-- Location: LCCOMB_X10_Y31_N22
\inst8|vert_count[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[11]~38_combout\ = (\inst8|vert_count\(11) & (!\inst8|vert_count[10]~37\)) # (!\inst8|vert_count\(11) & ((\inst8|vert_count[10]~37\) # (GND)))
-- \inst8|vert_count[11]~39\ = CARRY((!\inst8|vert_count[10]~37\) # (!\inst8|vert_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(11),
	datad => VCC,
	cin => \inst8|vert_count[10]~37\,
	combout => \inst8|vert_count[11]~38_combout\,
	cout => \inst8|vert_count[11]~39\);

-- Location: FF_X10_Y31_N23
\inst8|vert_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[11]~38_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(11));

-- Location: LCCOMB_X10_Y31_N24
\inst8|vert_count[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[12]~40_combout\ = (\inst8|vert_count\(12) & (\inst8|vert_count[11]~39\ $ (GND))) # (!\inst8|vert_count\(12) & (!\inst8|vert_count[11]~39\ & VCC))
-- \inst8|vert_count[12]~41\ = CARRY((\inst8|vert_count\(12) & !\inst8|vert_count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(12),
	datad => VCC,
	cin => \inst8|vert_count[11]~39\,
	combout => \inst8|vert_count[12]~40_combout\,
	cout => \inst8|vert_count[12]~41\);

-- Location: FF_X10_Y31_N25
\inst8|vert_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[12]~40_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(12));

-- Location: LCCOMB_X10_Y31_N26
\inst8|vert_count[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[13]~42_combout\ = (\inst8|vert_count\(13) & (!\inst8|vert_count[12]~41\)) # (!\inst8|vert_count\(13) & ((\inst8|vert_count[12]~41\) # (GND)))
-- \inst8|vert_count[13]~43\ = CARRY((!\inst8|vert_count[12]~41\) # (!\inst8|vert_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(13),
	datad => VCC,
	cin => \inst8|vert_count[12]~41\,
	combout => \inst8|vert_count[13]~42_combout\,
	cout => \inst8|vert_count[13]~43\);

-- Location: FF_X10_Y31_N27
\inst8|vert_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[13]~42_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(13));

-- Location: LCCOMB_X10_Y31_N28
\inst8|vert_count[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[14]~44_combout\ = (\inst8|vert_count\(14) & (\inst8|vert_count[13]~43\ $ (GND))) # (!\inst8|vert_count\(14) & (!\inst8|vert_count[13]~43\ & VCC))
-- \inst8|vert_count[14]~45\ = CARRY((\inst8|vert_count\(14) & !\inst8|vert_count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(14),
	datad => VCC,
	cin => \inst8|vert_count[13]~43\,
	combout => \inst8|vert_count[14]~44_combout\,
	cout => \inst8|vert_count[14]~45\);

-- Location: FF_X10_Y31_N29
\inst8|vert_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[14]~44_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(14));

-- Location: LCCOMB_X10_Y31_N30
\inst8|vert_count[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[15]~46_combout\ = \inst8|vert_count\(15) $ (\inst8|vert_count[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(15),
	cin => \inst8|vert_count[14]~45\,
	combout => \inst8|vert_count[15]~46_combout\);

-- Location: FF_X10_Y31_N31
\inst8|vert_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[15]~46_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(15));

-- Location: LCCOMB_X11_Y31_N4
\inst8|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~0_combout\ = (!\inst8|vert_count\(12) & (!\inst8|vert_count\(11) & (!\inst8|vert_count\(13) & !\inst8|vert_count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(12),
	datab => \inst8|vert_count\(11),
	datac => \inst8|vert_count\(13),
	datad => \inst8|vert_count\(10),
	combout => \inst8|LessThan1~0_combout\);

-- Location: LCCOMB_X11_Y31_N18
\inst8|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~1_combout\ = (!\inst8|vert_count\(15) & (\inst8|LessThan1~0_combout\ & !\inst8|vert_count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(15),
	datac => \inst8|LessThan1~0_combout\,
	datad => \inst8|vert_count\(14),
	combout => \inst8|LessThan1~1_combout\);

-- Location: LCCOMB_X11_Y31_N8
\inst8|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~2_combout\ = (!\inst8|vert_count\(4) & ((!\inst8|vert_count\(3)) # (!\inst8|vert_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(2),
	datac => \inst8|vert_count\(3),
	datad => \inst8|vert_count\(4),
	combout => \inst8|LessThan1~2_combout\);

-- Location: LCCOMB_X11_Y31_N6
\inst8|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~3_combout\ = ((\inst8|vert_count\(9) & ((!\inst8|LessThan1~2_combout\) # (!\inst18|LessThan6~0_combout\)))) # (!\inst8|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan6~0_combout\,
	datab => \inst8|LessThan1~1_combout\,
	datac => \inst8|LessThan1~2_combout\,
	datad => \inst8|vert_count\(9),
	combout => \inst8|LessThan1~3_combout\);

-- Location: FF_X10_Y31_N1
\inst8|vert_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[0]~16_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(0));

-- Location: LCCOMB_X10_Y31_N2
\inst8|vert_count[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[1]~18_combout\ = (\inst8|vert_count\(1) & (!\inst8|vert_count[0]~17\)) # (!\inst8|vert_count\(1) & ((\inst8|vert_count[0]~17\) # (GND)))
-- \inst8|vert_count[1]~19\ = CARRY((!\inst8|vert_count[0]~17\) # (!\inst8|vert_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(1),
	datad => VCC,
	cin => \inst8|vert_count[0]~17\,
	combout => \inst8|vert_count[1]~18_combout\,
	cout => \inst8|vert_count[1]~19\);

-- Location: FF_X10_Y31_N3
\inst8|vert_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[1]~18_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(1));

-- Location: LCCOMB_X10_Y31_N4
\inst8|vert_count[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[2]~20_combout\ = (\inst8|vert_count\(2) & (\inst8|vert_count[1]~19\ $ (GND))) # (!\inst8|vert_count\(2) & (!\inst8|vert_count[1]~19\ & VCC))
-- \inst8|vert_count[2]~21\ = CARRY((\inst8|vert_count\(2) & !\inst8|vert_count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(2),
	datad => VCC,
	cin => \inst8|vert_count[1]~19\,
	combout => \inst8|vert_count[2]~20_combout\,
	cout => \inst8|vert_count[2]~21\);

-- Location: FF_X10_Y31_N5
\inst8|vert_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[2]~20_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(2));

-- Location: LCCOMB_X10_Y31_N6
\inst8|vert_count[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[3]~22_combout\ = (\inst8|vert_count\(3) & (!\inst8|vert_count[2]~21\)) # (!\inst8|vert_count\(3) & ((\inst8|vert_count[2]~21\) # (GND)))
-- \inst8|vert_count[3]~23\ = CARRY((!\inst8|vert_count[2]~21\) # (!\inst8|vert_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(3),
	datad => VCC,
	cin => \inst8|vert_count[2]~21\,
	combout => \inst8|vert_count[3]~22_combout\,
	cout => \inst8|vert_count[3]~23\);

-- Location: FF_X10_Y31_N7
\inst8|vert_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[3]~22_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(3));

-- Location: LCCOMB_X10_Y31_N8
\inst8|vert_count[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[4]~24_combout\ = (\inst8|vert_count\(4) & (\inst8|vert_count[3]~23\ $ (GND))) # (!\inst8|vert_count\(4) & (!\inst8|vert_count[3]~23\ & VCC))
-- \inst8|vert_count[4]~25\ = CARRY((\inst8|vert_count\(4) & !\inst8|vert_count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|vert_count\(4),
	datad => VCC,
	cin => \inst8|vert_count[3]~23\,
	combout => \inst8|vert_count[4]~24_combout\,
	cout => \inst8|vert_count[4]~25\);

-- Location: FF_X10_Y31_N9
\inst8|vert_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[4]~24_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(4));

-- Location: LCCOMB_X10_Y31_N10
\inst8|vert_count[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|vert_count[5]~26_combout\ = (\inst8|vert_count\(5) & (!\inst8|vert_count[4]~25\)) # (!\inst8|vert_count\(5) & ((\inst8|vert_count[4]~25\) # (GND)))
-- \inst8|vert_count[5]~27\ = CARRY((!\inst8|vert_count[4]~25\) # (!\inst8|vert_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(5),
	datad => VCC,
	cin => \inst8|vert_count[4]~25\,
	combout => \inst8|vert_count[5]~26_combout\,
	cout => \inst8|vert_count[5]~27\);

-- Location: FF_X10_Y31_N11
\inst8|vert_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[5]~26_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(5));

-- Location: FF_X10_Y31_N13
\inst8|vert_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst8|vert_count[6]~28_combout\,
	sclr => \inst8|LessThan1~3_combout\,
	ena => \inst8|enable_Vert~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|vert_count\(6));

-- Location: LCCOMB_X11_Y31_N12
\inst18|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan6~0_combout\ = (!\inst8|vert_count\(6) & (!\inst8|vert_count\(7) & (!\inst8|vert_count\(8) & !\inst8|vert_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(6),
	datab => \inst8|vert_count\(7),
	datac => \inst8|vert_count\(8),
	datad => \inst8|vert_count\(5),
	combout => \inst18|LessThan6~0_combout\);

-- Location: LCCOMB_X11_Y31_N26
\inst18|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan2~0_combout\ = (\inst8|vert_count\(4)) # ((\inst8|vert_count\(2)) # ((\inst8|vert_count\(3)) # (\inst8|vert_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(4),
	datab => \inst8|vert_count\(2),
	datac => \inst8|vert_count\(3),
	datad => \inst8|vert_count\(1),
	combout => \inst18|LessThan2~0_combout\);

-- Location: LCCOMB_X11_Y31_N24
\inst18|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan2~1_combout\ = (\inst18|LessThan6~0_combout\ & (\inst8|LessThan1~1_combout\ & (!\inst18|LessThan2~0_combout\ & !\inst8|vert_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan6~0_combout\,
	datab => \inst8|LessThan1~1_combout\,
	datac => \inst18|LessThan2~0_combout\,
	datad => \inst8|vert_count\(9),
	combout => \inst18|LessThan2~1_combout\);

-- Location: FF_X11_Y31_N25
\inst18|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|Vsync~q\);

-- Location: LCCOMB_X7_Y31_N8
\inst18|cnt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[0]~25_combout\ = \inst18|cnt\(0) $ (VCC)
-- \inst18|cnt[0]~26\ = CARRY(\inst18|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(0),
	datad => VCC,
	combout => \inst18|cnt[0]~25_combout\,
	cout => \inst18|cnt[0]~26\);

-- Location: LCCOMB_X7_Y30_N10
\inst18|cnt[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[17]~59_combout\ = (\inst18|cnt\(17) & (!\inst18|cnt[16]~58\)) # (!\inst18|cnt\(17) & ((\inst18|cnt[16]~58\) # (GND)))
-- \inst18|cnt[17]~60\ = CARRY((!\inst18|cnt[16]~58\) # (!\inst18|cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(17),
	datad => VCC,
	cin => \inst18|cnt[16]~58\,
	combout => \inst18|cnt[17]~59_combout\,
	cout => \inst18|cnt[17]~60\);

-- Location: LCCOMB_X7_Y30_N12
\inst18|cnt[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[18]~61_combout\ = (\inst18|cnt\(18) & (\inst18|cnt[17]~60\ $ (GND))) # (!\inst18|cnt\(18) & (!\inst18|cnt[17]~60\ & VCC))
-- \inst18|cnt[18]~62\ = CARRY((\inst18|cnt\(18) & !\inst18|cnt[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(18),
	datad => VCC,
	cin => \inst18|cnt[17]~60\,
	combout => \inst18|cnt[18]~61_combout\,
	cout => \inst18|cnt[18]~62\);

-- Location: FF_X7_Y30_N13
\inst18|cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[18]~61_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(18));

-- Location: LCCOMB_X7_Y30_N14
\inst18|cnt[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[19]~63_combout\ = (\inst18|cnt\(19) & (!\inst18|cnt[18]~62\)) # (!\inst18|cnt\(19) & ((\inst18|cnt[18]~62\) # (GND)))
-- \inst18|cnt[19]~64\ = CARRY((!\inst18|cnt[18]~62\) # (!\inst18|cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(19),
	datad => VCC,
	cin => \inst18|cnt[18]~62\,
	combout => \inst18|cnt[19]~63_combout\,
	cout => \inst18|cnt[19]~64\);

-- Location: FF_X7_Y30_N15
\inst18|cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[19]~63_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(19));

-- Location: LCCOMB_X7_Y30_N16
\inst18|cnt[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[20]~65_combout\ = (\inst18|cnt\(20) & (\inst18|cnt[19]~64\ $ (GND))) # (!\inst18|cnt\(20) & (!\inst18|cnt[19]~64\ & VCC))
-- \inst18|cnt[20]~66\ = CARRY((\inst18|cnt\(20) & !\inst18|cnt[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(20),
	datad => VCC,
	cin => \inst18|cnt[19]~64\,
	combout => \inst18|cnt[20]~65_combout\,
	cout => \inst18|cnt[20]~66\);

-- Location: FF_X7_Y30_N17
\inst18|cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[20]~65_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(20));

-- Location: LCCOMB_X7_Y30_N18
\inst18|cnt[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[21]~67_combout\ = (\inst18|cnt\(21) & (!\inst18|cnt[20]~66\)) # (!\inst18|cnt\(21) & ((\inst18|cnt[20]~66\) # (GND)))
-- \inst18|cnt[21]~68\ = CARRY((!\inst18|cnt[20]~66\) # (!\inst18|cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(21),
	datad => VCC,
	cin => \inst18|cnt[20]~66\,
	combout => \inst18|cnt[21]~67_combout\,
	cout => \inst18|cnt[21]~68\);

-- Location: FF_X7_Y30_N19
\inst18|cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[21]~67_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(21));

-- Location: LCCOMB_X7_Y30_N20
\inst18|cnt[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[22]~69_combout\ = (\inst18|cnt\(22) & (\inst18|cnt[21]~68\ $ (GND))) # (!\inst18|cnt\(22) & (!\inst18|cnt[21]~68\ & VCC))
-- \inst18|cnt[22]~70\ = CARRY((\inst18|cnt\(22) & !\inst18|cnt[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(22),
	datad => VCC,
	cin => \inst18|cnt[21]~68\,
	combout => \inst18|cnt[22]~69_combout\,
	cout => \inst18|cnt[22]~70\);

-- Location: FF_X7_Y30_N21
\inst18|cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[22]~69_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(22));

-- Location: LCCOMB_X7_Y30_N22
\inst18|cnt[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[23]~71_combout\ = (\inst18|cnt\(23) & (!\inst18|cnt[22]~70\)) # (!\inst18|cnt\(23) & ((\inst18|cnt[22]~70\) # (GND)))
-- \inst18|cnt[23]~72\ = CARRY((!\inst18|cnt[22]~70\) # (!\inst18|cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(23),
	datad => VCC,
	cin => \inst18|cnt[22]~70\,
	combout => \inst18|cnt[23]~71_combout\,
	cout => \inst18|cnt[23]~72\);

-- Location: FF_X7_Y30_N23
\inst18|cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[23]~71_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(23));

-- Location: LCCOMB_X7_Y30_N24
\inst18|cnt[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[24]~73_combout\ = \inst18|cnt[23]~72\ $ (!\inst18|cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst18|cnt\(24),
	cin => \inst18|cnt[23]~72\,
	combout => \inst18|cnt[24]~73_combout\);

-- Location: FF_X7_Y30_N25
\inst18|cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[24]~73_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(24));

-- Location: LCCOMB_X6_Y30_N6
\inst18|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~6_combout\ = (!\inst18|LessThan0~5_combout\ & \inst18|cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|LessThan0~5_combout\,
	datad => \inst18|cnt\(24),
	combout => \inst18|LessThan0~6_combout\);

-- Location: FF_X7_Y31_N9
\inst18|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[0]~25_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(0));

-- Location: LCCOMB_X7_Y31_N10
\inst18|cnt[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[1]~27_combout\ = (\inst18|cnt\(1) & (!\inst18|cnt[0]~26\)) # (!\inst18|cnt\(1) & ((\inst18|cnt[0]~26\) # (GND)))
-- \inst18|cnt[1]~28\ = CARRY((!\inst18|cnt[0]~26\) # (!\inst18|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(1),
	datad => VCC,
	cin => \inst18|cnt[0]~26\,
	combout => \inst18|cnt[1]~27_combout\,
	cout => \inst18|cnt[1]~28\);

-- Location: FF_X7_Y31_N11
\inst18|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[1]~27_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(1));

-- Location: LCCOMB_X7_Y31_N12
\inst18|cnt[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[2]~29_combout\ = (\inst18|cnt\(2) & (\inst18|cnt[1]~28\ $ (GND))) # (!\inst18|cnt\(2) & (!\inst18|cnt[1]~28\ & VCC))
-- \inst18|cnt[2]~30\ = CARRY((\inst18|cnt\(2) & !\inst18|cnt[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(2),
	datad => VCC,
	cin => \inst18|cnt[1]~28\,
	combout => \inst18|cnt[2]~29_combout\,
	cout => \inst18|cnt[2]~30\);

-- Location: FF_X7_Y31_N13
\inst18|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[2]~29_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(2));

-- Location: LCCOMB_X7_Y31_N14
\inst18|cnt[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[3]~31_combout\ = (\inst18|cnt\(3) & (!\inst18|cnt[2]~30\)) # (!\inst18|cnt\(3) & ((\inst18|cnt[2]~30\) # (GND)))
-- \inst18|cnt[3]~32\ = CARRY((!\inst18|cnt[2]~30\) # (!\inst18|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(3),
	datad => VCC,
	cin => \inst18|cnt[2]~30\,
	combout => \inst18|cnt[3]~31_combout\,
	cout => \inst18|cnt[3]~32\);

-- Location: FF_X7_Y31_N15
\inst18|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[3]~31_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(3));

-- Location: LCCOMB_X7_Y31_N16
\inst18|cnt[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[4]~33_combout\ = (\inst18|cnt\(4) & (\inst18|cnt[3]~32\ $ (GND))) # (!\inst18|cnt\(4) & (!\inst18|cnt[3]~32\ & VCC))
-- \inst18|cnt[4]~34\ = CARRY((\inst18|cnt\(4) & !\inst18|cnt[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(4),
	datad => VCC,
	cin => \inst18|cnt[3]~32\,
	combout => \inst18|cnt[4]~33_combout\,
	cout => \inst18|cnt[4]~34\);

-- Location: FF_X7_Y31_N17
\inst18|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[4]~33_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(4));

-- Location: LCCOMB_X7_Y31_N18
\inst18|cnt[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[5]~35_combout\ = (\inst18|cnt\(5) & (!\inst18|cnt[4]~34\)) # (!\inst18|cnt\(5) & ((\inst18|cnt[4]~34\) # (GND)))
-- \inst18|cnt[5]~36\ = CARRY((!\inst18|cnt[4]~34\) # (!\inst18|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(5),
	datad => VCC,
	cin => \inst18|cnt[4]~34\,
	combout => \inst18|cnt[5]~35_combout\,
	cout => \inst18|cnt[5]~36\);

-- Location: FF_X7_Y31_N19
\inst18|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[5]~35_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(5));

-- Location: LCCOMB_X7_Y31_N20
\inst18|cnt[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[6]~37_combout\ = (\inst18|cnt\(6) & (\inst18|cnt[5]~36\ $ (GND))) # (!\inst18|cnt\(6) & (!\inst18|cnt[5]~36\ & VCC))
-- \inst18|cnt[6]~38\ = CARRY((\inst18|cnt\(6) & !\inst18|cnt[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(6),
	datad => VCC,
	cin => \inst18|cnt[5]~36\,
	combout => \inst18|cnt[6]~37_combout\,
	cout => \inst18|cnt[6]~38\);

-- Location: FF_X7_Y31_N21
\inst18|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[6]~37_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(6));

-- Location: LCCOMB_X7_Y31_N22
\inst18|cnt[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[7]~39_combout\ = (\inst18|cnt\(7) & (!\inst18|cnt[6]~38\)) # (!\inst18|cnt\(7) & ((\inst18|cnt[6]~38\) # (GND)))
-- \inst18|cnt[7]~40\ = CARRY((!\inst18|cnt[6]~38\) # (!\inst18|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(7),
	datad => VCC,
	cin => \inst18|cnt[6]~38\,
	combout => \inst18|cnt[7]~39_combout\,
	cout => \inst18|cnt[7]~40\);

-- Location: FF_X7_Y31_N23
\inst18|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[7]~39_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(7));

-- Location: LCCOMB_X7_Y31_N24
\inst18|cnt[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[8]~41_combout\ = (\inst18|cnt\(8) & (\inst18|cnt[7]~40\ $ (GND))) # (!\inst18|cnt\(8) & (!\inst18|cnt[7]~40\ & VCC))
-- \inst18|cnt[8]~42\ = CARRY((\inst18|cnt\(8) & !\inst18|cnt[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(8),
	datad => VCC,
	cin => \inst18|cnt[7]~40\,
	combout => \inst18|cnt[8]~41_combout\,
	cout => \inst18|cnt[8]~42\);

-- Location: FF_X7_Y31_N25
\inst18|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[8]~41_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(8));

-- Location: LCCOMB_X7_Y31_N26
\inst18|cnt[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[9]~43_combout\ = (\inst18|cnt\(9) & (!\inst18|cnt[8]~42\)) # (!\inst18|cnt\(9) & ((\inst18|cnt[8]~42\) # (GND)))
-- \inst18|cnt[9]~44\ = CARRY((!\inst18|cnt[8]~42\) # (!\inst18|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(9),
	datad => VCC,
	cin => \inst18|cnt[8]~42\,
	combout => \inst18|cnt[9]~43_combout\,
	cout => \inst18|cnt[9]~44\);

-- Location: FF_X7_Y31_N27
\inst18|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[9]~43_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(9));

-- Location: LCCOMB_X7_Y31_N28
\inst18|cnt[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[10]~45_combout\ = (\inst18|cnt\(10) & (\inst18|cnt[9]~44\ $ (GND))) # (!\inst18|cnt\(10) & (!\inst18|cnt[9]~44\ & VCC))
-- \inst18|cnt[10]~46\ = CARRY((\inst18|cnt\(10) & !\inst18|cnt[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(10),
	datad => VCC,
	cin => \inst18|cnt[9]~44\,
	combout => \inst18|cnt[10]~45_combout\,
	cout => \inst18|cnt[10]~46\);

-- Location: FF_X7_Y31_N29
\inst18|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[10]~45_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(10));

-- Location: LCCOMB_X7_Y31_N30
\inst18|cnt[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[11]~47_combout\ = (\inst18|cnt\(11) & (!\inst18|cnt[10]~46\)) # (!\inst18|cnt\(11) & ((\inst18|cnt[10]~46\) # (GND)))
-- \inst18|cnt[11]~48\ = CARRY((!\inst18|cnt[10]~46\) # (!\inst18|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(11),
	datad => VCC,
	cin => \inst18|cnt[10]~46\,
	combout => \inst18|cnt[11]~47_combout\,
	cout => \inst18|cnt[11]~48\);

-- Location: FF_X7_Y31_N31
\inst18|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[11]~47_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(11));

-- Location: LCCOMB_X7_Y30_N0
\inst18|cnt[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[12]~49_combout\ = (\inst18|cnt\(12) & (\inst18|cnt[11]~48\ $ (GND))) # (!\inst18|cnt\(12) & (!\inst18|cnt[11]~48\ & VCC))
-- \inst18|cnt[12]~50\ = CARRY((\inst18|cnt\(12) & !\inst18|cnt[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(12),
	datad => VCC,
	cin => \inst18|cnt[11]~48\,
	combout => \inst18|cnt[12]~49_combout\,
	cout => \inst18|cnt[12]~50\);

-- Location: FF_X7_Y30_N1
\inst18|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[12]~49_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(12));

-- Location: LCCOMB_X7_Y30_N2
\inst18|cnt[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[13]~51_combout\ = (\inst18|cnt\(13) & (!\inst18|cnt[12]~50\)) # (!\inst18|cnt\(13) & ((\inst18|cnt[12]~50\) # (GND)))
-- \inst18|cnt[13]~52\ = CARRY((!\inst18|cnt[12]~50\) # (!\inst18|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(13),
	datad => VCC,
	cin => \inst18|cnt[12]~50\,
	combout => \inst18|cnt[13]~51_combout\,
	cout => \inst18|cnt[13]~52\);

-- Location: FF_X7_Y30_N3
\inst18|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[13]~51_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(13));

-- Location: LCCOMB_X7_Y30_N4
\inst18|cnt[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[14]~53_combout\ = (\inst18|cnt\(14) & (\inst18|cnt[13]~52\ $ (GND))) # (!\inst18|cnt\(14) & (!\inst18|cnt[13]~52\ & VCC))
-- \inst18|cnt[14]~54\ = CARRY((\inst18|cnt\(14) & !\inst18|cnt[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(14),
	datad => VCC,
	cin => \inst18|cnt[13]~52\,
	combout => \inst18|cnt[14]~53_combout\,
	cout => \inst18|cnt[14]~54\);

-- Location: FF_X7_Y30_N5
\inst18|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[14]~53_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(14));

-- Location: LCCOMB_X7_Y30_N6
\inst18|cnt[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[15]~55_combout\ = (\inst18|cnt\(15) & (!\inst18|cnt[14]~54\)) # (!\inst18|cnt\(15) & ((\inst18|cnt[14]~54\) # (GND)))
-- \inst18|cnt[15]~56\ = CARRY((!\inst18|cnt[14]~54\) # (!\inst18|cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(15),
	datad => VCC,
	cin => \inst18|cnt[14]~54\,
	combout => \inst18|cnt[15]~55_combout\,
	cout => \inst18|cnt[15]~56\);

-- Location: FF_X7_Y30_N7
\inst18|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[15]~55_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(15));

-- Location: LCCOMB_X7_Y30_N8
\inst18|cnt[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|cnt[16]~57_combout\ = (\inst18|cnt\(16) & (\inst18|cnt[15]~56\ $ (GND))) # (!\inst18|cnt\(16) & (!\inst18|cnt[15]~56\ & VCC))
-- \inst18|cnt[16]~58\ = CARRY((\inst18|cnt\(16) & !\inst18|cnt[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst18|cnt\(16),
	datad => VCC,
	cin => \inst18|cnt[15]~56\,
	combout => \inst18|cnt[16]~57_combout\,
	cout => \inst18|cnt[16]~58\);

-- Location: FF_X7_Y30_N9
\inst18|cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[16]~57_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(16));

-- Location: FF_X7_Y30_N11
\inst18|cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|cnt[17]~59_combout\,
	sclr => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|cnt\(17));

-- Location: LCCOMB_X7_Y31_N6
\inst18|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~1_combout\ = (!\inst18|cnt\(9) & (!\inst18|cnt\(8) & (!\inst18|cnt\(7) & !\inst18|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(9),
	datab => \inst18|cnt\(8),
	datac => \inst18|cnt\(7),
	datad => \inst18|cnt\(6),
	combout => \inst18|LessThan0~1_combout\);

-- Location: LCCOMB_X7_Y31_N4
\inst18|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~0_combout\ = (((!\inst18|cnt\(12)) # (!\inst18|cnt\(11))) # (!\inst18|cnt\(13))) # (!\inst18|cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(14),
	datab => \inst18|cnt\(13),
	datac => \inst18|cnt\(11),
	datad => \inst18|cnt\(12),
	combout => \inst18|LessThan0~0_combout\);

-- Location: LCCOMB_X7_Y31_N0
\inst18|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~2_combout\ = (!\inst18|cnt\(15) & ((\inst18|LessThan0~0_combout\) # ((\inst18|LessThan0~1_combout\ & !\inst18|cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan0~1_combout\,
	datab => \inst18|cnt\(10),
	datac => \inst18|LessThan0~0_combout\,
	datad => \inst18|cnt\(15),
	combout => \inst18|LessThan0~2_combout\);

-- Location: LCCOMB_X7_Y30_N26
\inst18|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~3_combout\ = (!\inst18|cnt\(17) & ((\inst18|LessThan0~2_combout\) # (!\inst18|cnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(17),
	datac => \inst18|cnt\(16),
	datad => \inst18|LessThan0~2_combout\,
	combout => \inst18|LessThan0~3_combout\);

-- Location: LCCOMB_X7_Y30_N28
\inst18|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~4_combout\ = (((!\inst18|cnt\(20)) # (!\inst18|cnt\(19))) # (!\inst18|cnt\(21))) # (!\inst18|cnt\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|cnt\(18),
	datab => \inst18|cnt\(21),
	datac => \inst18|cnt\(19),
	datad => \inst18|cnt\(20),
	combout => \inst18|LessThan0~4_combout\);

-- Location: LCCOMB_X7_Y30_N30
\inst18|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan0~5_combout\ = (!\inst18|cnt\(23) & ((\inst18|LessThan0~3_combout\) # ((\inst18|LessThan0~4_combout\) # (!\inst18|cnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan0~3_combout\,
	datab => \inst18|LessThan0~4_combout\,
	datac => \inst18|cnt\(23),
	datad => \inst18|cnt\(22),
	combout => \inst18|LessThan0~5_combout\);

-- Location: LCCOMB_X6_Y30_N24
\inst18|state[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|state[0]~2_combout\ = !\inst18|state\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|state\(0),
	combout => \inst18|state[0]~2_combout\);

-- Location: FF_X6_Y30_N25
\inst18|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|state[0]~2_combout\,
	ena => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|state\(0));

-- Location: LCCOMB_X6_Y30_N12
\inst18|state[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|state[1]~0_combout\ = \inst18|state\(1) $ (((!\inst18|LessThan0~5_combout\ & (\inst18|state\(0) & \inst18|cnt\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan0~5_combout\,
	datab => \inst18|state\(0),
	datac => \inst18|state\(1),
	datad => \inst18|cnt\(24),
	combout => \inst18|state[1]~0_combout\);

-- Location: FF_X6_Y30_N13
\inst18|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|state[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|state\(1));

-- Location: LCCOMB_X6_Y30_N10
\inst18|state[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|state[2]~1_combout\ = \inst18|state\(2) $ (((\inst18|state\(1) & (\inst18|state\(0) & \inst18|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|state\(1),
	datab => \inst18|state\(0),
	datac => \inst18|state\(2),
	datad => \inst18|LessThan0~6_combout\,
	combout => \inst18|state[2]~1_combout\);

-- Location: FF_X6_Y30_N11
\inst18|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|state[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|state\(2));

-- Location: LCCOMB_X6_Y30_N30
\inst18|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Mux2~0_combout\ = (\inst18|state\(1) & (!\inst18|state\(0))) # (!\inst18|state\(1) & ((!\inst18|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|state\(1),
	datab => \inst18|state\(0),
	datad => \inst18|state\(2),
	combout => \inst18|Mux2~0_combout\);

-- Location: FF_X6_Y30_N31
\inst18|color[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Mux2~0_combout\,
	ena => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|color\(0));

-- Location: LCCOMB_X11_Y32_N12
\inst18|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|always0~1_combout\ = (\inst8|horiz_count\(5)) # ((\inst8|horiz_count\(4)) # (\inst8|horiz_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|horiz_count\(5),
	datac => \inst8|horiz_count\(4),
	datad => \inst8|horiz_count\(6),
	combout => \inst18|always0~1_combout\);

-- Location: LCCOMB_X11_Y32_N30
\inst18|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|always0~2_combout\ = (\inst8|horiz_count\(9) & (((!\inst18|always0~1_combout\ & !\inst8|horiz_count\(7))) # (!\inst8|horiz_count\(8)))) # (!\inst8|horiz_count\(9) & ((\inst8|horiz_count\(8)) # ((\inst18|always0~1_combout\ & 
-- \inst8|horiz_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|always0~1_combout\,
	datab => \inst8|horiz_count\(9),
	datac => \inst8|horiz_count\(7),
	datad => \inst8|horiz_count\(8),
	combout => \inst18|always0~2_combout\);

-- Location: LCCOMB_X11_Y31_N22
\inst18|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan5~1_combout\ = (!\inst8|vert_count\(7) & (!\inst8|vert_count\(8) & !\inst8|vert_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(7),
	datac => \inst8|vert_count\(8),
	datad => \inst8|vert_count\(6),
	combout => \inst18|LessThan5~1_combout\);

-- Location: LCCOMB_X11_Y31_N10
\inst18|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan5~0_combout\ = (\inst8|vert_count\(0) & \inst8|vert_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst8|vert_count\(0),
	datad => \inst8|vert_count\(1),
	combout => \inst18|LessThan5~0_combout\);

-- Location: LCCOMB_X11_Y31_N16
\inst18|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|LessThan6~1_combout\ = (!\inst8|vert_count\(4) & (!\inst8|vert_count\(2) & (!\inst8|vert_count\(3) & !\inst18|LessThan5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(4),
	datab => \inst8|vert_count\(2),
	datac => \inst8|vert_count\(3),
	datad => \inst18|LessThan5~0_combout\,
	combout => \inst18|LessThan6~1_combout\);

-- Location: LCCOMB_X11_Y31_N28
\inst18|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|always0~0_combout\ = (\inst8|vert_count\(9) & (!\inst8|vert_count\(5) & (\inst18|LessThan5~1_combout\ & \inst18|LessThan6~1_combout\))) # (!\inst8|vert_count\(9) & (((\inst8|vert_count\(5) & !\inst18|LessThan6~1_combout\)) # 
-- (!\inst18|LessThan5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|vert_count\(5),
	datab => \inst8|vert_count\(9),
	datac => \inst18|LessThan5~1_combout\,
	datad => \inst18|LessThan6~1_combout\,
	combout => \inst18|always0~0_combout\);

-- Location: LCCOMB_X11_Y31_N30
\inst18|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|always0~3_combout\ = (\inst18|LessThan1~1_combout\ & (\inst8|LessThan1~1_combout\ & (\inst18|always0~2_combout\ & \inst18|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|LessThan1~1_combout\,
	datab => \inst8|LessThan1~1_combout\,
	datac => \inst18|always0~2_combout\,
	datad => \inst18|always0~0_combout\,
	combout => \inst18|always0~3_combout\);

-- Location: LCCOMB_X6_Y30_N28
\inst18|Red~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Red~0_combout\ = (\inst18|color\(0) & \inst18|always0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|color\(0),
	datad => \inst18|always0~3_combout\,
	combout => \inst18|Red~0_combout\);

-- Location: FF_X6_Y30_N29
\inst18|Red\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Red~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|Red~q\);

-- Location: LCCOMB_X6_Y30_N8
\inst18|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Mux1~0_combout\ = (\inst18|state\(1) & ((!\inst18|state\(2)))) # (!\inst18|state\(1) & (!\inst18|state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|state\(1),
	datab => \inst18|state\(0),
	datad => \inst18|state\(2),
	combout => \inst18|Mux1~0_combout\);

-- Location: FF_X6_Y30_N9
\inst18|color[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Mux1~0_combout\,
	ena => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|color\(1));

-- Location: LCCOMB_X6_Y30_N18
\inst18|Green~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Green~0_combout\ = (\inst18|color\(1) & \inst18|always0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|color\(1),
	datad => \inst18|always0~3_combout\,
	combout => \inst18|Green~0_combout\);

-- Location: FF_X6_Y30_N19
\inst18|Green\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Green~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|Green~q\);

-- Location: LCCOMB_X6_Y30_N22
\inst18|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Mux0~0_combout\ = (\inst18|state\(1) & (!\inst18|state\(0) & \inst18|state\(2))) # (!\inst18|state\(1) & ((\inst18|state\(2)) # (!\inst18|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|state\(1),
	datab => \inst18|state\(0),
	datad => \inst18|state\(2),
	combout => \inst18|Mux0~0_combout\);

-- Location: FF_X6_Y30_N23
\inst18|color[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Mux0~0_combout\,
	ena => \inst18|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|color\(2));

-- Location: LCCOMB_X6_Y30_N0
\inst18|Blue~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst18|Blue~0_combout\ = (\inst18|color\(2) & \inst18|always0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|color\(2),
	datad => \inst18|always0~3_combout\,
	combout => \inst18|Blue~0_combout\);

-- Location: FF_X6_Y30_N1
\inst18|Blue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst18|Blue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|Blue~q\);

-- Location: PLL_4
\inst9|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 44,
	c0_initial => 1,
	c0_low => 256,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 44,
	c1_initial => 151,
	c1_low => 256,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 44,
	c2_initial => 76,
	c2_low => 256,
	c2_mode => "odd",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 44,
	c3_initial => 226,
	c3_low => 256,
	c3_mode => "odd",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 50,
	clk0_duty_cycle => 15,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 50,
	clk1_duty_cycle => 15,
	clk1_multiply_by => 1,
	clk1_phase_shift => "250000",
	clk2_counter => "c3",
	clk2_divide_by => 50,
	clk2_duty_cycle => 15,
	clk2_multiply_by => 1,
	clk2_phase_shift => "750000",
	clk3_counter => "c1",
	clk3_divide_by => 50,
	clk3_duty_cycle => 15,
	clk3_multiply_by => 1,
	clk3_phase_shift => "500000",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 6,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 416,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst9|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst9|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst9|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst9|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G17
\inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G18
\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: CLKCTRL_G16
\inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: CLKCTRL_G19
\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y14_N4
\inst7|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~0_combout\ = \inst7|PC\(0) $ (VCC)
-- \inst7|Add2~1\ = CARRY(\inst7|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(0),
	datad => VCC,
	combout => \inst7|Add2~0_combout\,
	cout => \inst7|Add2~1\);

-- Location: LCCOMB_X27_Y14_N6
\inst7|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~2_combout\ = (\inst7|PC\(1) & (!\inst7|Add2~1\)) # (!\inst7|PC\(1) & ((\inst7|Add2~1\) # (GND)))
-- \inst7|Add2~3\ = CARRY((!\inst7|Add2~1\) # (!\inst7|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(1),
	datad => VCC,
	cin => \inst7|Add2~1\,
	combout => \inst7|Add2~2_combout\,
	cout => \inst7|Add2~3\);

-- Location: LCCOMB_X27_Y14_N8
\inst7|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~4_combout\ = (\inst7|PC\(2) & (\inst7|Add2~3\ $ (GND))) # (!\inst7|PC\(2) & (!\inst7|Add2~3\ & VCC))
-- \inst7|Add2~5\ = CARRY((\inst7|PC\(2) & !\inst7|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(2),
	datad => VCC,
	cin => \inst7|Add2~3\,
	combout => \inst7|Add2~4_combout\,
	cout => \inst7|Add2~5\);

-- Location: LCCOMB_X27_Y14_N10
\inst7|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~6_combout\ = (\inst7|PC\(3) & (!\inst7|Add2~5\)) # (!\inst7|PC\(3) & ((\inst7|Add2~5\) # (GND)))
-- \inst7|Add2~7\ = CARRY((!\inst7|Add2~5\) # (!\inst7|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC\(3),
	datad => VCC,
	cin => \inst7|Add2~5\,
	combout => \inst7|Add2~6_combout\,
	cout => \inst7|Add2~7\);

-- Location: LCCOMB_X27_Y14_N12
\inst7|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~8_combout\ = (\inst7|PC\(4) & (\inst7|Add2~7\ $ (GND))) # (!\inst7|PC\(4) & (!\inst7|Add2~7\ & VCC))
-- \inst7|Add2~9\ = CARRY((\inst7|PC\(4) & !\inst7|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(4),
	datad => VCC,
	cin => \inst7|Add2~7\,
	combout => \inst7|Add2~8_combout\,
	cout => \inst7|Add2~9\);

-- Location: LCCOMB_X27_Y14_N14
\inst7|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~10_combout\ = (\inst7|PC\(5) & (!\inst7|Add2~9\)) # (!\inst7|PC\(5) & ((\inst7|Add2~9\) # (GND)))
-- \inst7|Add2~11\ = CARRY((!\inst7|Add2~9\) # (!\inst7|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC\(5),
	datad => VCC,
	cin => \inst7|Add2~9\,
	combout => \inst7|Add2~10_combout\,
	cout => \inst7|Add2~11\);

-- Location: LCCOMB_X27_Y14_N16
\inst7|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~12_combout\ = (\inst7|PC\(6) & (\inst7|Add2~11\ $ (GND))) # (!\inst7|PC\(6) & (!\inst7|Add2~11\ & VCC))
-- \inst7|Add2~13\ = CARRY((\inst7|PC\(6) & !\inst7|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC\(6),
	datad => VCC,
	cin => \inst7|Add2~11\,
	combout => \inst7|Add2~12_combout\,
	cout => \inst7|Add2~13\);

-- Location: LCCOMB_X27_Y14_N18
\inst7|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~14_combout\ = (\inst7|PC\(7) & (!\inst7|Add2~13\)) # (!\inst7|PC\(7) & ((\inst7|Add2~13\) # (GND)))
-- \inst7|Add2~15\ = CARRY((!\inst7|Add2~13\) # (!\inst7|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(7),
	datad => VCC,
	cin => \inst7|Add2~13\,
	combout => \inst7|Add2~14_combout\,
	cout => \inst7|Add2~15\);

-- Location: LCCOMB_X27_Y14_N20
\inst7|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~16_combout\ = (\inst7|PC\(8) & (\inst7|Add2~15\ $ (GND))) # (!\inst7|PC\(8) & (!\inst7|Add2~15\ & VCC))
-- \inst7|Add2~17\ = CARRY((\inst7|PC\(8) & !\inst7|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC\(8),
	datad => VCC,
	cin => \inst7|Add2~15\,
	combout => \inst7|Add2~16_combout\,
	cout => \inst7|Add2~17\);

-- Location: FF_X31_Y24_N9
\inst10|hold_[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst10|hold_\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|hold_\(1));

-- Location: FF_X31_Y24_N1
\inst10|hold_[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst10|hold_\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|hold_\(0));

-- Location: LCCOMB_X27_Y14_N22
\inst7|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~18_combout\ = (\inst7|PC\(9) & (!\inst7|Add2~17\)) # (!\inst7|PC\(9) & ((\inst7|Add2~17\) # (GND)))
-- \inst7|Add2~19\ = CARRY((!\inst7|Add2~17\) # (!\inst7|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(9),
	datad => VCC,
	cin => \inst7|Add2~17\,
	combout => \inst7|Add2~18_combout\,
	cout => \inst7|Add2~19\);

-- Location: LCCOMB_X27_Y14_N24
\inst7|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~20_combout\ = (\inst7|PC\(10) & (\inst7|Add2~19\ $ (GND))) # (!\inst7|PC\(10) & (!\inst7|Add2~19\ & VCC))
-- \inst7|Add2~21\ = CARRY((\inst7|PC\(10) & !\inst7|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(10),
	datad => VCC,
	cin => \inst7|Add2~19\,
	combout => \inst7|Add2~20_combout\,
	cout => \inst7|Add2~21\);

-- Location: LCCOMB_X27_Y14_N26
\inst7|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add2~22_combout\ = \inst7|PC\(11) $ (\inst7|Add2~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC\(11),
	cin => \inst7|Add2~21\,
	combout => \inst7|Add2~22_combout\);

-- Location: M9K_X22_Y13_N0
\inst19|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: FF_X28_Y13_N9
\inst13|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(4));

-- Location: LCCOMB_X28_Y13_N0
\inst7|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~0_combout\ = (\inst7|PC\(0) & (\inst13|Q\(0) $ (VCC))) # (!\inst7|PC\(0) & (\inst13|Q\(0) & VCC))
-- \inst7|Add1~1\ = CARRY((\inst7|PC\(0) & \inst13|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(0),
	datab => \inst13|Q\(0),
	datad => VCC,
	combout => \inst7|Add1~0_combout\,
	cout => \inst7|Add1~1\);

-- Location: LCCOMB_X28_Y13_N2
\inst7|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~2_combout\ = (\inst7|PC\(1) & ((\inst13|Q\(1) & (\inst7|Add1~1\ & VCC)) # (!\inst13|Q\(1) & (!\inst7|Add1~1\)))) # (!\inst7|PC\(1) & ((\inst13|Q\(1) & (!\inst7|Add1~1\)) # (!\inst13|Q\(1) & ((\inst7|Add1~1\) # (GND)))))
-- \inst7|Add1~3\ = CARRY((\inst7|PC\(1) & (!\inst13|Q\(1) & !\inst7|Add1~1\)) # (!\inst7|PC\(1) & ((!\inst7|Add1~1\) # (!\inst13|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(1),
	datab => \inst13|Q\(1),
	datad => VCC,
	cin => \inst7|Add1~1\,
	combout => \inst7|Add1~2_combout\,
	cout => \inst7|Add1~3\);

-- Location: LCCOMB_X28_Y13_N4
\inst7|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~4_combout\ = ((\inst7|PC\(2) $ (\inst13|Q\(2) $ (!\inst7|Add1~3\)))) # (GND)
-- \inst7|Add1~5\ = CARRY((\inst7|PC\(2) & ((\inst13|Q\(2)) # (!\inst7|Add1~3\))) # (!\inst7|PC\(2) & (\inst13|Q\(2) & !\inst7|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(2),
	datab => \inst13|Q\(2),
	datad => VCC,
	cin => \inst7|Add1~3\,
	combout => \inst7|Add1~4_combout\,
	cout => \inst7|Add1~5\);

-- Location: LCCOMB_X28_Y13_N6
\inst7|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~6_combout\ = (\inst13|Q\(3) & ((\inst7|PC\(3) & (\inst7|Add1~5\ & VCC)) # (!\inst7|PC\(3) & (!\inst7|Add1~5\)))) # (!\inst13|Q\(3) & ((\inst7|PC\(3) & (!\inst7|Add1~5\)) # (!\inst7|PC\(3) & ((\inst7|Add1~5\) # (GND)))))
-- \inst7|Add1~7\ = CARRY((\inst13|Q\(3) & (!\inst7|PC\(3) & !\inst7|Add1~5\)) # (!\inst13|Q\(3) & ((!\inst7|Add1~5\) # (!\inst7|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(3),
	datab => \inst7|PC\(3),
	datad => VCC,
	cin => \inst7|Add1~5\,
	combout => \inst7|Add1~6_combout\,
	cout => \inst7|Add1~7\);

-- Location: LCCOMB_X28_Y13_N8
\inst7|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~8_combout\ = ((\inst13|Q\(4) $ (\inst7|PC\(4) $ (!\inst7|Add1~7\)))) # (GND)
-- \inst7|Add1~9\ = CARRY((\inst13|Q\(4) & ((\inst7|PC\(4)) # (!\inst7|Add1~7\))) # (!\inst13|Q\(4) & (\inst7|PC\(4) & !\inst7|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(4),
	datab => \inst7|PC\(4),
	datad => VCC,
	cin => \inst7|Add1~7\,
	combout => \inst7|Add1~8_combout\,
	cout => \inst7|Add1~9\);

-- Location: LCCOMB_X28_Y13_N10
\inst7|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~10_combout\ = (\inst7|PC\(5) & ((\inst13|Q\(5) & (\inst7|Add1~9\ & VCC)) # (!\inst13|Q\(5) & (!\inst7|Add1~9\)))) # (!\inst7|PC\(5) & ((\inst13|Q\(5) & (!\inst7|Add1~9\)) # (!\inst13|Q\(5) & ((\inst7|Add1~9\) # (GND)))))
-- \inst7|Add1~11\ = CARRY((\inst7|PC\(5) & (!\inst13|Q\(5) & !\inst7|Add1~9\)) # (!\inst7|PC\(5) & ((!\inst7|Add1~9\) # (!\inst13|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(5),
	datab => \inst13|Q\(5),
	datad => VCC,
	cin => \inst7|Add1~9\,
	combout => \inst7|Add1~10_combout\,
	cout => \inst7|Add1~11\);

-- Location: LCCOMB_X28_Y13_N12
\inst7|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~12_combout\ = ((\inst7|PC\(6) $ (\inst13|Q\(6) $ (!\inst7|Add1~11\)))) # (GND)
-- \inst7|Add1~13\ = CARRY((\inst7|PC\(6) & ((\inst13|Q\(6)) # (!\inst7|Add1~11\))) # (!\inst7|PC\(6) & (\inst13|Q\(6) & !\inst7|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(6),
	datab => \inst13|Q\(6),
	datad => VCC,
	cin => \inst7|Add1~11\,
	combout => \inst7|Add1~12_combout\,
	cout => \inst7|Add1~13\);

-- Location: LCCOMB_X28_Y13_N14
\inst7|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~14_combout\ = (\inst7|PC\(7) & ((\inst13|Q\(7) & (\inst7|Add1~13\ & VCC)) # (!\inst13|Q\(7) & (!\inst7|Add1~13\)))) # (!\inst7|PC\(7) & ((\inst13|Q\(7) & (!\inst7|Add1~13\)) # (!\inst13|Q\(7) & ((\inst7|Add1~13\) # (GND)))))
-- \inst7|Add1~15\ = CARRY((\inst7|PC\(7) & (!\inst13|Q\(7) & !\inst7|Add1~13\)) # (!\inst7|PC\(7) & ((!\inst7|Add1~13\) # (!\inst13|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(7),
	datab => \inst13|Q\(7),
	datad => VCC,
	cin => \inst7|Add1~13\,
	combout => \inst7|Add1~14_combout\,
	cout => \inst7|Add1~15\);

-- Location: LCCOMB_X28_Y13_N16
\inst7|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~16_combout\ = ((\inst7|PC\(8) $ (\inst13|Q\(8) $ (!\inst7|Add1~15\)))) # (GND)
-- \inst7|Add1~17\ = CARRY((\inst7|PC\(8) & ((\inst13|Q\(8)) # (!\inst7|Add1~15\))) # (!\inst7|PC\(8) & (\inst13|Q\(8) & !\inst7|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(8),
	datab => \inst13|Q\(8),
	datad => VCC,
	cin => \inst7|Add1~15\,
	combout => \inst7|Add1~16_combout\,
	cout => \inst7|Add1~17\);

-- Location: LCCOMB_X28_Y13_N18
\inst7|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~18_combout\ = (\inst13|Q\(9) & ((\inst7|PC\(9) & (\inst7|Add1~17\ & VCC)) # (!\inst7|PC\(9) & (!\inst7|Add1~17\)))) # (!\inst13|Q\(9) & ((\inst7|PC\(9) & (!\inst7|Add1~17\)) # (!\inst7|PC\(9) & ((\inst7|Add1~17\) # (GND)))))
-- \inst7|Add1~19\ = CARRY((\inst13|Q\(9) & (!\inst7|PC\(9) & !\inst7|Add1~17\)) # (!\inst13|Q\(9) & ((!\inst7|Add1~17\) # (!\inst7|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst7|PC\(9),
	datad => VCC,
	cin => \inst7|Add1~17\,
	combout => \inst7|Add1~18_combout\,
	cout => \inst7|Add1~19\);

-- Location: LCCOMB_X28_Y13_N20
\inst7|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~20_combout\ = ((\inst7|PC\(10) $ (\inst13|Q\(10) $ (!\inst7|Add1~19\)))) # (GND)
-- \inst7|Add1~21\ = CARRY((\inst7|PC\(10) & ((\inst13|Q\(10)) # (!\inst7|Add1~19\))) # (!\inst7|PC\(10) & (\inst13|Q\(10) & !\inst7|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC\(10),
	datab => \inst13|Q\(10),
	datad => VCC,
	cin => \inst7|Add1~19\,
	combout => \inst7|Add1~20_combout\,
	cout => \inst7|Add1~21\);

-- Location: LCCOMB_X28_Y13_N22
\inst7|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add1~22_combout\ = \inst13|Q\(11) $ (\inst7|Add1~21\ $ (\inst7|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datad => \inst7|PC\(11),
	cin => \inst7|Add1~21\,
	combout => \inst7|Add1~22_combout\);

-- Location: M9K_X22_Y11_N0
\inst19|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N14
\inst13|Q[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|Q[15]~feeder_combout\ = \inst19|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst19|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst13|Q[15]~feeder_combout\);

-- Location: FF_X27_Y21_N15
\inst13|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst13|Q[15]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(15));

-- Location: LCCOMB_X23_Y18_N24
\inst7|start~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|start~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|start~feeder_combout\);

-- Location: FF_X23_Y18_N25
\inst7|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|start~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|start~q\);

-- Location: LCCOMB_X30_Y14_N12
\inst7|PC[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[11]~10_combout\ = (\inst7|start~q\ & !\inst10|en0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|start~q\,
	datad => \inst10|en0~q\,
	combout => \inst7|PC[11]~10_combout\);

-- Location: M9K_X33_Y10_N0
\inst19|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N30
\inst13|Q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|Q[13]~feeder_combout\ = \inst19|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst19|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst13|Q[13]~feeder_combout\);

-- Location: FF_X23_Y17_N31
\inst13|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst13|Q[13]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(13));

-- Location: FF_X23_Y17_N5
\inst13|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(12));

-- Location: LCCOMB_X30_Y14_N0
\inst11|MIR~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~13_combout\ = (\inst13|Q\(13) & !\inst13|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(12),
	combout => \inst11|MIR~13_combout\);

-- Location: LCCOMB_X24_Y15_N8
\inst7|PC_[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC_[11]~0_combout\ = (\inst13|Q\(15) & (\inst7|PC[11]~10_combout\ & (\inst13|Q\(14) & \inst11|MIR~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(15),
	datab => \inst7|PC[11]~10_combout\,
	datac => \inst13|Q\(14),
	datad => \inst11|MIR~13_combout\,
	combout => \inst7|PC_[11]~0_combout\);

-- Location: FF_X28_Y14_N23
\inst7|PC_[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(11),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(11));

-- Location: FF_X28_Y14_N21
\inst7|PC_[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(10),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(10));

-- Location: FF_X28_Y14_N19
\inst7|PC_[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(9),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(9));

-- Location: FF_X28_Y14_N17
\inst7|PC_[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(8),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(8));

-- Location: FF_X28_Y14_N15
\inst7|PC_[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(7),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(7));

-- Location: FF_X28_Y14_N13
\inst7|PC_[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(6),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(6));

-- Location: FF_X28_Y14_N11
\inst7|PC_[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(5),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(5));

-- Location: FF_X28_Y14_N9
\inst7|PC_[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(4),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(4));

-- Location: FF_X28_Y14_N7
\inst7|PC_[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(3),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(3));

-- Location: FF_X28_Y14_N5
\inst7|PC_[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(2),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(2));

-- Location: FF_X28_Y14_N3
\inst7|PC_[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(1),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(1));

-- Location: FF_X28_Y14_N1
\inst7|PC_[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \inst7|PC\(0),
	sload => VCC,
	ena => \inst7|PC_[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC_\(0));

-- Location: LCCOMB_X28_Y14_N0
\inst7|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~0_combout\ = \inst7|PC_\(0) $ (VCC)
-- \inst7|Add0~1\ = CARRY(\inst7|PC_\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(0),
	datad => VCC,
	combout => \inst7|Add0~0_combout\,
	cout => \inst7|Add0~1\);

-- Location: LCCOMB_X28_Y14_N2
\inst7|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~2_combout\ = (\inst7|PC_\(1) & (!\inst7|Add0~1\)) # (!\inst7|PC_\(1) & ((\inst7|Add0~1\) # (GND)))
-- \inst7|Add0~3\ = CARRY((!\inst7|Add0~1\) # (!\inst7|PC_\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(1),
	datad => VCC,
	cin => \inst7|Add0~1\,
	combout => \inst7|Add0~2_combout\,
	cout => \inst7|Add0~3\);

-- Location: LCCOMB_X28_Y14_N4
\inst7|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~4_combout\ = (\inst7|PC_\(2) & (\inst7|Add0~3\ $ (GND))) # (!\inst7|PC_\(2) & (!\inst7|Add0~3\ & VCC))
-- \inst7|Add0~5\ = CARRY((\inst7|PC_\(2) & !\inst7|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(2),
	datad => VCC,
	cin => \inst7|Add0~3\,
	combout => \inst7|Add0~4_combout\,
	cout => \inst7|Add0~5\);

-- Location: LCCOMB_X28_Y14_N6
\inst7|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~6_combout\ = (\inst7|PC_\(3) & (!\inst7|Add0~5\)) # (!\inst7|PC_\(3) & ((\inst7|Add0~5\) # (GND)))
-- \inst7|Add0~7\ = CARRY((!\inst7|Add0~5\) # (!\inst7|PC_\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC_\(3),
	datad => VCC,
	cin => \inst7|Add0~5\,
	combout => \inst7|Add0~6_combout\,
	cout => \inst7|Add0~7\);

-- Location: LCCOMB_X28_Y14_N8
\inst7|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~8_combout\ = (\inst7|PC_\(4) & (\inst7|Add0~7\ $ (GND))) # (!\inst7|PC_\(4) & (!\inst7|Add0~7\ & VCC))
-- \inst7|Add0~9\ = CARRY((\inst7|PC_\(4) & !\inst7|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC_\(4),
	datad => VCC,
	cin => \inst7|Add0~7\,
	combout => \inst7|Add0~8_combout\,
	cout => \inst7|Add0~9\);

-- Location: LCCOMB_X28_Y14_N10
\inst7|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~10_combout\ = (\inst7|PC_\(5) & (!\inst7|Add0~9\)) # (!\inst7|PC_\(5) & ((\inst7|Add0~9\) # (GND)))
-- \inst7|Add0~11\ = CARRY((!\inst7|Add0~9\) # (!\inst7|PC_\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC_\(5),
	datad => VCC,
	cin => \inst7|Add0~9\,
	combout => \inst7|Add0~10_combout\,
	cout => \inst7|Add0~11\);

-- Location: LCCOMB_X28_Y14_N12
\inst7|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~12_combout\ = (\inst7|PC_\(6) & (\inst7|Add0~11\ $ (GND))) # (!\inst7|PC_\(6) & (!\inst7|Add0~11\ & VCC))
-- \inst7|Add0~13\ = CARRY((\inst7|PC_\(6) & !\inst7|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(6),
	datad => VCC,
	cin => \inst7|Add0~11\,
	combout => \inst7|Add0~12_combout\,
	cout => \inst7|Add0~13\);

-- Location: LCCOMB_X28_Y14_N14
\inst7|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~14_combout\ = (\inst7|PC_\(7) & (!\inst7|Add0~13\)) # (!\inst7|PC_\(7) & ((\inst7|Add0~13\) # (GND)))
-- \inst7|Add0~15\ = CARRY((!\inst7|Add0~13\) # (!\inst7|PC_\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(7),
	datad => VCC,
	cin => \inst7|Add0~13\,
	combout => \inst7|Add0~14_combout\,
	cout => \inst7|Add0~15\);

-- Location: LCCOMB_X28_Y14_N16
\inst7|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~16_combout\ = (\inst7|PC_\(8) & (\inst7|Add0~15\ $ (GND))) # (!\inst7|PC_\(8) & (!\inst7|Add0~15\ & VCC))
-- \inst7|Add0~17\ = CARRY((\inst7|PC_\(8) & !\inst7|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(8),
	datad => VCC,
	cin => \inst7|Add0~15\,
	combout => \inst7|Add0~16_combout\,
	cout => \inst7|Add0~17\);

-- Location: LCCOMB_X28_Y14_N18
\inst7|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~18_combout\ = (\inst7|PC_\(9) & (!\inst7|Add0~17\)) # (!\inst7|PC_\(9) & ((\inst7|Add0~17\) # (GND)))
-- \inst7|Add0~19\ = CARRY((!\inst7|Add0~17\) # (!\inst7|PC_\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(9),
	datad => VCC,
	cin => \inst7|Add0~17\,
	combout => \inst7|Add0~18_combout\,
	cout => \inst7|Add0~19\);

-- Location: LCCOMB_X28_Y14_N20
\inst7|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~20_combout\ = (\inst7|PC_\(10) & (\inst7|Add0~19\ $ (GND))) # (!\inst7|PC_\(10) & (!\inst7|Add0~19\ & VCC))
-- \inst7|Add0~21\ = CARRY((\inst7|PC_\(10) & !\inst7|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|PC_\(10),
	datad => VCC,
	cin => \inst7|Add0~19\,
	combout => \inst7|Add0~20_combout\,
	cout => \inst7|Add0~21\);

-- Location: LCCOMB_X28_Y14_N22
\inst7|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Add0~22_combout\ = \inst7|PC_\(11) $ (\inst7|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC_\(11),
	cin => \inst7|Add0~21\,
	combout => \inst7|Add0~22_combout\);

-- Location: LCCOMB_X21_Y17_N12
\inst7|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Equal0~1_combout\ = (\inst13|Q\(11) & (!\inst13|Q\(15) & (!\inst13|Q\(12) & \inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(15),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst7|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y13_N26
\inst7|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = (!\inst13|Q\(9) & (\inst13|Q\(8) & (!\inst13|Q\(13) & !\inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(8),
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(14),
	combout => \inst7|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y14_N26
\inst7|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Equal0~2_combout\ = (\inst7|Equal0~1_combout\ & \inst7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Equal0~1_combout\,
	datac => \inst7|Equal0~0_combout\,
	combout => \inst7|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y14_N14
\inst7|PC[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~7_combout\ = (\inst13|Q\(14) & (((!\inst11|MIR~13_combout\) # (!\inst13|Q\(15))))) # (!\inst13|Q\(14) & (!\inst7|Equal0~2_combout\ & (!\inst13|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Equal0~2_combout\,
	datab => \inst13|Q\(14),
	datac => \inst13|Q\(15),
	datad => \inst11|MIR~13_combout\,
	combout => \inst7|PC[2]~7_combout\);

-- Location: LCCOMB_X29_Y15_N28
\inst7|PC[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~4_combout\ = (\inst13|Q\(15) & (!\inst13|Q\(14) & ((\inst13|Q\(12)) # (\inst13|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(15),
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(14),
	combout => \inst7|PC[2]~4_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst7|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~12_combout\ = (\inst13|Q\(12)) # ((\inst13|Q\(11)) # (\inst13|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst7|Mux1~12_combout\);

-- Location: LCCOMB_X23_Y14_N18
\inst11|ROM2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM2~1_combout\ = (\inst13|Q\(12)) # ((!\inst13|Q\(9) & ((\inst13|Q\(11)) # (\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(11),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst11|ROM2~1_combout\);

-- Location: LCCOMB_X23_Y14_N12
\inst11|MIR~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~57_combout\ = (\inst13|Q\(11) & (!\inst13|Q\(10) & (\inst13|Q\(9) $ (\inst13|Q\(8))))) # (!\inst13|Q\(11) & ((\inst13|Q\(8)) # ((!\inst13|Q\(9) & !\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(10),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(8),
	combout => \inst11|MIR~57_combout\);

-- Location: LCCOMB_X23_Y14_N14
\inst11|ROM4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM4~0_combout\ = (\inst13|Q\(9) & (\inst13|Q\(11) & \inst13|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(8),
	combout => \inst11|ROM4~0_combout\);

-- Location: LCCOMB_X23_Y14_N6
\inst11|MIR~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~58_combout\ = (\inst13|Q\(12) & (\inst11|MIR~57_combout\)) # (!\inst13|Q\(12) & (((\inst11|ROM4~0_combout\ & \inst11|MIR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~57_combout\,
	datab => \inst11|ROM4~0_combout\,
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~16_combout\,
	combout => \inst11|MIR~58_combout\);

-- Location: LCCOMB_X23_Y14_N28
\inst11|MIR~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~59_combout\ = (\inst13|Q\(13) & (((\inst13|Q\(14))) # (!\inst11|ROM2~1_combout\))) # (!\inst13|Q\(13) & (((!\inst13|Q\(14) & \inst11|MIR~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst11|ROM2~1_combout\,
	datac => \inst13|Q\(14),
	datad => \inst11|MIR~58_combout\,
	combout => \inst11|MIR~59_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst11|MIR~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~60_combout\ = (\inst11|MIR~59_combout\ & (((!\inst13|Q\(14))) # (!\inst7|Mux1~12_combout\))) # (!\inst11|MIR~59_combout\ & (((!\inst13|Q\(10) & \inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Mux1~12_combout\,
	datab => \inst13|Q\(10),
	datac => \inst11|MIR~59_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~60_combout\);

-- Location: FF_X25_Y20_N11
\inst11|MIR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~60_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(15));

-- Location: LCCOMB_X25_Y20_N12
\inst15|Q[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[15]~feeder_combout\ = \inst11|MIR\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(15),
	combout => \inst15|Q[15]~feeder_combout\);

-- Location: FF_X25_Y20_N13
\inst15|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[15]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(15));

-- Location: LCCOMB_X31_Y24_N2
\inst10|en1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en1~0_combout\ = (!\inst10|hold_\(1) & (!\inst10|hold_\(2) & \inst10|hold_\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|hold_\(1),
	datac => \inst10|hold_\(2),
	datad => \inst10|hold_\(0),
	combout => \inst10|en1~0_combout\);

-- Location: LCCOMB_X26_Y17_N24
\inst7|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~11_combout\ = (\inst13|Q\(11)) # (\inst13|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datac => \inst13|Q\(12),
	combout => \inst7|Mux1~11_combout\);

-- Location: LCCOMB_X28_Y13_N24
\inst11|ROM4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM4~1_combout\ = ((\inst13|Q\(9) & ((\inst13|Q\(10)) # (!\inst13|Q\(8)))) # (!\inst13|Q\(9) & ((\inst13|Q\(8)) # (!\inst13|Q\(10))))) # (!\inst13|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(8),
	datac => \inst13|Q\(10),
	datad => \inst13|Q\(11),
	combout => \inst11|ROM4~1_combout\);

-- Location: LCCOMB_X28_Y13_N30
\inst11|MIR~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~39_combout\ = (\inst13|Q\(11) & ((\inst13|Q\(10)) # ((\inst13|Q\(9)) # (\inst13|Q\(8))))) # (!\inst13|Q\(11) & (((!\inst13|Q\(9))) # (!\inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(10),
	datac => \inst13|Q\(9),
	datad => \inst13|Q\(8),
	combout => \inst11|MIR~39_combout\);

-- Location: LCCOMB_X26_Y17_N20
\inst11|MIR~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~40_combout\ = (\inst13|Q\(12) & ((\inst11|MIR~39_combout\))) # (!\inst13|Q\(12) & (\inst11|ROM4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM4~1_combout\,
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~39_combout\,
	combout => \inst11|MIR~40_combout\);

-- Location: LCCOMB_X26_Y17_N10
\inst11|ROM2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM2~0_combout\ = (\inst13|Q\(11) & (\inst13|Q\(10) & (!\inst13|Q\(12)))) # (!\inst13|Q\(11) & (!\inst13|Q\(10) & (\inst13|Q\(12) & !\inst13|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(10),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(9),
	combout => \inst11|ROM2~0_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst11|MIR~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~41_combout\ = (\inst13|Q\(13) & (((\inst13|Q\(14)) # (\inst11|ROM2~0_combout\)))) # (!\inst13|Q\(13) & (!\inst11|MIR~40_combout\ & (!\inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst11|MIR~40_combout\,
	datac => \inst13|Q\(14),
	datad => \inst11|ROM2~0_combout\,
	combout => \inst11|MIR~41_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst7|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~10_combout\ = (\inst13|Q\(11) & (\inst13|Q\(12) & \inst13|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst7|Mux1~10_combout\);

-- Location: LCCOMB_X26_Y17_N12
\inst11|MIR~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~42_combout\ = (\inst13|Q\(14) & ((\inst11|MIR~41_combout\ & (!\inst7|Mux1~11_combout\)) # (!\inst11|MIR~41_combout\ & ((\inst7|Mux1~10_combout\))))) # (!\inst13|Q\(14) & (((\inst11|MIR~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst7|Mux1~11_combout\,
	datac => \inst11|MIR~41_combout\,
	datad => \inst7|Mux1~10_combout\,
	combout => \inst11|MIR~42_combout\);

-- Location: FF_X26_Y17_N13
\inst11|MIR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~42_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(18));

-- Location: LCCOMB_X27_Y20_N24
\inst15|Q[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[18]~feeder_combout\ = \inst11|MIR\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|MIR\(18),
	combout => \inst15|Q[18]~feeder_combout\);

-- Location: FF_X27_Y20_N25
\inst15|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[18]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(18));

-- Location: FF_X31_Y22_N1
\inst16|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(18),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(18));

-- Location: LCCOMB_X23_Y17_N8
\inst11|MIR~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~44_combout\ = (\inst13|Q\(14) & (((!\inst13|Q\(10))))) # (!\inst13|Q\(14) & (!\inst13|Q\(11) & (\inst13|Q\(9) $ (\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~44_combout\);

-- Location: LCCOMB_X26_Y17_N0
\inst11|MIR~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~45_combout\ = (\inst13|Q\(14) & \inst13|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|Q\(14),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~45_combout\);

-- Location: LCCOMB_X26_Y17_N26
\inst11|MIR~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~46_combout\ = (\inst13|Q\(12) & ((\inst11|MIR~44_combout\) # ((!\inst13|Q\(11) & \inst11|MIR~45_combout\)))) # (!\inst13|Q\(12) & (\inst13|Q\(11) & ((\inst11|MIR~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst11|MIR~44_combout\,
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~45_combout\,
	combout => \inst11|MIR~46_combout\);

-- Location: LCCOMB_X27_Y21_N6
\inst11|MIR~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~47_combout\ = (!\inst13|Q\(9) & (!\inst13|Q\(8) & (\inst13|Q\(11) & \inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(8),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~47_combout\);

-- Location: LCCOMB_X26_Y17_N8
\inst11|MIR~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~48_combout\ = (\inst11|MIR~46_combout\) # ((!\inst13|Q\(14) & (!\inst13|Q\(12) & \inst11|MIR~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(12),
	datac => \inst11|MIR~46_combout\,
	datad => \inst11|MIR~47_combout\,
	combout => \inst11|MIR~48_combout\);

-- Location: LCCOMB_X26_Y17_N18
\inst11|MIR~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~43_combout\ = (\inst13|Q\(13) & (!\inst13|Q\(12) & (\inst13|Q\(11) $ (\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(13),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~43_combout\);

-- Location: LCCOMB_X26_Y17_N6
\inst11|MIR~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~49_combout\ = (\inst13|Q\(14) & (!\inst13|Q\(13) & (\inst11|MIR~48_combout\))) # (!\inst13|Q\(14) & ((\inst11|MIR~43_combout\) # ((!\inst13|Q\(13) & \inst11|MIR~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(13),
	datac => \inst11|MIR~48_combout\,
	datad => \inst11|MIR~43_combout\,
	combout => \inst11|MIR~49_combout\);

-- Location: FF_X26_Y17_N7
\inst11|MIR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~49_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(17));

-- Location: FF_X32_Y16_N11
\inst15|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(17),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(17));

-- Location: LCCOMB_X32_Y16_N12
\inst16|Q[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|Q[17]~feeder_combout\ = \inst15|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|Q\(17),
	combout => \inst16|Q[17]~feeder_combout\);

-- Location: FF_X32_Y16_N13
\inst16|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst16|Q[17]~feeder_combout\,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(17));

-- Location: LCCOMB_X23_Y17_N12
\inst11|MIR~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~51_combout\ = (!\inst13|Q\(14) & (\inst13|Q\(11) & (\inst13|Q\(9) $ (!\inst13|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(11),
	datac => \inst13|Q\(9),
	datad => \inst13|Q\(8),
	combout => \inst11|MIR~51_combout\);

-- Location: LCCOMB_X23_Y17_N18
\inst11|MIR~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~50_combout\ = (!\inst13|Q\(11) & (\inst13|Q\(10) & ((\inst13|Q\(14)) # (!\inst13|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~50_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst11|MIR~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~52_combout\ = (\inst13|Q\(12) & (((\inst11|MIR~50_combout\)))) # (!\inst13|Q\(12) & (\inst11|MIR~51_combout\ & (\inst11|MIR~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~51_combout\,
	datab => \inst13|Q\(12),
	datac => \inst11|MIR~16_combout\,
	datad => \inst11|MIR~50_combout\,
	combout => \inst11|MIR~52_combout\);

-- Location: LCCOMB_X23_Y17_N6
\inst11|MIR~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~53_combout\ = (!\inst13|Q\(13) & ((\inst11|MIR~52_combout\) # ((\inst11|MIR~16_combout\ & \inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst11|MIR~52_combout\,
	datac => \inst11|MIR~16_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~53_combout\);

-- Location: LCCOMB_X23_Y17_N20
\inst11|MIR~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~54_combout\ = (\inst13|Q\(13) & (\inst13|Q\(12) $ ((\inst13|Q\(11))))) # (!\inst13|Q\(13) & (\inst13|Q\(12) & (\inst13|Q\(11) $ (\inst13|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(8),
	combout => \inst11|MIR~54_combout\);

-- Location: LCCOMB_X23_Y17_N4
\inst11|MIR~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~72_combout\ = (\inst13|Q\(9) & (\inst13|Q\(13) & (!\inst13|Q\(12)))) # (!\inst13|Q\(9) & (((\inst11|MIR~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~54_combout\,
	combout => \inst11|MIR~72_combout\);

-- Location: LCCOMB_X23_Y17_N26
\inst11|MIR~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~55_combout\ = (\inst11|MIR~53_combout\) # ((!\inst13|Q\(10) & (\inst11|MIR~72_combout\ & !\inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~53_combout\,
	datab => \inst13|Q\(10),
	datac => \inst11|MIR~72_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~55_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst11|MIR~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~56_combout\ = (\inst11|MIR~55_combout\) # ((\inst13|Q\(13) & (!\inst7|Mux1~11_combout\ & \inst11|MIR~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst7|Mux1~11_combout\,
	datac => \inst11|MIR~55_combout\,
	datad => \inst11|MIR~45_combout\,
	combout => \inst11|MIR~56_combout\);

-- Location: FF_X26_Y17_N5
\inst11|MIR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~56_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(16));

-- Location: LCCOMB_X28_Y23_N20
\inst15|Q[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[16]~feeder_combout\ = \inst11|MIR\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(16),
	combout => \inst15|Q[16]~feeder_combout\);

-- Location: FF_X28_Y23_N21
\inst15|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[16]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(16));

-- Location: FF_X31_Y22_N23
\inst16|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(16),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(16));

-- Location: LCCOMB_X31_Y22_N14
\inst10|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|WideOr2~0_combout\ = (\inst16|Q\(18) & (!\inst16|Q\(17) & ((!\inst16|Q\(15)) # (!\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(18),
	datab => \inst16|Q\(17),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst10|WideOr2~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\inst10|en1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en1~1_combout\ = (\inst10|en1~0_combout\ & (\inst10|hold[1]~9_combout\)) # (!\inst10|en1~0_combout\ & ((\inst10|en1~q\) # ((\inst10|hold[1]~9_combout\ & \inst10|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold[1]~9_combout\,
	datab => \inst10|en1~0_combout\,
	datac => \inst10|en1~q\,
	datad => \inst10|WideOr2~0_combout\,
	combout => \inst10|en1~1_combout\);

-- Location: FF_X31_Y24_N7
\inst10|en1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst10|en1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|en1~q\);

-- Location: FF_X32_Y19_N5
\inst16|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(15),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(15));

-- Location: LCCOMB_X32_Y18_N30
\inst10|en0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~_wirecell_combout\ = !\inst10|en0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|en0~q\,
	combout => \inst10|en0~_wirecell_combout\);

-- Location: LCCOMB_X24_Y15_N24
\inst11|MIR~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~64_combout\ = (\inst11|MIR~16_combout\ & ((\inst7|Equal0~0_combout\) # ((\inst13|Q\(14) & \inst11|MIR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Equal0~0_combout\,
	datab => \inst11|MIR~16_combout\,
	datac => \inst13|Q\(14),
	datad => \inst11|MIR~13_combout\,
	combout => \inst11|MIR~64_combout\);

-- Location: FF_X24_Y15_N25
\inst11|MIR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~64_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(13));

-- Location: LCCOMB_X24_Y15_N2
\inst15|Q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[13]~feeder_combout\ = \inst11|MIR\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(13),
	combout => \inst15|Q[13]~feeder_combout\);

-- Location: FF_X24_Y15_N3
\inst15|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[13]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(13));

-- Location: FF_X30_Y15_N17
\inst16|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(13),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(13));

-- Location: LCCOMB_X23_Y17_N2
\inst11|MIR~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~62_combout\ = (!\inst13|Q\(14) & (\inst13|Q\(9) & (!\inst13|Q\(8) & !\inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(8),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~62_combout\);

-- Location: LCCOMB_X23_Y17_N16
\inst11|MIR~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~61_combout\ = (\inst13|Q\(13) & (!\inst13|Q\(12) & (\inst13|Q\(14) & \inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(14),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~61_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst11|MIR~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~63_combout\ = (\inst13|Q\(11) & ((\inst11|MIR~61_combout\) # ((\inst11|MIR~62_combout\ & !\inst13|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~62_combout\,
	datab => \inst13|Q\(13),
	datac => \inst11|MIR~61_combout\,
	datad => \inst13|Q\(11),
	combout => \inst11|MIR~63_combout\);

-- Location: FF_X24_Y17_N9
\inst11|MIR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~63_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(14));

-- Location: LCCOMB_X26_Y20_N10
\inst15|Q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[14]~feeder_combout\ = \inst11|MIR\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(14),
	combout => \inst15|Q[14]~feeder_combout\);

-- Location: FF_X26_Y20_N11
\inst15|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[14]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(14));

-- Location: FF_X30_Y16_N19
\inst16|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(14),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(14));

-- Location: LCCOMB_X25_Y20_N30
\inst11|MIR~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~22_combout\ = (!\inst13|Q\(13) & (\inst13|Q\(14) & (!\inst13|Q\(12) & \inst13|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(14),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(15),
	combout => \inst11|MIR~22_combout\);

-- Location: FF_X25_Y20_N31
\inst11|MIR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(19));

-- Location: LCCOMB_X27_Y20_N16
\inst15|Q[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[19]~feeder_combout\ = \inst11|MIR\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(19),
	combout => \inst15|Q[19]~feeder_combout\);

-- Location: FF_X27_Y20_N17
\inst15|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[19]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(19));

-- Location: LCCOMB_X23_Y14_N0
\inst11|MIR~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~14_combout\ = (!\inst13|Q\(13) & !\inst13|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datac => \inst13|Q\(12),
	combout => \inst11|MIR~14_combout\);

-- Location: LCCOMB_X23_Y14_N2
\inst11|MIR~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~73_combout\ = (\inst11|ROM4~0_combout\ $ (((\inst13|Q\(11) & !\inst13|Q\(10))))) # (!\inst11|MIR~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~14_combout\,
	datab => \inst13|Q\(11),
	datac => \inst11|ROM4~0_combout\,
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~73_combout\);

-- Location: LCCOMB_X27_Y20_N10
\inst11|MIR[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR[7]~1_combout\ = (\inst13|Q\(14) & ((\inst13|Q\(5)))) # (!\inst13|Q\(14) & (!\inst11|MIR~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~73_combout\,
	datab => \inst13|Q\(14),
	datad => \inst13|Q\(5),
	combout => \inst11|MIR[7]~1_combout\);

-- Location: LCCOMB_X27_Y21_N18
\inst11|ROM0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM0~3_combout\ = (\inst13|Q\(12) $ (\inst13|Q\(13))) # (!\inst13|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(14),
	combout => \inst11|ROM0~3_combout\);

-- Location: FF_X27_Y20_N11
\inst11|MIR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR[7]~1_combout\,
	asdata => \inst11|ROM0~3_combout\,
	sload => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(7));

-- Location: LCCOMB_X27_Y20_N20
\inst15|Q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[7]~feeder_combout\ = \inst11|MIR\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(7),
	combout => \inst15|Q[7]~feeder_combout\);

-- Location: FF_X27_Y20_N21
\inst15|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[7]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(7));

-- Location: FF_X36_Y21_N23
\inst16|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(7),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(7));

-- Location: FF_X34_Y20_N29
\inst17|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(7));

-- Location: LCCOMB_X28_Y13_N28
\inst11|ROM3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM3~0_combout\ = ((!\inst13|Q\(10) & ((!\inst13|Q\(8)) # (!\inst13|Q\(9))))) # (!\inst13|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(10),
	datac => \inst13|Q\(9),
	datad => \inst13|Q\(8),
	combout => \inst11|ROM3~0_combout\);

-- Location: LCCOMB_X23_Y14_N30
\inst11|MIR~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~65_combout\ = (\inst13|Q\(12) & (\inst11|ROM3~0_combout\)) # (!\inst13|Q\(12) & (((\inst11|MIR~16_combout\) # (!\inst11|ROM4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM3~0_combout\,
	datab => \inst11|ROM4~0_combout\,
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~16_combout\,
	combout => \inst11|MIR~65_combout\);

-- Location: LCCOMB_X23_Y14_N20
\inst11|MIR~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~66_combout\ = (\inst11|MIR~15_combout\) # ((!\inst13|Q\(13) & \inst11|MIR~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst11|MIR~15_combout\,
	datac => \inst11|MIR~65_combout\,
	combout => \inst11|MIR~66_combout\);

-- Location: LCCOMB_X27_Y20_N8
\inst11|MIR[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR[8]~2_combout\ = (\inst13|Q\(14) & ((\inst13|Q\(6)))) # (!\inst13|Q\(14) & (\inst11|MIR~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~66_combout\,
	datab => \inst13|Q\(6),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR[8]~2_combout\);

-- Location: LCCOMB_X27_Y21_N24
\inst11|ROM0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM0~2_combout\ = ((!\inst13|Q\(14)) # (!\inst13|Q\(13))) # (!\inst13|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(14),
	combout => \inst11|ROM0~2_combout\);

-- Location: FF_X27_Y20_N9
\inst11|MIR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR[8]~2_combout\,
	asdata => \inst11|ROM0~2_combout\,
	sload => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(8));

-- Location: LCCOMB_X27_Y20_N14
\inst15|Q[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[8]~feeder_combout\ = \inst11|MIR\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|MIR\(8),
	combout => \inst15|Q[8]~feeder_combout\);

-- Location: FF_X27_Y20_N15
\inst15|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[8]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(8));

-- Location: FF_X34_Y20_N27
\inst16|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(8),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(8));

-- Location: FF_X34_Y20_N11
\inst17|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(8));

-- Location: LCCOMB_X28_Y21_N10
\inst11|MIR~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~68_combout\ = (\inst13|Q\(14) & (\inst13|Q\(7) & !\inst13|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datac => \inst13|Q\(7),
	datad => \inst13|Q\(15),
	combout => \inst11|MIR~68_combout\);

-- Location: FF_X28_Y21_N11
\inst11|MIR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(9));

-- Location: FF_X36_Y21_N5
\inst15|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(9),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(9));

-- Location: FF_X36_Y21_N19
\inst16|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(9),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(9));

-- Location: FF_X34_Y20_N31
\inst17|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(9));

-- Location: LCCOMB_X25_Y20_N24
\inst11|MIR~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~69_combout\ = (\inst13|Q\(14) & (\inst13|Q\(8) & !\inst13|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(14),
	datac => \inst13|Q\(8),
	datad => \inst13|Q\(15),
	combout => \inst11|MIR~69_combout\);

-- Location: FF_X25_Y20_N25
\inst11|MIR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(10));

-- Location: LCCOMB_X26_Y21_N2
\inst15|Q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[10]~feeder_combout\ = \inst11|MIR\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(10),
	combout => \inst15|Q[10]~feeder_combout\);

-- Location: FF_X26_Y21_N3
\inst15|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[10]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(10));

-- Location: FF_X36_Y21_N29
\inst16|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(10),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(10));

-- Location: LCCOMB_X32_Y18_N12
\inst17|Q[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst17|Q[10]~feeder_combout\ = \inst16|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst16|Q\(10),
	combout => \inst17|Q[10]~feeder_combout\);

-- Location: FF_X32_Y18_N13
\inst17|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst17|Q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(10));

-- Location: LCCOMB_X25_Y20_N6
\inst11|MIR~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~70_combout\ = (\inst13|Q\(14) & (\inst13|Q\(9) & !\inst13|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(14),
	datac => \inst13|Q\(9),
	datad => \inst13|Q\(15),
	combout => \inst11|MIR~70_combout\);

-- Location: FF_X25_Y20_N7
\inst11|MIR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(11));

-- Location: FF_X36_Y21_N27
\inst15|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(11),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(11));

-- Location: FF_X36_Y21_N3
\inst16|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(11),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(11));

-- Location: FF_X34_Y20_N7
\inst17|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(11));

-- Location: LCCOMB_X27_Y21_N8
\inst11|MIR~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~67_combout\ = (\inst13|Q\(15) & (((\inst11|ROM0~2_combout\)))) # (!\inst13|Q\(15) & (\inst11|MIR~66_combout\ & ((!\inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~66_combout\,
	datab => \inst11|ROM0~2_combout\,
	datac => \inst13|Q\(15),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~67_combout\);

-- Location: FF_X27_Y21_N9
\inst11|MIR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(12));

-- Location: FF_X36_Y21_N25
\inst15|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(12),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(12));

-- Location: FF_X36_Y21_N31
\inst16|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(12),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(12));

-- Location: FF_X34_Y20_N9
\inst17|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(12));

-- Location: LCCOMB_X32_Y14_N8
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst11|ROM1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM1~0_combout\ = (\inst13|Q\(12) & !\inst13|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(13),
	combout => \inst11|ROM1~0_combout\);

-- Location: LCCOMB_X23_Y14_N16
\inst11|MIR~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~17_combout\ = (\inst13|Q\(14) & (\inst7|Mux1~9_combout\)) # (!\inst13|Q\(14) & (((!\inst11|ROM4~0_combout\ & \inst11|MIR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Mux1~9_combout\,
	datab => \inst11|ROM4~0_combout\,
	datac => \inst13|Q\(14),
	datad => \inst11|MIR~16_combout\,
	combout => \inst11|MIR~17_combout\);

-- Location: LCCOMB_X23_Y17_N10
\inst11|MIR~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~18_combout\ = (\inst13|Q\(9)) # ((\inst13|Q\(10)) # ((!\inst13|Q\(13) & \inst13|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(9),
	datac => \inst13|Q\(8),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~18_combout\);

-- Location: LCCOMB_X23_Y17_N0
\inst11|MIR~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~19_combout\ = (\inst13|Q\(14)) # ((\inst13|Q\(11) & ((\inst13|Q\(13)) # (!\inst11|MIR~18_combout\))) # (!\inst13|Q\(11) & ((\inst11|MIR~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(14),
	datac => \inst13|Q\(11),
	datad => \inst11|MIR~18_combout\,
	combout => \inst11|MIR~19_combout\);

-- Location: LCCOMB_X23_Y17_N22
\inst11|MIR~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~20_combout\ = (\inst13|Q\(13) & (\inst13|Q\(12) $ (((\inst11|MIR~19_combout\))))) # (!\inst13|Q\(13) & ((\inst13|Q\(12) & ((\inst11|MIR~19_combout\))) # (!\inst13|Q\(12) & (\inst11|MIR~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst11|MIR~17_combout\,
	datad => \inst11|MIR~19_combout\,
	combout => \inst11|MIR~20_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst11|MIR~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~21_combout\ = (\inst13|Q\(15) & (\inst11|ROM1~0_combout\ & ((\inst13|Q\(14))))) # (!\inst13|Q\(15) & (((\inst11|MIR~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM1~0_combout\,
	datab => \inst13|Q\(15),
	datac => \inst11|MIR~20_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~21_combout\);

-- Location: FF_X25_Y20_N9
\inst11|MIR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(28));

-- Location: LCCOMB_X32_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ = (\inst16|Q\(18) & (!\inst16|Q\(17) & ((!\inst16|Q\(16)) # (!\inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst16|Q\(18),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(17),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\);

-- Location: LCCOMB_X32_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ = (\inst16|Q\(16) & (\inst16|Q\(18) & (\inst4|Q\(15) & !\inst16|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(18),
	datac => \inst4|Q\(15),
	datad => \inst16|Q\(17),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\);

-- Location: LCCOMB_X27_Y20_N12
\inst11|MIR~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~27_combout\ = (\inst13|Q\(0) & (!\inst13|Q\(15) & ((\inst11|ROM1~0_combout\) # (\inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(0),
	datab => \inst11|ROM1~0_combout\,
	datac => \inst13|Q\(15),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~27_combout\);

-- Location: FF_X27_Y20_N13
\inst11|MIR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(22));

-- Location: LCCOMB_X25_Y20_N26
\inst11|MIR~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~26_combout\ = (!\inst13|Q\(15) & (\inst13|Q\(1) & ((\inst11|ROM1~0_combout\) # (\inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM1~0_combout\,
	datab => \inst13|Q\(15),
	datac => \inst13|Q\(1),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~26_combout\);

-- Location: FF_X25_Y20_N27
\inst11|MIR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(23));

-- Location: LCCOMB_X27_Y20_N26
\inst11|MIR~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~25_combout\ = (!\inst13|Q\(15) & (\inst13|Q\(2) & ((\inst13|Q\(14)) # (\inst11|ROM1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(15),
	datab => \inst13|Q\(14),
	datac => \inst11|ROM1~0_combout\,
	datad => \inst13|Q\(2),
	combout => \inst11|MIR~25_combout\);

-- Location: FF_X27_Y20_N27
\inst11|MIR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(24));

-- Location: LCCOMB_X25_Y20_N28
\inst11|MIR~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~24_combout\ = (\inst13|Q\(3) & (!\inst13|Q\(15) & ((\inst13|Q\(14)) # (\inst11|ROM1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(3),
	datab => \inst13|Q\(15),
	datac => \inst13|Q\(14),
	datad => \inst11|ROM1~0_combout\,
	combout => \inst11|MIR~24_combout\);

-- Location: FF_X25_Y20_N29
\inst11|MIR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(25));

-- Location: LCCOMB_X27_Y20_N0
\inst11|MIR~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~23_combout\ = (\inst13|Q\(4) & (!\inst13|Q\(15) & ((\inst11|ROM1~0_combout\) # (\inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(4),
	datab => \inst11|ROM1~0_combout\,
	datac => \inst13|Q\(15),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~23_combout\);

-- Location: FF_X27_Y20_N1
\inst11|MIR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(26));

-- Location: LCCOMB_X32_Y16_N0
\inst6|inst6|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~3_combout\ = (\inst16|Q\(17) & ((\inst16|Q\(16)) # (\inst16|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(17),
	datac => \inst16|Q\(15),
	combout => \inst6|inst6|Mux3~3_combout\);

-- Location: LCCOMB_X31_Y26_N0
\inst4|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|always0~0_combout\ = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\) & !\inst10|en1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	datad => \inst10|en1~q\,
	combout => \inst4|always0~0_combout\);

-- Location: CLKCTRL_G12
\inst4|always0~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|always0~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|always0~0clkctrl_outclk\);

-- Location: FF_X32_Y18_N19
\inst14|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(3),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(3));

-- Location: LCCOMB_X32_Y16_N4
\inst6|inst6|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux16~0_combout\ = (\inst16|Q\(18) & ((\inst16|Q\(17) & (!\inst16|Q\(15) & !\inst16|Q\(16))) # (!\inst16|Q\(17) & (\inst16|Q\(15) & \inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(17),
	datab => \inst16|Q\(15),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(18),
	combout => \inst6|inst6|Mux16~0_combout\);

-- Location: CLKCTRL_G15
\inst6|inst6|Mux16~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst6|inst6|Mux16~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst6|inst6|Mux16~0clkctrl_outclk\);

-- Location: LCCOMB_X32_Y16_N24
\inst6|inst6|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~1_combout\ = (!\inst16|Q\(16) & \inst16|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux3~1_combout\);

-- Location: LCCOMB_X32_Y17_N18
\inst6|inst6|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~0_combout\ = (\inst16|Q\(16)) # ((\inst16|Q\(15) & (\inst4|Q\(15) $ (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst5|Q\(15),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux3~0_combout\);

-- Location: FF_X32_Y18_N17
\inst14|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(4),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(4));

-- Location: FF_X32_Y18_N7
\inst14|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(7),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(7));

-- Location: LCCOMB_X34_Y20_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\ = \inst5|Q\(5) $ (\inst5|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(5),
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\);

-- Location: LCCOMB_X31_Y15_N12
\inst6|inst6|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~2_combout\ = (\inst16|Q\(16)) # (!\inst16|Q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst16|Q\(17),
	datad => \inst16|Q\(16),
	combout => \inst6|inst6|Mux3~2_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst11|MIR~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~38_combout\ = (!\inst13|Q\(13) & (\inst13|Q\(12) & (\inst13|Q\(15) & \inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(15),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~38_combout\);

-- Location: FF_X27_Y21_N1
\inst11|MIR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(20));

-- Location: LCCOMB_X27_Y21_N20
\inst15|Q[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[20]~feeder_combout\ = \inst11|MIR\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(20),
	combout => \inst15|Q[20]~feeder_combout\);

-- Location: FF_X27_Y21_N21
\inst15|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[20]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(20));

-- Location: LCCOMB_X32_Y18_N20
\inst14|Q[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|Q[0]~feeder_combout\ = \inst13|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|Q\(0),
	combout => \inst14|Q[0]~feeder_combout\);

-- Location: FF_X32_Y18_N21
\inst14|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst14|Q[0]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(0));

-- Location: LCCOMB_X32_Y17_N6
\inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = (\inst16|Q\(13) & (!\inst16|Q\(14) & ((\inst6|inst6|C\(13))))) # (!\inst16|Q\(13) & (\inst16|Q\(14) & (\inst6|inst6|C\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(15),
	datad => \inst6|inst6|C\(13),
	combout => \inst1|Mux1~0_combout\);

-- Location: LCCOMB_X32_Y17_N24
\inst1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux1~1_combout\ = (\inst1|Mux1~0_combout\) # ((\inst6|inst6|C\(14) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(14),
	datab => \inst16|Q\(14),
	datac => \inst16|Q\(13),
	datad => \inst1|Mux1~0_combout\,
	combout => \inst1|Mux1~1_combout\);

-- Location: LCCOMB_X32_Y17_N12
\inst|Q[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(14) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux1~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Q\(14),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux1~1_combout\,
	combout => \inst|Q\(14));

-- Location: LCCOMB_X32_Y17_N28
\inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = (\inst16|Q\(13) & ((\inst16|Q\(14) & ((\inst6|inst6|C\(15)))) # (!\inst16|Q\(14) & (\inst6|inst6|C\(14))))) # (!\inst16|Q\(13) & (((\inst6|inst6|C\(15) & !\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(15),
	datad => \inst16|Q\(14),
	combout => \inst1|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y17_N2
\inst|Q[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(15) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst1|Mux0~0_combout\)) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux0~0_combout\,
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst|Q\(15),
	combout => \inst|Q\(15));

-- Location: M9K_X33_Y18_N0
\inst3|R_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RB_v:inst3|altsyncram:R_rtl_1|altsyncram_7fe1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 35,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 35,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	portbaddrstall => \inst10|ALT_INV_en0~_wirecell_combout\,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst3|R_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y18_N26
\inst20|Q[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[0]~15_combout\ = (\inst15|Q\(21) & (\inst14|Q\(0))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(0),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \inst20|Q[0]~15_combout\);

-- Location: LCCOMB_X32_Y21_N26
\inst5|Q[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(0) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[0]~15_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[0]~15_combout\,
	datac => \inst5|Q\(0),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(0));

-- Location: M9K_X33_Y17_N0
\inst3|R_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RB_v:inst3|altsyncram:R_rtl_0|altsyncram_7fe1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 35,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 35,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	portbaddrstall => \inst10|ALT_INV_en0~_wirecell_combout\,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst3|R_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X32_Y18_N3
\inst14|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(1),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(1));

-- Location: FF_X32_Y18_N29
\inst14|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(2),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(2));

-- Location: FF_X32_Y18_N23
\inst14|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(5),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(5));

-- Location: FF_X32_Y18_N25
\inst14|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(6),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(6));

-- Location: FF_X32_Y18_N1
\inst14|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(8),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(8));

-- Location: LCCOMB_X23_Y19_N4
\inst14|Q[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst14|Q[9]~feeder_combout\ = \inst13|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|Q\(9),
	combout => \inst14|Q[9]~feeder_combout\);

-- Location: FF_X23_Y19_N5
\inst14|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst14|Q[9]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(9));

-- Location: FF_X26_Y20_N9
\inst14|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(10),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(10));

-- Location: FF_X26_Y18_N13
\inst14|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst13|Q\(11),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|Q\(11));

-- Location: M9K_X33_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y20_N12
\inst21|Q[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[13]~2_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(13)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a13\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst15|Q\(19),
	combout => \inst21|Q[13]~2_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst4|Q[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(13) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[13]~2_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(13),
	datac => \inst21|Q[13]~2_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(13));

-- Location: M9K_X22_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N12
\inst21|Q[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[14]~1_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a14\,
	datac => \inst15|Q\(19),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst21|Q[14]~1_combout\);

-- Location: LCCOMB_X29_Y21_N18
\inst4|Q[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(14) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[14]~1_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst21|Q[14]~1_combout\,
	datac => \inst4|always0~0clkctrl_outclk\,
	datad => \inst4|Q\(14),
	combout => \inst4|Q\(14));

-- Location: LCCOMB_X29_Y20_N28
\inst21|Q[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[12]~3_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(12)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a12\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst15|Q\(19),
	combout => \inst21|Q[12]~3_combout\);

-- Location: LCCOMB_X31_Y21_N26
\inst4|Q[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(12) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[12]~3_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|Q[12]~3_combout\,
	datac => \inst4|Q\(12),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(12));

-- Location: M9K_X22_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N6
\inst21|Q[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[9]~6_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(9)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|R_rtl_0|auto_generated|ram_block1a9\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datac => \inst15|Q\(19),
	combout => \inst21|Q[9]~6_combout\);

-- Location: LCCOMB_X32_Y21_N6
\inst4|Q[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(9) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[9]~6_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(9),
	datac => \inst21|Q[9]~6_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(9));

-- Location: M9K_X33_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N16
\inst21|Q[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[10]~5_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(10)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a10\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datad => \inst15|Q\(19),
	combout => \inst21|Q[10]~5_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst4|Q[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(10) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[10]~5_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(10),
	datac => \inst21|Q[10]~5_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(10));

-- Location: LCCOMB_X30_Y22_N30
\inst21|Q[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[8]~7_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(8)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(19),
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a8\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(8),
	combout => \inst21|Q[8]~7_combout\);

-- Location: LCCOMB_X32_Y21_N28
\inst4|Q[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(8) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[8]~7_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(8),
	datac => \inst21|Q[8]~7_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(8));

-- Location: M9K_X33_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N24
\inst21|Q[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[7]~8_combout\ = (\inst15|Q\(19) & (\inst2|altsyncram_component|auto_generated|q_a\(7))) # (!\inst15|Q\(19) & ((\inst3|R_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst15|Q\(19),
	datac => \inst3|R_rtl_0|auto_generated|ram_block1a7\,
	combout => \inst21|Q[7]~8_combout\);

-- Location: LCCOMB_X29_Y20_N0
\inst4|Q[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(7) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[7]~8_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst21|Q[7]~8_combout\,
	datac => \inst4|always0~0clkctrl_outclk\,
	datad => \inst4|Q\(7),
	combout => \inst4|Q\(7));

-- Location: LCCOMB_X32_Y20_N22
\inst21|Q[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[6]~9_combout\ = (\inst15|Q\(19) & (\inst2|altsyncram_component|auto_generated|q_a\(6))) # (!\inst15|Q\(19) & ((\inst3|R_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(19),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst3|R_rtl_0|auto_generated|ram_block1a6\,
	combout => \inst21|Q[6]~9_combout\);

-- Location: LCCOMB_X32_Y21_N2
\inst4|Q[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(6) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[6]~9_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(6),
	datac => \inst21|Q[6]~9_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(6));

-- Location: M9K_X33_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y19_N16
\inst21|Q[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[5]~10_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(5)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a5\,
	datac => \inst15|Q\(19),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst21|Q[5]~10_combout\);

-- Location: LCCOMB_X32_Y21_N8
\inst4|Q[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(5) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[5]~10_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|Q[5]~10_combout\,
	datac => \inst4|Q\(5),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(5));

-- Location: LCCOMB_X29_Y20_N30
\inst21|Q[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[4]~11_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(4)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(19),
	datac => \inst3|R_rtl_0|auto_generated|ram_block1a4\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst21|Q[4]~11_combout\);

-- Location: LCCOMB_X31_Y21_N14
\inst4|Q[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(4) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[4]~11_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst21|Q[4]~11_combout\,
	datac => \inst4|Q\(4),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(4));

-- Location: M9K_X22_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N12
\inst21|Q[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[2]~13_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(2)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a2\,
	datac => \inst15|Q\(19),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst21|Q[2]~13_combout\);

-- Location: LCCOMB_X32_Y21_N4
\inst4|Q[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(2) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[2]~13_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|Q[2]~13_combout\,
	datac => \inst4|Q\(2),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(2));

-- Location: M9K_X33_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|Q\(20),
	portare => \inst15|ALT_INV_Q\(20),
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y20_N24
\inst21|Q[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[1]~14_combout\ = (\inst15|Q\(19) & (\inst2|altsyncram_component|auto_generated|q_a\(1))) # (!\inst15|Q\(19) & ((\inst3|R_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(19),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst3|R_rtl_0|auto_generated|ram_block1a1\,
	combout => \inst21|Q[1]~14_combout\);

-- Location: LCCOMB_X32_Y21_N22
\inst4|Q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(1) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[1]~14_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst21|Q[1]~14_combout\,
	datac => \inst4|Q\(1),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(1));

-- Location: LCCOMB_X31_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\inst4|Q\(2)) # ((\inst4|Q\(0)) # ((\inst4|Q\(1)) # (!\inst4|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(2),
	datab => \inst4|Q\(0),
	datac => \inst4|Q\(15),
	datad => \inst4|Q\(1),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst21|Q[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[3]~12_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(19),
	datac => \inst3|R_rtl_0|auto_generated|ram_block1a3\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst21|Q[3]~12_combout\);

-- Location: LCCOMB_X32_Y21_N18
\inst4|Q[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(3) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[3]~12_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(3),
	datac => \inst21|Q[3]~12_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(3));

-- Location: LCCOMB_X31_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\inst4|Q\(4)) # ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\) # (\inst4|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(4),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \inst4|Q\(3),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X31_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\inst4|Q\(6) & (\inst4|Q\(5) & !\inst4|Q\(15))) # (!\inst4|Q\(6) & 
-- (!\inst4|Q\(5) & \inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(6),
	datab => \inst4|Q\(5),
	datac => \inst4|Q\(15),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\inst4|Q\(15) & (!\inst4|Q\(8) & !\inst4|Q\(7))) # (!\inst4|Q\(15) & 
-- (\inst4|Q\(8) & \inst4|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(8),
	datac => \inst4|Q\(7),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\inst4|Q\(15) & (!\inst4|Q\(9) & !\inst4|Q\(10))) # (!\inst4|Q\(15) & 
-- (\inst4|Q\(9) & \inst4|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(9),
	datac => \inst4|Q\(10),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\inst4|Q\(12) & (\inst4|Q\(11) & !\inst4|Q\(15))) # (!\inst4|Q\(12) & 
-- (!\inst4|Q\(11) & \inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(12),
	datab => \inst4|Q\(11),
	datac => \inst4|Q\(15),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\);

-- Location: LCCOMB_X31_Y21_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ = \inst4|Q\(14) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\inst4|Q\(13)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & (\inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(13),
	datac => \inst4|Q\(14),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\);

-- Location: LCCOMB_X31_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\inst5|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(0),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X32_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ = \inst5|Q\(1) $ (((\inst5|Q\(15) & \inst5|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(15),
	datac => \inst5|Q\(0),
	datad => \inst5|Q\(1),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\);

-- Location: LCCOMB_X32_Y18_N14
\inst20|Q[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[2]~13_combout\ = (\inst15|Q\(21) & (\inst14|Q\(2))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(2),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a2\,
	combout => \inst20|Q[2]~13_combout\);

-- Location: LCCOMB_X32_Y21_N14
\inst5|Q[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(2) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[2]~13_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst20|Q[2]~13_combout\,
	datac => \inst5|Q\(2),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(2));

-- Location: LCCOMB_X32_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ = \inst5|Q\(2) $ ((((!\inst5|Q\(0) & !\inst5|Q\(1))) # (!\inst5|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst5|Q\(2),
	datac => \inst5|Q\(15),
	datad => \inst5|Q\(1),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\);

-- Location: LCCOMB_X34_Y21_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ = \inst5|Q\(15) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\ $ (\inst5|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(15),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\,
	datad => \inst5|Q\(3),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\);

-- Location: LCCOMB_X34_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ = \inst5|Q\(15) $ (\inst5|Q\(4) $ (((\inst5|Q\(3)) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(3),
	datab => \inst5|Q\(15),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\,
	datad => \inst5|Q\(4),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\);

-- Location: LCCOMB_X34_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\);

-- Location: LCCOMB_X34_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\inst4|Q\(14) & (!\inst4|Q\(15) & \inst4|Q\(13))) # (!\inst4|Q\(14) & 
-- (\inst4|Q\(15) & !\inst4|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(14),
	datab => \inst4|Q\(15),
	datac => \inst4|Q\(13),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\);

-- Location: LCCOMB_X34_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\)) # (!\inst5|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\);

-- Location: LCCOMB_X36_Y21_N24
\inst20|Q[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[13]~2_combout\ = (\inst3|R_rtl_1|auto_generated|ram_block1a13\ & !\inst15|Q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_1|auto_generated|ram_block1a13\,
	datad => \inst15|Q\(21),
	combout => \inst20|Q[13]~2_combout\);

-- Location: LCCOMB_X36_Y21_N14
\inst5|Q[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(13) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[13]~2_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst20|Q[13]~2_combout\,
	datac => \inst5|Q\(13),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(13));

-- Location: LCCOMB_X28_Y19_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\) # ((\inst5|Q\(15) & ((!\inst5|Q\(13)) # (!\inst5|Q\(14)))) # 
-- (!\inst5|Q\(15) & ((\inst5|Q\(14)) # (\inst5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(14),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	datad => \inst5|Q\(13),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\);

-- Location: LCCOMB_X36_Y21_N20
\inst20|Q[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[10]~5_combout\ = (!\inst15|Q\(21) & \inst3|R_rtl_1|auto_generated|ram_block1a10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a10\,
	combout => \inst20|Q[10]~5_combout\);

-- Location: LCCOMB_X35_Y21_N0
\inst5|Q[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(10) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[10]~5_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[10]~5_combout\,
	datac => \inst5|Q\(10),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(10));

-- Location: LCCOMB_X32_Y18_N0
\inst20|Q[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[8]~7_combout\ = (\inst15|Q\(21) & (\inst14|Q\(8))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(8),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a8\,
	combout => \inst20|Q[8]~7_combout\);

-- Location: LCCOMB_X36_Y21_N4
\inst5|Q[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(8) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[8]~7_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[8]~7_combout\,
	datab => \inst5|Q\(8),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(8));

-- Location: LCCOMB_X35_Y21_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\ = \inst5|Q\(15) $ (\inst5|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datad => \inst5|Q\(8),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\);

-- Location: LCCOMB_X35_Y21_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\ = \inst5|Q\(15) $ (\inst5|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datad => \inst5|Q\(7),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\);

-- Location: LCCOMB_X35_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\ 
-- & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\);

-- Location: LCCOMB_X35_Y21_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ = \inst5|Q\(10) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\ & ((\inst5|Q\(9)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\ & (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(10),
	datac => \inst5|Q\(9),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\);

-- Location: LCCOMB_X35_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\ & ((\inst5|Q\(15) & (!\inst5|Q\(9) & !\inst5|Q\(10))) # (!\inst5|Q\(15) & 
-- (\inst5|Q\(9) & \inst5|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(9),
	datac => \inst5|Q\(10),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\);

-- Location: LCCOMB_X34_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ = \inst5|Q\(12) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ & ((\inst5|Q\(11)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ & (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(11),
	datac => \inst5|Q\(12),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\);

-- Location: LCCOMB_X35_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16_combout\ = (\inst5|Q\(15) & (\inst5|Q\(14) & ((\inst5|Q\(13)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\)))) # 
-- (!\inst5|Q\(15) & (!\inst5|Q\(14) & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\) # (!\inst5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(13),
	datac => \inst5|Q\(14),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16_combout\);

-- Location: LCCOMB_X35_Y21_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40_combout\ = (\inst5|Q\(15) & ((\inst5|Q\(9)) # ((\inst5|Q\(10)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\)))) # 
-- (!\inst5|Q\(15) & (\inst5|Q\(9) & (\inst5|Q\(10) & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(9),
	datac => \inst5|Q\(10),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40_combout\);

-- Location: LCCOMB_X35_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ = \inst5|Q\(11) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(11),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~40_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\);

-- Location: LCCOMB_X34_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ = \inst5|Q\(15) $ (\inst5|Q\(13) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(15),
	datac => \inst5|Q\(13),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\);

-- Location: LCCOMB_X34_Y21_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~16_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\);

-- Location: LCCOMB_X30_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\);

-- Location: LCCOMB_X35_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\ $ 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~3_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\);

-- Location: LCCOMB_X34_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ = \inst5|Q\(15) $ (\inst5|Q\(9) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(15),
	datac => \inst5|Q\(9),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\);

-- Location: LCCOMB_X34_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\);

-- Location: LCCOMB_X34_Y18_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ = \inst5|Q\(7) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ & ((\inst5|Q\(6)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ & (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\,
	datab => \inst5|Q\(15),
	datac => \inst5|Q\(7),
	datad => \inst5|Q\(6),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\);

-- Location: LCCOMB_X34_Y18_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\);

-- Location: LCCOMB_X34_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\);

-- Location: LCCOMB_X34_Y21_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\);

-- Location: LCCOMB_X30_Y21_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ $ (((\inst5|Q\(0) & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(0),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X31_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ = \inst4|Q\(15) $ (\inst4|Q\(13) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(13),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\);

-- Location: LCCOMB_X30_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ & ((GND) # (!\inst5|Q\(0)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ & (\inst5|Q\(0) $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X30_Y21_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X30_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X30_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X30_Y21_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X30_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~23_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X31_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ = \inst4|Q\(12) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\inst4|Q\(11)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(11),
	datac => \inst4|Q\(12),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\);

-- Location: LCCOMB_X30_Y21_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ & ((GND) # (!\inst5|Q\(0)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ & (\inst5|Q\(0) $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X30_Y21_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X30_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X30_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X30_Y21_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X29_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X30_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X29_Y21_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X31_Y21_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ = \inst4|Q\(11) $ (\inst4|Q\(15) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(11),
	datac => \inst4|Q\(15),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ & ((GND) # (!\inst5|Q\(0)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ & (\inst5|Q\(0) $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X29_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X29_Y21_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X29_Y21_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X29_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X29_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X34_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\);

-- Location: LCCOMB_X28_Y21_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X28_Y21_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X29_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ = \inst4|Q\(10) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\inst4|Q\(9))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\inst4|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(9),
	datab => \inst4|Q\(10),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \inst4|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\);

-- Location: LCCOMB_X28_Y21_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ $ (VCC))) # (!\inst5|Q\(0) & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X28_Y21_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X28_Y21_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X28_Y21_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X28_Y21_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X28_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X27_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X28_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X28_Y21_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X28_Y21_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X27_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X27_Y18_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~26_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X32_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ = \inst4|Q\(9) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\inst4|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(9),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \inst4|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\);

-- Location: LCCOMB_X27_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ $ (VCC))) # (!\inst5|Q\(0) & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X27_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X27_Y18_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X27_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X27_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X27_Y18_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X27_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X27_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X27_Y18_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X26_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X27_Y18_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X26_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X27_Y18_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X27_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X27_Y18_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]~27_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X29_Y20_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ = \inst4|Q\(8) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\inst4|Q\(7)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\inst4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst4|Q\(7),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \inst4|Q\(8),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\);

-- Location: LCCOMB_X26_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ & ((GND) # (!\inst5|Q\(0)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ & (\inst5|Q\(0) $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X26_Y18_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X26_Y18_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X26_Y18_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X26_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X26_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X26_Y18_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X26_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X26_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X25_Y18_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X25_Y18_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X25_Y18_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X26_Y18_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X25_Y18_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X26_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X26_Y18_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\inst4|Q\(15) $ (\inst4|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \inst4|Q\(15),
	datad => \inst4|Q\(7),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\);

-- Location: LCCOMB_X25_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ & ((GND) # (!\inst5|Q\(0)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ & (\inst5|Q\(0) $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X25_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X25_Y18_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X25_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X25_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X25_Y18_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X25_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X25_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X25_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X25_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X34_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\);

-- Location: LCCOMB_X25_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~29_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X25_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X25_Y18_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X26_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X26_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~33_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X24_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X28_Y19_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X28_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X32_Y19_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ = \inst4|Q\(6) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\inst4|Q\(15))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\inst4|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \inst4|Q\(6),
	datad => \inst4|Q\(5),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\);

-- Location: LCCOMB_X25_Y19_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ $ (VCC))) # (!\inst5|Q\(0) & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X25_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X25_Y19_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X25_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X25_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X25_Y19_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X25_Y19_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X25_Y19_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X25_Y19_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X25_Y19_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X25_Y19_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X26_Y19_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X25_Y19_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X26_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X26_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X25_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X28_Y19_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X25_Y19_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X30_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ = \inst4|Q\(15) $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\inst4|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(15),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \inst4|Q\(5),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ & (\inst5|Q\(0) $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ & ((GND) # (!\inst5|Q\(0))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((!\inst5|Q\(0)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X26_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X26_Y19_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X26_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X26_Y19_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X26_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X26_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X26_Y19_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X26_Y19_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X26_Y19_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X26_Y19_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X26_Y19_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X27_Y19_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X26_Y16_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X26_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X29_Y19_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X28_Y19_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X28_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X28_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X35_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ = \inst4|Q\(4) $ (\inst4|Q\(15) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\) # (\inst4|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \inst4|Q\(4),
	datac => \inst4|Q\(3),
	datad => \inst4|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\);

-- Location: LCCOMB_X27_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ & (\inst5|Q\(0) $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ & ((GND) # (!\inst5|Q\(0))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((!\inst5|Q\(0)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X27_Y19_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X27_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X27_Y19_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X27_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X27_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X27_Y19_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X27_Y19_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X27_Y19_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X27_Y19_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X27_Y19_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X27_Y19_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X27_Y19_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X27_Y19_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X27_Y17_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X28_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X27_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X29_Y19_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X28_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X28_Y16_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X28_Y16_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X35_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\inst4|Q\(3) $ (\inst4|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \inst4|Q\(3),
	datad => \inst4|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\);

-- Location: LCCOMB_X27_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ $ (GND))) # (!\inst5|Q\(0) & ((GND) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X27_Y17_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X27_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X27_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X27_Y17_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X27_Y17_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X27_Y17_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X27_Y17_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X27_Y17_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X27_Y17_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X27_Y17_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X27_Y17_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X27_Y17_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X27_Y17_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X27_Y17_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X29_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X28_Y16_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X29_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X26_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X27_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X29_Y19_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X28_Y19_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X28_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X28_Y16_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X28_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X29_Y17_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ = \inst4|Q\(2) $ ((((!\inst4|Q\(1) & !\inst4|Q\(0))) # (!\inst4|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(2),
	datab => \inst4|Q\(1),
	datac => \inst4|Q\(15),
	datad => \inst4|Q\(0),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\);

-- Location: LCCOMB_X28_Y17_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & (\inst5|Q\(0) $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & ((GND) # (!\inst5|Q\(0))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((!\inst5|Q\(0)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datab => \inst5|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X28_Y17_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X28_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X28_Y17_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X28_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X28_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X28_Y17_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X28_Y17_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X28_Y17_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X28_Y17_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X28_Y17_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X28_Y17_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X28_Y17_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X28_Y17_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X28_Y17_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X28_Y17_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X29_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X28_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X29_Y17_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X26_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X27_Y16_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X29_Y19_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X32_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X28_Y16_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X28_Y16_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X28_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X29_Y17_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X29_Y17_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X32_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ = \inst4|Q\(1) $ (((\inst4|Q\(15) & \inst4|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datac => \inst4|Q\(1),
	datad => \inst4|Q\(0),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\);

-- Location: LCCOMB_X29_Y16_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ $ (VCC))) # (!\inst5|Q\(0) & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X29_Y16_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X29_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X29_Y16_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X29_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X29_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X29_Y16_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X29_Y16_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X29_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X29_Y16_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X29_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X29_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X29_Y16_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X29_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X28_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ = \inst5|Q\(14) $ (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ & (\inst5|Q\(13))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ & ((\inst5|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(14),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	datac => \inst5|Q\(13),
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\);

-- Location: LCCOMB_X28_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X29_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X29_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X30_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X30_Y16_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X29_Y17_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X26_Y16_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X27_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X29_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X32_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X30_Y17_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X30_Y17_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X30_Y17_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X29_Y17_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X29_Y17_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X31_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCCOMB_X30_Y17_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (\inst5|Q\(0) & (\inst4|Q\(0) $ (VCC))) # (!\inst5|Q\(0) & ((\inst4|Q\(0)) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((\inst4|Q\(0)) # (!\inst5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst4|Q\(0),
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X30_Y17_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X30_Y17_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X30_Y17_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X30_Y17_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ $ (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X30_Y17_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\);

-- Location: LCCOMB_X30_Y17_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\);

-- Location: LCCOMB_X30_Y17_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\);

-- Location: LCCOMB_X30_Y16_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\);

-- Location: LCCOMB_X30_Y16_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\);

-- Location: LCCOMB_X30_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\);

-- Location: LCCOMB_X30_Y16_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ & VCC)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # (GND))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[11]~41_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\);

-- Location: LCCOMB_X30_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~35_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\);

-- Location: LCCOMB_X30_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[13]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\);

-- Location: LCCOMB_X30_Y16_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\ $ 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))) # (GND)
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~33_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~27\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\);

-- Location: LCCOMB_X30_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X30_Y16_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # (GND))))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~29\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~31\);

-- Location: LCCOMB_X30_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~31\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X30_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\);

-- Location: DSPMULT_X42_Y19_N0
\inst6|inst3|lpm_mult_component|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X42_Y19_N2
\inst6|inst3|lpm_mult_component|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X31_Y18_N4
\inst6|inst6|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux14~0_combout\ = (\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\)) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst3|lpm_mult_component|auto_generated|result\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(14),
	combout => \inst6|inst6|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X29_Y21_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68));

-- Location: LCCOMB_X34_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102));

-- Location: LCCOMB_X26_Y18_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119));

-- Location: LCCOMB_X30_Y19_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[136]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\) # ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[9]~36_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136));

-- Location: LCCOMB_X28_Y19_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[153]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153) = ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153));

-- Location: LCCOMB_X28_Y19_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170));

-- Location: LCCOMB_X29_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\ = CARRY(!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => VCC,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\);

-- Location: LCCOMB_X29_Y18_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\) # (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\ = CARRY(((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~1_cout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X29_Y18_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\ & 
-- ((((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X29_Y18_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & (((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\)))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\) # 
-- (GND)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\ = CARRY(((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X29_Y18_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\ & 
-- ((((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X29_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X29_Y18_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\ $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\ & VCC))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153) & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X29_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X29_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\ $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\ & VCC))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119) & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X29_Y18_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\);

-- Location: LCCOMB_X29_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\ $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\ & VCC))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\);

-- Location: LCCOMB_X29_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\);

-- Location: LCCOMB_X29_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\ $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\ & VCC))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\);

-- Location: LCCOMB_X29_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34) & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\) # (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34),
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\);

-- Location: LCCOMB_X29_Y18_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\ $ (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\ & VCC))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~29\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~27\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~29\);

-- Location: LCCOMB_X31_Y18_N26
\inst6|inst6|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux14~1_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux14~0_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28_combout\))) # (!\inst6|inst6|Mux14~0_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\)))) # (!\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~22_combout\,
	datac => \inst6|inst6|Mux14~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~28_combout\,
	combout => \inst6|inst6|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y16_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\);

-- Location: LCCOMB_X30_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\);

-- Location: LCCOMB_X31_Y16_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[234]~109_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\);

-- Location: LCCOMB_X27_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\);

-- Location: LCCOMB_X29_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\);

-- Location: LCCOMB_X32_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\);

-- Location: LCCOMB_X30_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\);

-- Location: LCCOMB_X30_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\);

-- Location: LCCOMB_X29_Y17_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\);

-- Location: LCCOMB_X29_Y17_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\);

-- Location: LCCOMB_X34_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\inst4|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(0),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\);

-- Location: LCCOMB_X31_Y17_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\);

-- Location: LCCOMB_X31_Y16_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\ & VCC)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\,
	datad => VCC,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X31_Y16_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~3\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X31_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~5\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X31_Y16_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~7\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X31_Y16_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~9\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X31_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X31_Y16_N12
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~13\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X31_Y16_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~15\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X31_Y16_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~17\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X31_Y16_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~19\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X31_Y16_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~21\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\);

-- Location: LCCOMB_X31_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~23\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\);

-- Location: LCCOMB_X31_Y16_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\ & VCC)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\ $ (GND)))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\ = CARRY((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~25\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\);

-- Location: LCCOMB_X31_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\) # (GND))) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\))
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~29\ = CARRY((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[254]~121_combout\,
	datad => VCC,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~27\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\,
	cout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~29\);

-- Location: LCCOMB_X31_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux14~1_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datac => \inst6|inst6|Mux14~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38_combout\);

-- Location: LCCOMB_X31_Y15_N20
\inst6|inst6|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux14~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst4|Q\(14) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst5|Q\(14)))) # (!\inst4|Q\(14) & (\inst5|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(14),
	datab => \inst5|Q\(14),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux14~3_combout\);

-- Location: LCCOMB_X31_Y15_N26
\inst6|inst6|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux14~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(14) & ((\inst4|Q\(14)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(14) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(14),
	datab => \inst5|Q\(14),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux14~2_combout\);

-- Location: LCCOMB_X32_Y16_N10
\inst6|inst6|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|WideOr1~0_combout\ = (\inst16|Q\(16) & (\inst16|Q\(17) & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(17),
	datad => \inst16|Q\(18),
	combout => \inst6|inst6|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y19_N0
\inst6|inst6|ADD_SUB\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|ADD_SUB~combout\ = (\inst6|inst6|WideOr1~0_combout\ & ((!\inst16|Q\(15)))) # (!\inst6|inst6|WideOr1~0_combout\ & (\inst6|inst6|ADD_SUB~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|ADD_SUB~combout\,
	datac => \inst6|inst6|WideOr1~0_combout\,
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|ADD_SUB~combout\);

-- Location: LCCOMB_X31_Y19_N28
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ = \inst5|Q\(14) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(14),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\);

-- Location: LCCOMB_X31_Y19_N30
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\ = \inst5|Q\(13) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(13),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\);

-- Location: LCCOMB_X31_Y19_N20
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ = \inst5|Q\(12) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(12),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\);

-- Location: LCCOMB_X31_Y19_N22
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\ = \inst5|Q\(11) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(11),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\);

-- Location: LCCOMB_X31_Y19_N24
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ = \inst5|Q\(10) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(10),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ = \inst5|Q\(8) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(8),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\);

-- Location: LCCOMB_X32_Y19_N2
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\ = \inst5|Q\(7) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Q\(7),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ = \inst5|Q\(6) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Q\(6),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\);

-- Location: LCCOMB_X32_Y19_N28
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ = \inst5|Q\(4) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(4),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\);

-- Location: LCCOMB_X32_Y20_N28
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\ = \inst5|Q\(3) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(3),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\);

-- Location: LCCOMB_X32_Y20_N10
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ = \inst5|Q\(2) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Q\(2),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\);

-- Location: LCCOMB_X32_Y20_N20
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\ = \inst5|Q\(1) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Q\(1),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\);

-- Location: LCCOMB_X32_Y19_N12
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ = \inst5|Q\(0) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\);

-- Location: LCCOMB_X31_Y19_N18
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\ = \inst5|Q\(15) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datac => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout\ = (\inst4|Q\(14) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\ & VCC)))) # (!\inst4|Q\(14) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\) # (GND))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\ = CARRY((\inst4|Q\(14) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\)) # (!\inst4|Q\(14) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(14),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~1_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X31_Y19_N14
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout\ = ((\inst4|Q\(15) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\ $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~33\ = CARRY((\inst4|Q\(15) & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\))) # (!\inst4|Q\(15) & 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~0_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X31_Y19_N16
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34_combout\ = \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~33\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34_combout\);

-- Location: LCCOMB_X31_Y22_N0
\inst6|inst6|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Selector0~1_combout\ = (\inst16|Q\(16) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34_combout\ & (!\inst16|Q\(18)))) # (!\inst16|Q\(16) & (((\inst16|Q\(18) & !\inst16|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[17]~34_combout\,
	datac => \inst16|Q\(18),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Selector0~1_combout\);

-- Location: LCCOMB_X30_Y14_N10
\inst6|inst6|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Selector0~2_combout\ = (\inst16|Q\(17) & \inst6|inst6|Selector0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst16|Q\(17),
	datad => \inst6|inst6|Selector0~1_combout\,
	combout => \inst6|inst6|Selector0~2_combout\);

-- Location: LCCOMB_X31_Y20_N14
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\ = CARRY(\inst6|inst6|Selector0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|Selector0~2_combout\,
	datad => VCC,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X31_Y20_N16
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout\ = (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ & ((\inst4|Q\(0) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\)) # (!\inst4|Q\(0) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\) # (GND))))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ & ((\inst4|Q\(0) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\ & VCC)) # 
-- (!\inst4|Q\(0) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\) # (!\inst4|Q\(0)))) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\ & (!\inst4|Q\(0) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~15_combout\,
	datab => \inst4|Q\(0),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X31_Y20_N18
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout\ = ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\ $ (\inst4|Q\(1) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\ & (\inst4|Q\(1) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\ & ((\inst4|Q\(1)) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~14_combout\,
	datab => \inst4|Q\(1),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X31_Y20_N20
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout\ = (\inst4|Q\(2) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\ & VCC)))) # (!\inst4|Q\(2) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\) # (GND))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\ = CARRY((\inst4|Q\(2) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\)) # (!\inst4|Q\(2) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(2),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X31_Y20_N22
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout\ = ((\inst4|Q\(3) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\ $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\ = CARRY((\inst4|Q\(3) & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\))) # (!\inst4|Q\(3) & 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(3),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X31_Y20_N24
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout\ = (\inst4|Q\(4) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\ & VCC)))) # (!\inst4|Q\(4) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\) # (GND))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\ = CARRY((\inst4|Q\(4) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\)) # (!\inst4|Q\(4) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(4),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X31_Y20_N26
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout\ = ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\ $ (\inst4|Q\(5) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\ & (\inst4|Q\(5) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\ & ((\inst4|Q\(5)) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\,
	datab => \inst4|Q\(5),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X31_Y20_N28
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout\ = (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ & ((\inst4|Q\(6) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\)) # (!\inst4|Q\(6) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\) # (GND))))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ & ((\inst4|Q\(6) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\ & VCC)) # 
-- (!\inst4|Q\(6) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\) # (!\inst4|Q\(6)))) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\ & (!\inst4|Q\(6) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~9_combout\,
	datab => \inst4|Q\(6),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X31_Y20_N30
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout\ = ((\inst4|Q\(7) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\ $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\ = CARRY((\inst4|Q\(7) & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\))) # (!\inst4|Q\(7) & 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(7),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~8_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X31_Y19_N0
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout\ = (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ & ((\inst4|Q\(8) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\)) # (!\inst4|Q\(8) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\) # (GND))))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ & ((\inst4|Q\(8) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\ & VCC)) # 
-- (!\inst4|Q\(8) & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ & ((!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\) # (!\inst4|Q\(8)))) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\ & (!\inst4|Q\(8) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~7_combout\,
	datab => \inst4|Q\(8),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X31_Y19_N2
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout\ = ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\ $ (\inst4|Q\(9) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\ & (\inst4|Q\(9) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\ & ((\inst4|Q\(9)) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\,
	datab => \inst4|Q\(9),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X31_Y19_N4
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout\ = (\inst4|Q\(10) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\ & VCC)))) # (!\inst4|Q\(10) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\) # (GND))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\ = CARRY((\inst4|Q\(10) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\)) # (!\inst4|Q\(10) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(10),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X31_Y19_N6
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout\ = ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\ $ (\inst4|Q\(11) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\ & (\inst4|Q\(11) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\ & ((\inst4|Q\(11)) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~4_combout\,
	datab => \inst4|Q\(11),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X31_Y19_N8
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout\ = (\inst4|Q\(12) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\ & VCC)))) # (!\inst4|Q\(12) & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\) # (GND))) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ & (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\))))
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\ = CARRY((\inst4|Q\(12) & (\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\ & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\)) # (!\inst4|Q\(12) & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(12),
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X31_Y19_N10
\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout\ = ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\ $ (\inst4|Q\(13) $ (\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\)))) # (GND)
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\ = CARRY((\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\ & (\inst4|Q\(13) & !\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\)) # 
-- (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\ & ((\inst4|Q\(13)) # (!\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~2_combout\,
	datab => \inst4|Q\(13),
	datad => VCC,
	cin => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout\,
	cout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X31_Y18_N6
\inst6|inst6|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux14~4_combout\ = (\inst6|inst6|Mux14~3_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux14~3_combout\ & (\inst6|inst6|Mux14~2_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux14~3_combout\,
	datab => \inst6|inst6|Mux14~2_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux14~4_combout\);

-- Location: LCCOMB_X31_Y18_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38_combout\) # ((\inst6|inst6|Mux14~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~38_combout\,
	datac => \inst6|inst6|Mux14~4_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39_combout\);

-- Location: LCCOMB_X31_Y18_N2
\inst6|inst6|C[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(14) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(14))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|C\(14),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~39_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(14));

-- Location: LCCOMB_X31_Y14_N20
\inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = (\inst16|Q\(13) & (!\inst16|Q\(14) & ((\inst6|inst6|C\(12))))) # (!\inst16|Q\(13) & (\inst16|Q\(14) & (\inst6|inst6|C\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(14),
	datad => \inst6|inst6|C\(12),
	combout => \inst1|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y14_N22
\inst1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux2~1_combout\ = (\inst1|Mux2~0_combout\) # ((\inst6|inst6|C\(13) & (\inst16|Q\(13) $ (!\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(13),
	datad => \inst1|Mux2~0_combout\,
	combout => \inst1|Mux2~1_combout\);

-- Location: LCCOMB_X31_Y14_N24
\inst|Q[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(13) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux2~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(13),
	datac => \inst1|Mux2~1_combout\,
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(13));

-- Location: LCCOMB_X32_Y18_N24
\inst20|Q[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[6]~9_combout\ = (\inst15|Q\(21) & ((\inst14|Q\(6)))) # (!\inst15|Q\(21) & (\inst3|R_rtl_1|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|R_rtl_1|auto_generated|ram_block1a6\,
	datac => \inst14|Q\(6),
	datad => \inst15|Q\(21),
	combout => \inst20|Q[6]~9_combout\);

-- Location: LCCOMB_X34_Y18_N18
\inst5|Q[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(6) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst20|Q[6]~9_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst5|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(6),
	datac => \inst20|Q[6]~9_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(6));

-- Location: LCCOMB_X35_Y21_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ = \inst5|Q\(15) $ (\inst5|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datad => \inst5|Q\(6),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\);

-- Location: LCCOMB_X34_Y21_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ & !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~2_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~38_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19_combout\);

-- Location: LCCOMB_X35_Y21_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36_combout\ = (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\ & (\inst5|Q\(15) $ (\inst5|Q\(9) $ 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(9),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~25_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[8]~29_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36_combout\);

-- Location: LCCOMB_X34_Y21_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36_combout\ & 
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~19_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~36_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[170]~17_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34) = (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~20_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[3]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[4]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34));

-- Location: LCCOMB_X34_Y18_N6
\inst6|inst6|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux13~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & (\inst6|inst6|Mux3~1_combout\)) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34))) # 
-- (!\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst3|lpm_mult_component|auto_generated|result\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst6|Mux3~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34),
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(13),
	combout => \inst6|inst6|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst6|inst6|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux13~1_combout\ = (\inst6|inst6|Mux13~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26_combout\)) # (!\inst6|inst6|Mux3~0_combout\))) # (!\inst6|inst6|Mux13~0_combout\ & (\inst6|inst6|Mux3~0_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux13~0_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[253]~122_combout\,
	combout => \inst6|inst6|Mux13~1_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26_combout\) # 
-- ((\inst6|inst6|Mux13~1_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & (\inst6|inst6|Mux13~1_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datab => \inst6|inst6|Mux13~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40_combout\);

-- Location: LCCOMB_X31_Y15_N2
\inst6|inst6|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux13~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(13) & ((\inst4|Q\(13)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(13) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(13),
	datab => \inst5|Q\(13),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux13~2_combout\);

-- Location: LCCOMB_X31_Y15_N16
\inst6|inst6|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux13~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst4|Q\(13) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst5|Q\(13)))) # (!\inst4|Q\(13) & (\inst5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(13),
	datab => \inst6|inst6|Mux3~2_combout\,
	datac => \inst5|Q\(13),
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst6|inst6|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux13~4_combout\ = (\inst6|inst6|Mux3~2_combout\ & ((\inst6|inst6|Mux13~3_combout\ & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout\))) # (!\inst6|inst6|Mux13~3_combout\ & (\inst6|inst6|Mux13~2_combout\)))) # 
-- (!\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst6|inst6|Mux13~2_combout\,
	datac => \inst6|inst6|Mux13~3_combout\,
	datad => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout\,
	combout => \inst6|inst6|Mux13~4_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40_combout\) # ((\inst6|inst6|Mux13~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~40_combout\,
	datab => \inst6|inst6|Mux13~4_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst6|inst6|C[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(13) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(13)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~41_combout\,
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	datad => \inst6|inst6|C\(13),
	combout => \inst6|inst6|C\(13));

-- Location: LCCOMB_X30_Y18_N20
\inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(13))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(11),
	datad => \inst6|inst6|C\(13),
	combout => \inst1|Mux3~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\inst1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = (\inst1|Mux3~0_combout\) # ((\inst6|inst6|C\(12) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst1|Mux3~0_combout\,
	datad => \inst6|inst6|C\(12),
	combout => \inst1|Mux3~1_combout\);

-- Location: LCCOMB_X32_Y18_N28
\inst|Q[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(12) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst1|Mux3~1_combout\)) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux3~1_combout\,
	datab => \inst|Q\(12),
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(12));

-- Location: LCCOMB_X36_Y21_N12
\inst20|Q[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[12]~3_combout\ = (\inst3|R_rtl_1|auto_generated|ram_block1a12\ & !\inst15|Q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|R_rtl_1|auto_generated|ram_block1a12\,
	datad => \inst15|Q\(21),
	combout => \inst20|Q[12]~3_combout\);

-- Location: LCCOMB_X36_Y21_N8
\inst5|Q[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(12) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[12]~3_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[12]~3_combout\,
	datac => \inst5|Q\(12),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(12));

-- Location: LCCOMB_X31_Y15_N14
\inst6|inst6|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux12~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(12) & ((\inst4|Q\(12)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & ((\inst4|Q\(12) $ (\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(12),
	datab => \inst4|Q\(12),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux12~2_combout\);

-- Location: LCCOMB_X31_Y15_N24
\inst6|inst6|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux12~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(12) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(12)))) # (!\inst5|Q\(12) & (\inst4|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(12),
	datab => \inst4|Q\(12),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux12~3_combout\);

-- Location: LCCOMB_X31_Y18_N28
\inst6|inst6|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux12~4_combout\ = (\inst6|inst6|Mux12~3_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux12~3_combout\ & (\inst6|inst6|Mux12~2_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux12~2_combout\,
	datab => \inst6|inst6|Mux12~3_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y18_N22
\inst6|inst6|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux12~0_combout\ = (\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\)) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst3|lpm_mult_component|auto_generated|result\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[252]~123_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(12),
	combout => \inst6|inst6|Mux12~0_combout\);

-- Location: LCCOMB_X31_Y18_N12
\inst6|inst6|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux12~1_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux12~0_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24_combout\)) # (!\inst6|inst6|Mux12~0_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51)))))) # (!\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~24_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51),
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst6|Mux12~0_combout\,
	combout => \inst6|inst6|Mux12~1_combout\);

-- Location: LCCOMB_X31_Y18_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux12~1_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datac => \inst6|inst6|Mux12~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42_combout\);

-- Location: LCCOMB_X31_Y18_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42_combout\) # ((\inst6|inst6|Mux12~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|Mux12~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~42_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43_combout\);

-- Location: LCCOMB_X31_Y18_N8
\inst6|inst6|C[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(12) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(12)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~43_combout\,
	datab => \inst6|inst6|C\(12),
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(12));

-- Location: LCCOMB_X31_Y15_N28
\inst1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(12))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(10),
	datad => \inst6|inst6|C\(12),
	combout => \inst1|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y15_N18
\inst1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~1_combout\ = (\inst1|Mux4~0_combout\) # ((\inst6|inst6|C\(11) & (\inst16|Q\(13) $ (!\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst6|inst6|C\(11),
	datac => \inst16|Q\(14),
	datad => \inst1|Mux4~0_combout\,
	combout => \inst1|Mux4~1_combout\);

-- Location: LCCOMB_X31_Y15_N22
\inst|Q[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(11) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux4~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Q\(11),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux4~1_combout\,
	combout => \inst|Q\(11));

-- Location: LCCOMB_X30_Y22_N4
\inst21|Q[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[11]~4_combout\ = (\inst15|Q\(19) & (\inst2|altsyncram_component|auto_generated|q_a\(11))) # (!\inst15|Q\(19) & ((\inst3|R_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(11),
	datac => \inst3|R_rtl_0|auto_generated|ram_block1a11\,
	datad => \inst15|Q\(19),
	combout => \inst21|Q[11]~4_combout\);

-- Location: LCCOMB_X31_Y21_N24
\inst4|Q[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(11) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[11]~4_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|Q[11]~4_combout\,
	datab => \inst4|Q\(11),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(11));

-- Location: LCCOMB_X31_Y15_N10
\inst6|inst6|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux11~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(11) & ((\inst4|Q\(11)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & ((\inst4|Q\(11) $ (\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(11),
	datab => \inst4|Q\(11),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux11~2_combout\);

-- Location: LCCOMB_X31_Y15_N0
\inst6|inst6|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux11~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(11) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(11)))) # (!\inst5|Q\(11) & (\inst4|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(11),
	datab => \inst4|Q\(11),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux11~3_combout\);

-- Location: LCCOMB_X30_Y18_N4
\inst6|inst6|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux11~4_combout\ = (\inst6|inst6|Mux3~2_combout\ & ((\inst6|inst6|Mux11~3_combout\ & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout\))) # (!\inst6|inst6|Mux11~3_combout\ & (\inst6|inst6|Mux11~2_combout\)))) # 
-- (!\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst6|inst6|Mux11~2_combout\,
	datac => \inst6|inst6|Mux11~3_combout\,
	datad => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout\,
	combout => \inst6|inst6|Mux11~4_combout\);

-- Location: LCCOMB_X29_Y20_N8
\inst6|inst6|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux11~0_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux3~0_combout\) # ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68))))) # (!\inst6|inst6|Mux3~1_combout\ & (!\inst6|inst6|Mux3~0_combout\ & 
-- ((\inst6|inst3|lpm_mult_component|auto_generated|result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68),
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(11),
	combout => \inst6|inst6|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y18_N12
\inst6|inst6|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux11~1_combout\ = (\inst6|inst6|Mux11~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout\)) # (!\inst6|inst6|Mux3~0_combout\))) # (!\inst6|inst6|Mux11~0_combout\ & (\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux11~0_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[251]~124_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout\,
	combout => \inst6|inst6|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44_combout\ = (\inst6|inst6|Mux11~1_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\)))) # (!\inst6|inst6|Mux11~1_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux11~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~22_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44_combout\) # ((\inst6|inst6|Mux11~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|Mux11~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~44_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst6|inst6|C[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(11) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(11))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(11),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~45_combout\,
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(11));

-- Location: LCCOMB_X29_Y19_N20
\inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = (\inst16|Q\(13) & (\inst6|inst6|C\(9) & (!\inst16|Q\(14)))) # (!\inst16|Q\(13) & (((\inst16|Q\(14) & \inst6|inst6|C\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(9),
	datab => \inst16|Q\(13),
	datac => \inst16|Q\(14),
	datad => \inst6|inst6|C\(11),
	combout => \inst1|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\inst1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = (\inst1|Mux5~0_combout\) # ((\inst6|inst6|C\(10) & (\inst16|Q\(13) $ (!\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(10),
	datad => \inst1|Mux5~0_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y19_N10
\inst|Q[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(10) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux5~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Q\(10),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux5~1_combout\,
	combout => \inst|Q\(10));

-- Location: LCCOMB_X32_Y18_N8
\inst20|Q[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[1]~14_combout\ = (\inst15|Q\(21) & ((\inst14|Q\(1)))) # (!\inst15|Q\(21) & (\inst3|R_rtl_1|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst3|R_rtl_1|auto_generated|ram_block1a1\,
	datad => \inst14|Q\(1),
	combout => \inst20|Q[1]~14_combout\);

-- Location: LCCOMB_X32_Y21_N24
\inst5|Q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(1) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[1]~14_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[1]~14_combout\,
	datab => \inst5|Q\(1),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(1));

-- Location: LCCOMB_X34_Y21_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\ = (\inst5|Q\(1)) # (((\inst5|Q\(0)) # (\inst5|Q\(2))) # (!\inst5|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(1),
	datab => \inst5|Q\(15),
	datac => \inst5|Q\(0),
	datad => \inst5|Q\(2),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\);

-- Location: LCCOMB_X34_Y21_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\ $ (((\inst5|Q\(3)) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\) # (\inst5|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(3),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\,
	datad => \inst5|Q\(4),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~18_combout\);

-- Location: LCCOMB_X28_Y21_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X34_Y18_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[119]~25_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[7]~39_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85));

-- Location: LCCOMB_X27_Y16_N6
\inst6|inst6|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux10~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst3|lpm_mult_component|auto_generated|result\(10) & (!\inst6|inst6|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst3|lpm_mult_component|auto_generated|result\(10),
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[250]~125_combout\,
	combout => \inst6|inst6|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y16_N0
\inst6|inst6|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux10~1_combout\ = (\inst6|inst6|Mux10~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout\) # (!\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux10~0_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) & (\inst6|inst6|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85),
	datab => \inst6|inst6|Mux10~0_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout\,
	combout => \inst6|inst6|Mux10~1_combout\);

-- Location: LCCOMB_X27_Y16_N18
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\) # 
-- ((\inst6|inst6|Mux10~1_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & (\inst6|inst6|Mux10~1_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datab => \inst6|inst6|Mux10~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46_combout\);

-- Location: LCCOMB_X35_Y19_N30
\inst6|inst6|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux10~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(10) & ((\inst4|Q\(10)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(10) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(10),
	datab => \inst5|Q\(10),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux10~2_combout\);

-- Location: LCCOMB_X32_Y20_N30
\inst6|inst6|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux10~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(10) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(10)))) # (!\inst5|Q\(10) & (\inst4|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(10),
	datab => \inst4|Q\(10),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux10~3_combout\);

-- Location: LCCOMB_X27_Y16_N28
\inst6|inst6|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux10~4_combout\ = (\inst6|inst6|Mux10~3_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux10~3_combout\ & (\inst6|inst6|Mux10~2_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux10~2_combout\,
	datab => \inst6|inst6|Mux10~3_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux10~4_combout\);

-- Location: LCCOMB_X27_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46_combout\) # ((!\inst16|Q\(18) & \inst6|inst6|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(18),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~46_combout\,
	datad => \inst6|inst6|Mux10~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47_combout\);

-- Location: LCCOMB_X27_Y16_N20
\inst6|inst6|C[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(10) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(10)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~47_combout\,
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	datad => \inst6|inst6|C\(10),
	combout => \inst6|inst6|C\(10));

-- Location: LCCOMB_X32_Y16_N16
\inst6|inst6|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux8~3_combout\ = (\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\) # ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & 
-- (!\inst6|inst6|Mux3~1_combout\ & (\inst6|inst3|lpm_mult_component|auto_generated|result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst6|Mux3~1_combout\,
	datac => \inst6|inst3|lpm_mult_component|auto_generated|result\(8),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[248]~127_combout\,
	combout => \inst6|inst6|Mux8~3_combout\);

-- Location: LCCOMB_X32_Y16_N14
\inst6|inst6|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux8~4_combout\ = (\inst6|inst6|Mux8~3_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout\) # (!\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux8~3_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119) & (\inst6|inst6|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux8~3_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(119),
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout\,
	combout => \inst6|inst6|Mux8~4_combout\);

-- Location: LCCOMB_X32_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux8~4_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datac => \inst6|inst6|Mux8~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68_combout\);

-- Location: LCCOMB_X32_Y19_N8
\inst6|inst6|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux8~1_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst4|Q\(8) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst5|Q\(8)))) # (!\inst4|Q\(8) & (\inst5|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst4|Q\(8),
	datac => \inst5|Q\(8),
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux8~1_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst6|inst6|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux8~0_combout\ = (\inst16|Q\(15) & (\inst5|Q\(8) & ((\inst4|Q\(8)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(8) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(8),
	datab => \inst5|Q\(8),
	datac => \inst16|Q\(15),
	datad => \inst16|Q\(16),
	combout => \inst6|inst6|Mux8~0_combout\);

-- Location: LCCOMB_X31_Y19_N26
\inst6|inst6|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux8~2_combout\ = (\inst6|inst6|Mux8~1_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux8~1_combout\ & (\inst6|inst6|Mux8~0_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux8~1_combout\,
	datab => \inst6|inst6|Mux8~0_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux8~2_combout\);

-- Location: LCCOMB_X27_Y16_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68_combout\) # ((\inst6|inst6|Mux8~2_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~68_combout\,
	datac => \inst6|inst6|Mux8~2_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69_combout\);

-- Location: LCCOMB_X27_Y16_N2
\inst6|inst6|C[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(8) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(8)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~69_combout\,
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	datad => \inst6|inst6|C\(8),
	combout => \inst6|inst6|C\(8));

-- Location: LCCOMB_X27_Y16_N12
\inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = (\inst16|Q\(13) & (((!\inst16|Q\(14) & \inst6|inst6|C\(8))))) # (!\inst16|Q\(13) & (\inst6|inst6|C\(10) & (\inst16|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst6|inst6|C\(10),
	datac => \inst16|Q\(14),
	datad => \inst6|inst6|C\(8),
	combout => \inst1|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y16_N30
\inst1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = (\inst1|Mux6~0_combout\) # ((\inst6|inst6|C\(9) & (\inst16|Q\(13) $ (!\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(9),
	datad => \inst1|Mux6~0_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y16_N14
\inst|Q[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(9) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux6~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(9),
	datac => \inst1|Mux6~1_combout\,
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(9));

-- Location: LCCOMB_X36_Y21_N16
\inst20|Q[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[9]~6_combout\ = (\inst3|R_rtl_1|auto_generated|ram_block1a9\ & !\inst15|Q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_1|auto_generated|ram_block1a9\,
	datad => \inst15|Q\(21),
	combout => \inst20|Q[9]~6_combout\);

-- Location: LCCOMB_X35_Y21_N14
\inst5|Q[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(9) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[9]~6_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[9]~6_combout\,
	datac => \inst5|Q\(9),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(9));

-- Location: LCCOMB_X32_Y19_N6
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\ = \inst5|Q\(9) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Q\(9),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~6_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst6|inst6|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux9~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(9) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(9)))) # (!\inst5|Q\(9) & (\inst4|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst5|Q\(9),
	datac => \inst4|Q\(9),
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux9~3_combout\);

-- Location: LCCOMB_X32_Y19_N14
\inst6|inst6|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux9~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(9) & ((\inst4|Q\(9)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(9) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(9),
	datab => \inst5|Q\(9),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y19_N12
\inst6|inst6|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux9~4_combout\ = (\inst6|inst6|Mux9~3_combout\ & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout\) # ((!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux9~3_combout\ & (((\inst6|inst6|Mux9~2_combout\ & 
-- \inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout\,
	datab => \inst6|inst6|Mux9~3_combout\,
	datac => \inst6|inst6|Mux9~2_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux9~4_combout\);

-- Location: LCCOMB_X34_Y18_N0
\inst6|inst6|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux9~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102))) # 
-- (!\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst3|lpm_mult_component|auto_generated|result\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102),
	datac => \inst6|inst3|lpm_mult_component|auto_generated|result\(9),
	datad => \inst6|inst6|Mux3~1_combout\,
	combout => \inst6|inst6|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y19_N28
\inst6|inst6|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux9~1_combout\ = (\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux9~0_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout\))) # (!\inst6|inst6|Mux9~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & (\inst6|inst6|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst6|Mux9~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[249]~126_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout\,
	combout => \inst6|inst6|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\) # 
-- ((\inst6|inst6|Mux9~1_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & (\inst6|inst6|Mux9~1_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datab => \inst6|inst6|Mux9~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48_combout\);

-- Location: LCCOMB_X29_Y19_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48_combout\) # ((\inst6|inst6|Mux9~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|Mux9~4_combout\,
	datac => \inst16|Q\(18),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~48_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49_combout\);

-- Location: LCCOMB_X29_Y19_N30
\inst6|inst6|C[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(9) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(9))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(9),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~49_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(9));

-- Location: LCCOMB_X29_Y19_N12
\inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = (\inst16|Q\(14) & (\inst6|inst6|C\(9) & ((!\inst16|Q\(13))))) # (!\inst16|Q\(14) & (((\inst6|inst6|C\(7) & \inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(9),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(7),
	datad => \inst16|Q\(13),
	combout => \inst1|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\inst1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = (\inst1|Mux7~0_combout\) # ((\inst6|inst6|C\(8) & (\inst16|Q\(13) $ (!\inst16|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux7~0_combout\,
	datab => \inst16|Q\(13),
	datac => \inst16|Q\(14),
	datad => \inst6|inst6|C\(8),
	combout => \inst1|Mux7~1_combout\);

-- Location: LCCOMB_X29_Y19_N24
\inst|Q[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(8) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst1|Mux7~1_combout\)) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux7~1_combout\,
	datab => \inst|Q\(8),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(8));

-- Location: LCCOMB_X32_Y18_N6
\inst20|Q[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[7]~8_combout\ = (\inst15|Q\(21) & (\inst14|Q\(7))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(7),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a7\,
	combout => \inst20|Q[7]~8_combout\);

-- Location: LCCOMB_X34_Y18_N4
\inst5|Q[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(7) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[7]~8_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst20|Q[7]~8_combout\,
	datac => \inst5|Q\(7),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(7));

-- Location: LCCOMB_X31_Y15_N8
\inst6|inst6|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux7~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(7) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(7)))) # (!\inst5|Q\(7) & (\inst4|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(7),
	datab => \inst4|Q\(7),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux7~3_combout\);

-- Location: LCCOMB_X31_Y15_N6
\inst6|inst6|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux7~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(7) & ((\inst4|Q\(7)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & ((\inst4|Q\(7) $ (\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(7),
	datab => \inst4|Q\(7),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux7~2_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst6|inst6|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux7~4_combout\ = (\inst6|inst6|Mux7~3_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux7~3_combout\ & (\inst6|inst6|Mux7~2_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux7~3_combout\,
	datab => \inst6|inst6|Mux7~2_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux7~4_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst6|inst6|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux7~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136)))) # 
-- (!\inst6|inst6|Mux3~1_combout\ & (\inst6|inst3|lpm_mult_component|auto_generated|result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst3|lpm_mult_component|auto_generated|result\(7),
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(136),
	combout => \inst6|inst6|Mux7~0_combout\);

-- Location: LCCOMB_X30_Y19_N4
\inst6|inst6|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux7~1_combout\ = (\inst6|inst6|Mux7~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout\) # (!\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux7~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\ & (\inst6|inst6|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux7~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[247]~128_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout\,
	combout => \inst6|inst6|Mux7~1_combout\);

-- Location: LCCOMB_X30_Y19_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux7~1_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst6|Mux7~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50_combout\) # ((\inst6|inst6|Mux7~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux7~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~50_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51_combout\);

-- Location: LCCOMB_X30_Y19_N0
\inst6|inst6|C[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(7) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(7)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~51_combout\,
	datab => \inst6|inst6|C\(7),
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(7));

-- Location: LCCOMB_X30_Y20_N16
\inst1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux8~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & (\inst6|inst6|C\(8)))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & ((\inst6|inst6|C\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(8),
	datad => \inst6|inst6|C\(6),
	combout => \inst1|Mux8~0_combout\);

-- Location: LCCOMB_X30_Y20_N18
\inst1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux8~1_combout\ = (\inst1|Mux8~0_combout\) # ((\inst6|inst6|C\(7) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst6|inst6|C\(7),
	datac => \inst16|Q\(13),
	datad => \inst1|Mux8~0_combout\,
	combout => \inst1|Mux8~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst|Q[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(7) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux8~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(7),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux8~1_combout\,
	combout => \inst|Q\(7));

-- Location: LCCOMB_X32_Y18_N22
\inst20|Q[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[5]~10_combout\ = (\inst15|Q\(21) & ((\inst14|Q\(5)))) # (!\inst15|Q\(21) & (\inst3|R_rtl_1|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|R_rtl_1|auto_generated|ram_block1a5\,
	datac => \inst14|Q\(5),
	datad => \inst15|Q\(21),
	combout => \inst20|Q[5]~10_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst5|Q[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(5) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst20|Q[5]~10_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst5|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(5),
	datab => \inst20|Q[5]~10_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(5));

-- Location: LCCOMB_X32_Y20_N6
\inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\ = \inst5|Q\(5) $ (\inst6|inst6|ADD_SUB~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(5),
	datad => \inst6|inst6|ADD_SUB~combout\,
	combout => \inst6|inst|LPM_ADD_SUB_component|auto_generated|_~10_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst6|inst6|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux5~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst4|Q\(5) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst5|Q\(5)))) # (!\inst4|Q\(5) & (\inst5|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(5),
	datab => \inst5|Q\(5),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux5~3_combout\);

-- Location: LCCOMB_X32_Y20_N2
\inst6|inst6|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux5~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(5) & ((\inst4|Q\(5)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(5) $ (((\inst16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(5),
	datab => \inst16|Q\(15),
	datac => \inst5|Q\(5),
	datad => \inst16|Q\(16),
	combout => \inst6|inst6|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y20_N12
\inst6|inst6|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux5~4_combout\ = (\inst6|inst6|Mux5~3_combout\ & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout\) # ((!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux5~3_combout\ & (((\inst6|inst6|Mux3~2_combout\ & 
-- \inst6|inst6|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout\,
	datab => \inst6|inst6|Mux5~3_combout\,
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux5~2_combout\,
	combout => \inst6|inst6|Mux5~4_combout\);

-- Location: LCCOMB_X29_Y20_N22
\inst6|inst6|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux5~0_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux3~0_combout\) # ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170))))) # (!\inst6|inst6|Mux3~1_combout\ & (!\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst3|lpm_mult_component|auto_generated|result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst3|lpm_mult_component|auto_generated|result\(5),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(170),
	combout => \inst6|inst6|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y20_N8
\inst6|inst6|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux5~1_combout\ = (\inst6|inst6|Mux5~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout\)) # (!\inst6|inst6|Mux3~0_combout\))) # (!\inst6|inst6|Mux5~0_combout\ & (\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux5~0_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[245]~130_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout\,
	combout => \inst6|inst6|Mux5~1_combout\);

-- Location: LCCOMB_X30_Y20_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55_combout\ = (\inst6|inst6|Mux5~1_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\)))) # (!\inst6|inst6|Mux5~1_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux5~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55_combout\) # ((\inst6|inst6|Mux5~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux5~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~55_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56_combout\);

-- Location: LCCOMB_X30_Y20_N24
\inst6|inst6|C[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(5) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(5))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|C\(5),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~56_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(5));

-- Location: LCCOMB_X30_Y20_N28
\inst1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux9~0_combout\ = (\inst16|Q\(14) & (((!\inst16|Q\(13) & \inst6|inst6|C\(7))))) # (!\inst16|Q\(14) & (\inst6|inst6|C\(5) & (\inst16|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst6|inst6|C\(5),
	datac => \inst16|Q\(13),
	datad => \inst6|inst6|C\(7),
	combout => \inst1|Mux9~0_combout\);

-- Location: LCCOMB_X30_Y20_N22
\inst1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux9~1_combout\ = (\inst1|Mux9~0_combout\) # ((\inst6|inst6|C\(6) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst6|inst6|C\(6),
	datac => \inst16|Q\(13),
	datad => \inst1|Mux9~0_combout\,
	combout => \inst1|Mux9~1_combout\);

-- Location: LCCOMB_X30_Y20_N26
\inst|Q[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(6) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst1|Mux9~1_combout\)) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux9~1_combout\,
	datac => \inst|Q\(6),
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(6));

-- Location: LCCOMB_X32_Y18_N16
\inst20|Q[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[4]~11_combout\ = (\inst15|Q\(21) & (\inst14|Q\(4))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(4),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a4\,
	combout => \inst20|Q[4]~11_combout\);

-- Location: LCCOMB_X36_Y21_N6
\inst5|Q[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(4) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst20|Q[4]~11_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst5|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(4),
	datab => \inst20|Q[4]~11_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(4));

-- Location: LCCOMB_X35_Y21_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ = (!\inst5|Q\(4) & (!\inst5|Q\(3) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\ & 
-- !\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(4),
	datab => \inst5|Q\(3),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|_~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[2]~23_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\);

-- Location: LCCOMB_X34_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\ $ (\inst5|Q\(15) $ (\inst5|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[5]~24_combout\,
	datab => \inst5|Q\(15),
	datad => \inst5|Q\(6),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[6]~37_combout\);

-- Location: LCCOMB_X30_Y17_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\);

-- Location: LCCOMB_X31_Y17_N14
\inst6|inst6|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux6~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\) # ((\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & 
-- (((!\inst6|inst6|Mux3~1_combout\ & \inst6|inst3|lpm_mult_component|auto_generated|result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[246]~129_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(6),
	combout => \inst6|inst6|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst6|inst6|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux6~1_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux6~0_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout\))) # (!\inst6|inst6|Mux6~0_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153))))) # (!\inst6|inst6|Mux3~1_combout\ & (\inst6|inst6|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst6|Mux6~0_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(153),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout\,
	combout => \inst6|inst6|Mux6~1_combout\);

-- Location: LCCOMB_X31_Y17_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\) # 
-- ((\inst6|inst6|Mux6~1_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & (\inst6|inst6|Mux6~1_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datab => \inst6|inst6|Mux6~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52_combout\ = (\inst16|Q\(15) & (\inst5|Q\(6) & ((\inst4|Q\(6)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst16|Q\(16) $ (((\inst4|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(15),
	datac => \inst5|Q\(6),
	datad => \inst4|Q\(6),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52_combout\);

-- Location: LCCOMB_X32_Y19_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(6) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(6)))) # 
-- (!\inst5|Q\(6) & (\inst4|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst5|Q\(6),
	datac => \inst4|Q\(6),
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\);

-- Location: LCCOMB_X31_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54_combout\ = (\inst6|inst6|Mux3~2_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\ & 
-- ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52_combout\)))) # 
-- (!\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~52_combout\,
	datab => \inst6|inst6|Mux3~2_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~53_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54_combout\);

-- Location: LCCOMB_X31_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66_combout\) # ((!\inst16|Q\(18) & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~66_combout\,
	datac => \inst16|Q\(18),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~54_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67_combout\);

-- Location: LCCOMB_X31_Y17_N18
\inst6|inst6|C[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(6) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|C\(6)))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~67_combout\,
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	datad => \inst6|inst6|C\(6),
	combout => \inst6|inst6|C\(6));

-- Location: LCCOMB_X30_Y15_N22
\inst1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(6))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(4),
	datad => \inst6|inst6|C\(6),
	combout => \inst1|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y15_N12
\inst1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~1_combout\ = (\inst1|Mux10~0_combout\) # ((\inst6|inst6|C\(5) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst1|Mux10~0_combout\,
	datad => \inst6|inst6|C\(5),
	combout => \inst1|Mux10~1_combout\);

-- Location: LCCOMB_X30_Y15_N30
\inst|Q[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(5) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux10~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Q\(5),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux10~1_combout\,
	combout => \inst|Q\(5));

-- Location: LCCOMB_X36_Y21_N28
\inst20|Q[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[11]~4_combout\ = (!\inst15|Q\(21) & \inst3|R_rtl_1|auto_generated|ram_block1a11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a11\,
	combout => \inst20|Q[11]~4_combout\);

-- Location: LCCOMB_X35_Y21_N18
\inst5|Q[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(11) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst20|Q[11]~4_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst5|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Q\(11),
	datac => \inst20|Q[11]~4_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(11));

-- Location: LCCOMB_X28_Y19_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30_combout\ = (\inst5|Q\(15) & (((!\inst5|Q\(14)) # (!\inst5|Q\(12))) # (!\inst5|Q\(13)))) # (!\inst5|Q\(15) & ((\inst5|Q\(13)) # ((\inst5|Q\(12)) # (\inst5|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(13),
	datac => \inst5|Q\(12),
	datad => \inst5|Q\(14),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30_combout\);

-- Location: LCCOMB_X28_Y19_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ & (\inst5|Q\(11) $ (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(11),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~30_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\,
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\);

-- Location: LCCOMB_X28_Y16_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X28_Y16_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X28_Y16_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X30_Y17_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\);

-- Location: LCCOMB_X30_Y19_N26
\inst6|inst6|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux4~3_combout\ = (\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\)) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst3|lpm_mult_component|auto_generated|result\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~1_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[244]~131_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst3|lpm_mult_component|auto_generated|result\(4),
	combout => \inst6|inst6|Mux4~3_combout\);

-- Location: LCCOMB_X28_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~37_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst6|inst6|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux4~4_combout\ = (\inst6|inst6|Mux4~3_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout\) # (!\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux4~3_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33_combout\ & (\inst6|inst6|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux4~3_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[187]~33_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout\,
	combout => \inst6|inst6|Mux4~4_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux4~4_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datac => \inst6|inst6|Mux4~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64_combout\);

-- Location: LCCOMB_X31_Y15_N30
\inst6|inst6|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux4~0_combout\ = (\inst16|Q\(15) & (\inst5|Q\(4) & ((\inst4|Q\(4)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst16|Q\(16) $ ((\inst4|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(15),
	datac => \inst4|Q\(4),
	datad => \inst5|Q\(4),
	combout => \inst6|inst6|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y15_N4
\inst6|inst6|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux4~1_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(4) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(4)))) # (!\inst5|Q\(4) & (\inst4|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(4),
	datab => \inst4|Q\(4),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux4~1_combout\);

-- Location: LCCOMB_X30_Y19_N28
\inst6|inst6|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux4~2_combout\ = (\inst6|inst6|Mux4~1_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux4~1_combout\ & (\inst6|inst6|Mux4~0_combout\ & 
-- ((\inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux4~0_combout\,
	datab => \inst6|inst6|Mux4~1_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y19_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64_combout\) # ((\inst6|inst6|Mux4~2_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~64_combout\,
	datab => \inst6|inst6|Mux4~2_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst6|inst6|C[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(4) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(4))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|C\(4),
	datac => \inst6|inst6|Mux16~0clkctrl_outclk\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~65_combout\,
	combout => \inst6|inst6|C\(4));

-- Location: LCCOMB_X30_Y15_N2
\inst1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux11~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(5))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(3),
	datad => \inst6|inst6|C\(5),
	combout => \inst1|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y15_N28
\inst1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux11~1_combout\ = (\inst1|Mux11~0_combout\) # ((\inst6|inst6|C\(4) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(4),
	datad => \inst1|Mux11~0_combout\,
	combout => \inst1|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y15_N24
\inst|Q[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(4) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux11~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(4),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux11~1_combout\,
	combout => \inst|Q\(4));

-- Location: LCCOMB_X32_Y18_N18
\inst20|Q[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[3]~12_combout\ = (\inst15|Q\(21) & (\inst14|Q\(3))) # (!\inst15|Q\(21) & ((\inst3|R_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datac => \inst14|Q\(3),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a3\,
	combout => \inst20|Q[3]~12_combout\);

-- Location: LCCOMB_X34_Y21_N6
\inst5|Q[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(3) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst20|Q[3]~12_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst5|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(3),
	datac => \inst4|always0~0clkctrl_outclk\,
	datad => \inst20|Q[3]~12_combout\,
	combout => \inst5|Q\(3));

-- Location: LCCOMB_X32_Y17_N26
\inst6|inst6|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~7_combout\ = (\inst6|inst6|Mux3~2_combout\ & (\inst6|inst6|Mux3~3_combout\)) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(3) & ((!\inst4|Q\(3)) # (!\inst6|inst6|Mux3~3_combout\))) # (!\inst5|Q\(3) & ((\inst4|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~3_combout\,
	datab => \inst5|Q\(3),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst4|Q\(3),
	combout => \inst6|inst6|Mux3~7_combout\);

-- Location: LCCOMB_X32_Y17_N20
\inst6|inst6|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~6_combout\ = (\inst16|Q\(15) & (\inst5|Q\(3) & ((\inst4|Q\(3)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst16|Q\(16) $ (((\inst4|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst16|Q\(15),
	datac => \inst5|Q\(3),
	datad => \inst4|Q\(3),
	combout => \inst6|inst6|Mux3~6_combout\);

-- Location: LCCOMB_X30_Y20_N20
\inst6|inst6|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~8_combout\ = (\inst6|inst6|Mux3~7_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout\) # (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux3~7_combout\ & (\inst6|inst6|Mux3~6_combout\ & 
-- (\inst6|inst6|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~7_combout\,
	datab => \inst6|inst6|Mux3~6_combout\,
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout\,
	combout => \inst6|inst6|Mux3~8_combout\);

-- Location: LCCOMB_X29_Y17_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~31_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34_combout\);

-- Location: LCCOMB_X29_Y17_N0
\inst6|inst6|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~4_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\ & 
-- ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34_combout\))) # (!\inst6|inst6|Mux3~1_combout\ & (\inst6|inst3|lpm_mult_component|auto_generated|result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst3|lpm_mult_component|auto_generated|result\(3),
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[204]~34_combout\,
	combout => \inst6|inst6|Mux3~4_combout\);

-- Location: LCCOMB_X30_Y20_N0
\inst6|inst6|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux3~5_combout\ = (\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~4_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout\))) # (!\inst6|inst6|Mux3~4_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[243]~132_combout\,
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst6|Mux3~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout\,
	combout => \inst6|inst6|Mux3~5_combout\);

-- Location: LCCOMB_X30_Y20_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\) # 
-- ((\inst6|inst6|Mux3~5_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & (\inst6|inst6|Mux3~5_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datab => \inst6|inst6|Mux3~5_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57_combout\) # ((\inst6|inst6|Mux3~8_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|Mux3~8_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~57_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58_combout\);

-- Location: LCCOMB_X30_Y20_N30
\inst6|inst6|C[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(3) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(3))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(3),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~58_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(3));

-- Location: LCCOMB_X29_Y20_N16
\inst1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux12~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(4))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(2),
	datad => \inst6|inst6|C\(4),
	combout => \inst1|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux12~1_combout\ = (\inst1|Mux12~0_combout\) # ((\inst6|inst6|C\(3) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(3),
	datad => \inst1|Mux12~0_combout\,
	combout => \inst1|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y20_N18
\inst|Q[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(3) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux12~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(3),
	datac => \inst1|Mux12~1_combout\,
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(3));

-- Location: LCCOMB_X36_Y21_N26
\inst20|Q[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[15]~0_combout\ = (!\inst15|Q\(21) & \inst3|R_rtl_1|auto_generated|ram_block1a15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(21),
	datad => \inst3|R_rtl_1|auto_generated|ram_block1a15\,
	combout => \inst20|Q[15]~0_combout\);

-- Location: LCCOMB_X34_Y21_N8
\inst5|Q[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(15) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[15]~0_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst20|Q[15]~0_combout\,
	datac => \inst4|always0~0clkctrl_outclk\,
	datad => \inst5|Q\(15),
	combout => \inst5|Q\(15));

-- Location: LCCOMB_X35_Y21_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\ & ((\inst5|Q\(15) & (!\inst5|Q\(11) & !\inst5|Q\(12))) # (!\inst5|Q\(15) & 
-- (\inst5|Q\(11) & \inst5|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(15),
	datab => \inst5|Q\(11),
	datac => \inst5|Q\(12),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[10]~26_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\);

-- Location: LCCOMB_X28_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\ = (\inst5|Q\(14) & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ & !\inst5|Q\(13))) # (!\inst5|Q\(15)))) # 
-- (!\inst5|Q\(14) & ((\inst5|Q\(15)) # ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ & \inst5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(14),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	datac => \inst5|Q\(13),
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\);

-- Location: LCCOMB_X32_Y16_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35_combout\);

-- Location: LCCOMB_X29_Y17_N26
\inst6|inst6|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux2~3_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\) # (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & 
-- (\inst6|inst3|lpm_mult_component|auto_generated|result\(2) & (!\inst6|inst6|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst3|lpm_mult_component|auto_generated|result\(2),
	datab => \inst6|inst6|Mux3~0_combout\,
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[242]~133_combout\,
	combout => \inst6|inst6|Mux2~3_combout\);

-- Location: LCCOMB_X32_Y16_N18
\inst6|inst6|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux2~4_combout\ = (\inst6|inst6|Mux3~1_combout\ & ((\inst6|inst6|Mux2~3_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout\))) # (!\inst6|inst6|Mux2~3_combout\ & 
-- (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35_combout\)))) # (!\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[221]~35_combout\,
	datab => \inst6|inst6|Mux3~1_combout\,
	datac => \inst6|inst6|Mux2~3_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout\,
	combout => \inst6|inst6|Mux2~4_combout\);

-- Location: LCCOMB_X32_Y16_N2
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux2~4_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst6|Mux2~4_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62_combout\);

-- Location: LCCOMB_X32_Y20_N16
\inst6|inst6|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux2~1_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(2) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(2)))) # (!\inst5|Q\(2) & (\inst4|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(2),
	datab => \inst4|Q\(2),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux2~1_combout\);

-- Location: LCCOMB_X32_Y20_N18
\inst6|inst6|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux2~0_combout\ = (\inst16|Q\(15) & (\inst5|Q\(2) & ((\inst4|Q\(2)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & ((\inst4|Q\(2) $ (\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(2),
	datab => \inst4|Q\(2),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\inst6|inst6|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux2~2_combout\ = (\inst6|inst6|Mux2~1_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout\)) # (!\inst6|inst6|Mux3~2_combout\))) # (!\inst6|inst6|Mux2~1_combout\ & (\inst6|inst6|Mux3~2_combout\ & 
-- ((\inst6|inst6|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux2~1_combout\,
	datab => \inst6|inst6|Mux3~2_combout\,
	datac => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout\,
	datad => \inst6|inst6|Mux2~0_combout\,
	combout => \inst6|inst6|Mux2~2_combout\);

-- Location: LCCOMB_X31_Y20_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62_combout\) # ((!\inst16|Q\(18) & \inst6|inst6|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~62_combout\,
	datac => \inst16|Q\(18),
	datad => \inst6|inst6|Mux2~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63_combout\);

-- Location: LCCOMB_X31_Y20_N10
\inst6|inst6|C[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(2) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(2))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(2),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~63_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(2));

-- Location: LCCOMB_X30_Y15_N10
\inst1|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux13~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(3))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(1),
	datad => \inst6|inst6|C\(3),
	combout => \inst1|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y15_N20
\inst1|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux13~1_combout\ = (\inst1|Mux13~0_combout\) # ((\inst6|inst6|C\(2) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(2),
	datad => \inst1|Mux13~0_combout\,
	combout => \inst1|Mux13~1_combout\);

-- Location: LCCOMB_X30_Y15_N14
\inst|Q[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(2) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux13~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(2),
	datac => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	datad => \inst1|Mux13~1_combout\,
	combout => \inst|Q\(2));

-- Location: LCCOMB_X35_Y19_N16
\inst20|Q[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|Q[14]~1_combout\ = (\inst3|R_rtl_1|auto_generated|ram_block1a14\ & !\inst15|Q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|R_rtl_1|auto_generated|ram_block1a14\,
	datad => \inst15|Q\(21),
	combout => \inst20|Q[14]~1_combout\);

-- Location: LCCOMB_X36_Y21_N0
\inst5|Q[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Q\(14) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst20|Q[14]~1_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst5|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|Q[14]~1_combout\,
	datab => \inst5|Q\(14),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst5|Q\(14));

-- Location: LCCOMB_X28_Y18_N20
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\ & ((\inst5|Q\(14) & (\inst5|Q\(13) & !\inst5|Q\(15))) # (!\inst5|Q\(14) & 
-- (!\inst5|Q\(13) & \inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(14),
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[12]~27_combout\,
	datac => \inst5|Q\(13),
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\);

-- Location: LCCOMB_X31_Y17_N6
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[238]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(238) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\) # 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[14]~34_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(238));

-- Location: LCCOMB_X31_Y17_N12
\inst6|inst6|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux1~0_combout\ = (\inst6|inst6|Mux3~1_combout\ & (((\inst6|inst6|Mux3~0_combout\)) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(238)))) # (!\inst6|inst6|Mux3~1_combout\ & 
-- (((\inst6|inst3|lpm_mult_component|auto_generated|result\(1) & !\inst6|inst6|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(238),
	datab => \inst6|inst3|lpm_mult_component|auto_generated|result\(1),
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst6|Mux3~0_combout\,
	combout => \inst6|inst6|Mux1~0_combout\);

-- Location: LCCOMB_X31_Y17_N26
\inst6|inst6|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux1~1_combout\ = (\inst6|inst6|Mux1~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout\) # (!\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux1~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\ & (\inst6|inst6|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux1~0_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[241]~135_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout\,
	combout => \inst6|inst6|Mux1~1_combout\);

-- Location: LCCOMB_X31_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux1~1_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datac => \inst6|inst6|Mux1~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst6|inst6|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux1~3_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst5|Q\(1) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst4|Q\(1)))) # (!\inst5|Q\(1) & (\inst4|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~2_combout\,
	datab => \inst5|Q\(1),
	datac => \inst4|Q\(1),
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst6|Mux1~3_combout\);

-- Location: LCCOMB_X32_Y18_N4
\inst6|inst6|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux1~2_combout\ = (\inst16|Q\(15) & (\inst5|Q\(1) & ((\inst4|Q\(1)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & ((\inst16|Q\(16) $ (\inst4|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(15),
	datab => \inst5|Q\(1),
	datac => \inst16|Q\(16),
	datad => \inst4|Q\(1),
	combout => \inst6|inst6|Mux1~2_combout\);

-- Location: LCCOMB_X31_Y18_N18
\inst6|inst6|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux1~4_combout\ = (\inst6|inst6|Mux1~3_combout\ & ((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout\) # ((!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst6|Mux1~3_combout\ & (((\inst6|inst6|Mux1~2_combout\ & 
-- \inst6|inst6|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux1~3_combout\,
	datab => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout\,
	datac => \inst6|inst6|Mux1~2_combout\,
	datad => \inst6|inst6|Mux3~2_combout\,
	combout => \inst6|inst6|Mux1~4_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59_combout\) # ((\inst6|inst6|Mux1~4_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~59_combout\,
	datac => \inst6|inst6|Mux1~4_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60_combout\);

-- Location: LCCOMB_X31_Y18_N30
\inst6|inst6|C[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(1) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(1))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(1),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~60_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(1));

-- Location: LCCOMB_X31_Y17_N0
\inst1|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux14~0_combout\ = (\inst16|Q\(14) & (!\inst16|Q\(13) & ((\inst6|inst6|C\(2))))) # (!\inst16|Q\(14) & (\inst16|Q\(13) & (\inst6|inst6|C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(0),
	datad => \inst6|inst6|C\(2),
	combout => \inst1|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\inst1|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux14~1_combout\ = (\inst1|Mux14~0_combout\) # ((\inst6|inst6|C\(1) & (\inst16|Q\(14) $ (!\inst16|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(14),
	datab => \inst16|Q\(13),
	datac => \inst6|inst6|C\(1),
	datad => \inst1|Mux14~0_combout\,
	combout => \inst1|Mux14~1_combout\);

-- Location: LCCOMB_X31_Y17_N24
\inst|Q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(1) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux14~1_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(1),
	datac => \inst1|Mux14~1_combout\,
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(1));

-- Location: LCCOMB_X32_Y20_N26
\inst21|Q[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[0]~15_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(0)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(19),
	datab => \inst3|R_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst21|Q[0]~15_combout\);

-- Location: LCCOMB_X32_Y21_N0
\inst4|Q[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(0) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst21|Q[0]~15_combout\))) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst4|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Q\(0),
	datac => \inst21|Q[0]~15_combout\,
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(0));

-- Location: LCCOMB_X34_Y16_N16
\inst6|inst6|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~4_combout\ = (!\inst16|Q\(16) & ((\inst16|Q\(15) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\))) # (!\inst16|Q\(15) & 
-- (\inst6|inst3|lpm_mult_component|auto_generated|result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst6|inst3|lpm_mult_component|auto_generated|result\(0),
	datac => \inst16|Q\(15),
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst6|Mux0~4_combout\);

-- Location: LCCOMB_X34_Y16_N30
\inst6|inst6|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~5_combout\ = (\inst6|inst6|Mux0~4_combout\) # ((!\inst16|Q\(15) & (\inst16|Q\(16) & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(15),
	datab => \inst16|Q\(16),
	datac => \inst6|inst6|Mux0~4_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[240]~134_combout\,
	combout => \inst6|inst6|Mux0~5_combout\);

-- Location: LCCOMB_X31_Y22_N26
\inst6|inst6|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~2_combout\ = (\inst4|Q\(0) & (((!\inst5|Q\(0) & \inst16|Q\(17))) # (!\inst16|Q\(15)))) # (!\inst4|Q\(0) & (((\inst5|Q\(0) & \inst16|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(15),
	datab => \inst4|Q\(0),
	datac => \inst5|Q\(0),
	datad => \inst16|Q\(17),
	combout => \inst6|inst6|Mux0~2_combout\);

-- Location: LCCOMB_X34_Y16_N2
\inst6|inst6|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~0_combout\ = (\inst16|Q\(15) & (\inst5|Q\(0) & ((\inst4|Q\(0)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (((!\inst4|Q\(0) & \inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Q\(0),
	datab => \inst4|Q\(0),
	datac => \inst16|Q\(16),
	datad => \inst16|Q\(15),
	combout => \inst6|inst6|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst6|inst6|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~1_combout\ = (\inst16|Q\(17) & (((\inst16|Q\(16) & \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout\)))) # (!\inst16|Q\(17) & (\inst6|inst6|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux0~0_combout\,
	datab => \inst16|Q\(17),
	datac => \inst16|Q\(16),
	datad => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout\,
	combout => \inst6|inst6|Mux0~1_combout\);

-- Location: LCCOMB_X31_Y20_N0
\inst6|inst6|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~3_combout\ = (!\inst16|Q\(18) & ((\inst6|inst6|Mux0~1_combout\) # ((!\inst16|Q\(16) & \inst6|inst6|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(16),
	datab => \inst6|inst6|Mux0~2_combout\,
	datac => \inst16|Q\(18),
	datad => \inst6|inst6|Mux0~1_combout\,
	combout => \inst6|inst6|Mux0~3_combout\);

-- Location: LCCOMB_X31_Y20_N6
\inst6|inst6|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux0~6_combout\ = (\inst6|inst6|Mux0~3_combout\) # ((\inst6|inst6|Mux0~5_combout\ & (!\inst16|Q\(17) & \inst16|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux0~5_combout\,
	datab => \inst16|Q\(17),
	datac => \inst16|Q\(18),
	datad => \inst6|inst6|Mux0~3_combout\,
	combout => \inst6|inst6|Mux0~6_combout\);

-- Location: LCCOMB_X31_Y20_N12
\inst6|inst6|C[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(0) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(0))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst6|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(0),
	datab => \inst6|inst6|Mux0~6_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(0));

-- Location: LCCOMB_X32_Y15_N4
\inst1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux15~0_combout\ = (\inst16|Q\(13) & (\inst16|Q\(14) & (\inst6|inst6|C\(0)))) # (!\inst16|Q\(13) & ((\inst16|Q\(14) & ((\inst6|inst6|C\(1)))) # (!\inst16|Q\(14) & (\inst6|inst6|C\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(13),
	datab => \inst16|Q\(14),
	datac => \inst6|inst6|C\(0),
	datad => \inst6|inst6|C\(1),
	combout => \inst1|Mux15~0_combout\);

-- Location: LCCOMB_X32_Y15_N18
\inst|Q[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Q\(0) = (GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & ((\inst1|Mux15~0_combout\))) # (!GLOBAL(\inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\) & (\inst|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Q\(0),
	datac => \inst1|Mux15~0_combout\,
	datad => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \inst|Q\(0));

-- Location: LCCOMB_X27_Y21_N26
\inst21|Q[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst21|Q[15]~0_combout\ = (\inst15|Q\(19) & ((\inst2|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst15|Q\(19) & (\inst3|R_rtl_0|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|R_rtl_0|auto_generated|ram_block1a15\,
	datac => \inst15|Q\(19),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst21|Q[15]~0_combout\);

-- Location: LCCOMB_X31_Y21_N30
\inst4|Q[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Q\(15) = (GLOBAL(\inst4|always0~0clkctrl_outclk\) & (\inst21|Q[15]~0_combout\)) # (!GLOBAL(\inst4|always0~0clkctrl_outclk\) & ((\inst4|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst21|Q[15]~0_combout\,
	datac => \inst4|Q\(15),
	datad => \inst4|always0~0clkctrl_outclk\,
	combout => \inst4|Q\(15));

-- Location: LCCOMB_X32_Y17_N4
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34_combout\ = (\inst16|Q\(15) & (\inst5|Q\(15) & ((\inst4|Q\(15)) # (!\inst16|Q\(16))))) # (!\inst16|Q\(15) & (\inst4|Q\(15) $ ((\inst16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(15),
	datab => \inst4|Q\(15),
	datac => \inst16|Q\(16),
	datad => \inst5|Q\(15),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34_combout\);

-- Location: LCCOMB_X32_Y17_N22
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\ = (\inst6|inst6|Mux3~2_combout\ & (((\inst6|inst6|Mux3~3_combout\)))) # (!\inst6|inst6|Mux3~2_combout\ & ((\inst4|Q\(15) & ((!\inst6|inst6|Mux3~3_combout\) # (!\inst5|Q\(15)))) # 
-- (!\inst4|Q\(15) & (\inst5|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Q\(15),
	datab => \inst5|Q\(15),
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst6|Mux3~3_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\);

-- Location: LCCOMB_X32_Y17_N8
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\ & (((\inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout\) # 
-- (!\inst6|inst6|Mux3~2_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\ & (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34_combout\ & (\inst6|inst6|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~34_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~35_combout\,
	datac => \inst6|inst6|Mux3~2_combout\,
	datad => \inst6|inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36_combout\);

-- Location: LCCOMB_X30_Y16_N26
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\);

-- Location: LCCOMB_X34_Y18_N16
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0) = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\) # 
-- (((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ & \inst5|Q\(0))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_den|cs1a[1]~22_combout\,
	datab => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~21_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datad => \inst5|Q\(0),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X31_Y17_N16
\inst6|inst6|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux15~0_combout\ = (\inst6|inst6|Mux3~0_combout\ & (((\inst6|inst6|Mux3~1_combout\)))) # (!\inst6|inst6|Mux3~0_combout\ & ((\inst6|inst6|Mux3~1_combout\ & ((!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0)))) # 
-- (!\inst6|inst6|Mux3~1_combout\ & (\inst6|inst3|lpm_mult_component|auto_generated|result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Mux3~0_combout\,
	datab => \inst6|inst3|lpm_mult_component|auto_generated|result\(15),
	datac => \inst6|inst6|Mux3~1_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0),
	combout => \inst6|inst6|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y18_N30
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~29\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0),
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~29\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30_combout\);

-- Location: LCCOMB_X31_Y17_N22
\inst6|inst6|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Mux15~1_combout\ = (\inst6|inst6|Mux15~0_combout\ & (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30_combout\) # (!\inst6|inst6|Mux3~0_combout\)))) # (!\inst6|inst6|Mux15~0_combout\ & 
-- (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\ & (\inst6|inst6|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\,
	datab => \inst6|inst6|Mux15~0_combout\,
	datac => \inst6|inst6|Mux3~0_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_1~30_combout\,
	combout => \inst6|inst6|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y16_N28
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\ = \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\ $ (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[255]~120_combout\,
	cin => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~29\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\);

-- Location: LCCOMB_X32_Y17_N0
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & ((\inst6|inst6|Mux15~1_combout\) # 
-- ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\)))) # (!\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\ & 
-- (((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\ & \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~33_combout\,
	datab => \inst6|inst6|Mux15~1_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~32_combout\,
	datad => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~30_combout\,
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61_combout\);

-- Location: LCCOMB_X32_Y17_N10
\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37_combout\ = (\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61_combout\) # ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36_combout\ & !\inst16|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~36_combout\,
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~61_combout\,
	datad => \inst16|Q\(18),
	combout => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37_combout\);

-- Location: LCCOMB_X32_Y17_N14
\inst6|inst6|C[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|C\(15) = (GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & (\inst6|inst6|C\(15))) # (!GLOBAL(\inst6|inst6|Mux16~0clkctrl_outclk\) & ((\inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inst6|C\(15),
	datac => \inst6|inst4|LPM_DIVIDE_component|auto_generated|divider|op_2~37_combout\,
	datad => \inst6|inst6|Mux16~0clkctrl_outclk\,
	combout => \inst6|inst6|C\(15));

-- Location: LCCOMB_X30_Y14_N8
\inst7|PC[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~5_combout\ = (\inst13|Q\(12) & ((\inst6|inst6|Selector0~2_combout\))) # (!\inst13|Q\(12) & (\inst6|inst6|C\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(12),
	datac => \inst6|inst6|C\(15),
	datad => \inst6|inst6|Selector0~2_combout\,
	combout => \inst7|PC[2]~5_combout\);

-- Location: LCCOMB_X30_Y18_N6
\inst6|inst6|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Equal0~0_combout\ = (!\inst6|inst6|C\(1) & (!\inst6|inst6|C\(3) & (!\inst6|inst6|C\(2) & !\inst6|inst6|C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(1),
	datab => \inst6|inst6|C\(3),
	datac => \inst6|inst6|C\(2),
	datad => \inst6|inst6|C\(0),
	combout => \inst6|inst6|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst6|inst6|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Equal0~1_combout\ = (!\inst6|inst6|C\(4) & (!\inst6|inst6|C\(6) & (!\inst6|inst6|C\(5) & !\inst6|inst6|C\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(4),
	datab => \inst6|inst6|C\(6),
	datac => \inst6|inst6|C\(5),
	datad => \inst6|inst6|C\(7),
	combout => \inst6|inst6|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst6|inst6|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Equal0~2_combout\ = (!\inst6|inst6|C\(11) & (!\inst6|inst6|C\(9) & (!\inst6|inst6|C\(10) & !\inst6|inst6|C\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(11),
	datab => \inst6|inst6|C\(9),
	datac => \inst6|inst6|C\(10),
	datad => \inst6|inst6|C\(8),
	combout => \inst6|inst6|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst6|inst6|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Equal0~3_combout\ = (!\inst6|inst6|C\(14) & (!\inst6|inst6|C\(13) & (!\inst6|inst6|C\(12) & !\inst6|inst6|C\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|C\(14),
	datab => \inst6|inst6|C\(13),
	datac => \inst6|inst6|C\(12),
	datad => \inst6|inst6|C\(15),
	combout => \inst6|inst6|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst6|inst6|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inst6|Equal0~4_combout\ = (\inst6|inst6|Equal0~0_combout\ & (\inst6|inst6|Equal0~1_combout\ & (\inst6|inst6|Equal0~2_combout\ & \inst6|inst6|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst6|Equal0~0_combout\,
	datab => \inst6|inst6|Equal0~1_combout\,
	datac => \inst6|inst6|Equal0~2_combout\,
	datad => \inst6|inst6|Equal0~3_combout\,
	combout => \inst6|inst6|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y14_N12
\inst7|PC[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~6_combout\ = (\inst7|PC[2]~4_combout\ & ((\inst13|Q\(13) & (!\inst7|PC[2]~5_combout\)) # (!\inst13|Q\(13) & ((!\inst6|inst6|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst7|PC[2]~4_combout\,
	datac => \inst7|PC[2]~5_combout\,
	datad => \inst6|inst6|Equal0~4_combout\,
	combout => \inst7|PC[2]~6_combout\);

-- Location: LCCOMB_X29_Y14_N4
\inst7|PC[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~9_combout\ = (\inst7|PC[2]~7_combout\) # ((\inst7|PC[2]~6_combout\) # ((\inst13|Q\(15) & !\inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(15),
	datab => \inst13|Q\(14),
	datac => \inst7|PC[2]~7_combout\,
	datad => \inst7|PC[2]~6_combout\,
	combout => \inst7|PC[2]~9_combout\);

-- Location: LCCOMB_X29_Y14_N10
\inst7|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux0~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & (\inst13|Q\(11))) # (!\inst7|PC[2]~9_combout\ & ((\inst7|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst7|Add0~22_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y14_N0
\inst7|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux0~1_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Mux0~0_combout\ & (\inst7|Add2~22_combout\)) # (!\inst7|Mux0~0_combout\ & ((\inst7|Add1~22_combout\))))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~22_combout\,
	datab => \inst7|Add1~22_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|Mux0~0_combout\,
	combout => \inst7|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y14_N28
\inst7|hold~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|hold~0_combout\ = (\inst13|Q\(15) & ((\inst13|Q\(12)) # (\inst13|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(12),
	datab => \inst13|Q\(15),
	datac => \inst13|Q\(13),
	combout => \inst7|hold~0_combout\);

-- Location: LCCOMB_X30_Y14_N22
\inst7|hold~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|hold~1_combout\ = \inst7|hold~q\ $ (((\inst7|PC[11]~10_combout\ & (!\inst13|Q\(14) & \inst7|hold~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC[11]~10_combout\,
	datab => \inst13|Q\(14),
	datac => \inst7|hold~q\,
	datad => \inst7|hold~0_combout\,
	combout => \inst7|hold~1_combout\);

-- Location: FF_X30_Y14_N23
\inst7|hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|hold~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|hold~q\);

-- Location: LCCOMB_X30_Y14_N6
\inst7|PC[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[11]~11_combout\ = (!\inst10|en0~q\ & (\inst7|start~q\ & ((\inst7|hold~q\) # (!\inst7|PC[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PC[2]~4_combout\,
	datab => \inst10|en0~q\,
	datac => \inst7|hold~q\,
	datad => \inst7|start~q\,
	combout => \inst7|PC[11]~11_combout\);

-- Location: FF_X29_Y14_N1
\inst7|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux0~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(11));

-- Location: M9K_X33_Y14_N0
\inst19|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: FF_X28_Y13_N25
\inst13|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(10));

-- Location: LCCOMB_X23_Y17_N14
\inst11|MIR~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~16_combout\ = (\inst13|Q\(11) & !\inst13|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~16_combout\);

-- Location: LCCOMB_X27_Y21_N16
\inst11|MIR~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~29_combout\ = (!\inst13|Q\(9) & (!\inst13|Q\(11) & (\inst11|ROM1~0_combout\ & \inst13|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst13|Q\(11),
	datac => \inst11|ROM1~0_combout\,
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~29_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst11|MIR~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~71_combout\ = (\inst11|MIR~29_combout\) # ((\inst11|MIR~16_combout\ & (\inst13|Q\(13) & !\inst13|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~16_combout\,
	datab => \inst13|Q\(13),
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~29_combout\,
	combout => \inst11|MIR~71_combout\);

-- Location: LCCOMB_X26_Y17_N30
\inst11|ROM1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM1~1_combout\ = (!\inst13|Q\(13) & (\inst13|Q\(12) & (\inst13|Q\(11) $ (\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(11),
	datab => \inst13|Q\(13),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst11|ROM1~1_combout\);

-- Location: LCCOMB_X27_Y21_N4
\inst11|MIR[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR[4]~0_combout\ = (\inst13|Q\(14) & ((\inst11|ROM1~1_combout\))) # (!\inst13|Q\(14) & (\inst11|MIR~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~71_combout\,
	datab => \inst11|ROM1~1_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR[4]~0_combout\);

-- Location: LCCOMB_X27_Y21_N22
\inst11|ROM0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM0~1_combout\ = (\inst13|Q\(12) & (\inst13|Q\(13) & !\inst13|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(13),
	datad => \inst13|Q\(14),
	combout => \inst11|ROM0~1_combout\);

-- Location: FF_X27_Y21_N5
\inst11|MIR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR[4]~0_combout\,
	asdata => \inst11|ROM0~1_combout\,
	sload => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(4));

-- Location: FF_X32_Y22_N19
\inst15|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(4),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(4));

-- Location: FF_X32_Y22_N29
\inst15|Q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(28),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(32));

-- Location: LCCOMB_X36_Y21_N30
\inst10|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal2~0_combout\ = (!\inst16|Q\(7) & ((\inst16|Q\(8) & (\inst16|Q\(12) & \inst15|Q\(32))) # (!\inst16|Q\(8) & (!\inst16|Q\(12) & !\inst15|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(7),
	datab => \inst16|Q\(8),
	datac => \inst16|Q\(12),
	datad => \inst15|Q\(32),
	combout => \inst10|Equal2~0_combout\);

-- Location: LCCOMB_X36_Y21_N2
\inst10|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal2~1_combout\ = (\inst10|Equal2~0_combout\ & (!\inst16|Q\(10) & (!\inst16|Q\(11) & !\inst16|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal2~0_combout\,
	datab => \inst16|Q\(10),
	datac => \inst16|Q\(11),
	datad => \inst16|Q\(9),
	combout => \inst10|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y20_N10
\inst15|Q[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[23]~feeder_combout\ = \inst11|MIR\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(23),
	combout => \inst15|Q[23]~feeder_combout\);

-- Location: FF_X29_Y20_N11
\inst15|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[23]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(23));

-- Location: FF_X36_Y21_N7
\inst15|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(22),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(22));

-- Location: LCCOMB_X36_Y21_N22
\inst10|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal3~0_combout\ = (\inst15|Q\(23) & (\inst16|Q\(8) & (\inst16|Q\(7) $ (!\inst15|Q\(22))))) # (!\inst15|Q\(23) & (!\inst16|Q\(8) & (\inst16|Q\(7) $ (!\inst15|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(23),
	datab => \inst16|Q\(8),
	datac => \inst16|Q\(7),
	datad => \inst15|Q\(22),
	combout => \inst10|Equal3~0_combout\);

-- Location: FF_X36_Y21_N11
\inst15|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(26),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(26));

-- Location: LCCOMB_X36_Y21_N10
\inst10|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal3~2_combout\ = (!\inst16|Q\(12) & (\inst16|Q\(11) $ (!\inst15|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|Q\(11),
	datac => \inst15|Q\(26),
	datad => \inst16|Q\(12),
	combout => \inst10|Equal3~2_combout\);

-- Location: FF_X31_Y20_N19
\inst15|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(24),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(24));

-- Location: FF_X31_Y21_N5
\inst15|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(25),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(25));

-- Location: LCCOMB_X36_Y21_N18
\inst10|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal3~1_combout\ = (\inst15|Q\(24) & (\inst16|Q\(9) & (\inst16|Q\(10) $ (!\inst15|Q\(25))))) # (!\inst15|Q\(24) & (!\inst16|Q\(9) & (\inst16|Q\(10) $ (!\inst15|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(24),
	datab => \inst16|Q\(10),
	datac => \inst16|Q\(9),
	datad => \inst15|Q\(25),
	combout => \inst10|Equal3~1_combout\);

-- Location: LCCOMB_X35_Y18_N0
\inst10|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|always0~0_combout\ = (\inst10|Equal2~1_combout\) # ((\inst10|Equal3~0_combout\ & (\inst10|Equal3~2_combout\ & \inst10|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal2~1_combout\,
	datab => \inst10|Equal3~0_combout\,
	datac => \inst10|Equal3~2_combout\,
	datad => \inst10|Equal3~1_combout\,
	combout => \inst10|always0~0_combout\);

-- Location: LCCOMB_X27_Y21_N2
\inst11|MIR~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~32_combout\ = (!\inst13|Q\(15) & (\inst13|Q\(14) & ((!\inst13|Q\(12)) # (!\inst13|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(15),
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~32_combout\);

-- Location: FF_X27_Y21_N3
\inst11|MIR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(3));

-- Location: LCCOMB_X26_Y21_N20
\inst15|Q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[3]~feeder_combout\ = \inst11|MIR\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(3),
	combout => \inst15|Q[3]~feeder_combout\);

-- Location: FF_X26_Y21_N21
\inst15|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[3]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(3));

-- Location: FF_X34_Y20_N1
\inst16|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(3),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(3));

-- Location: LCCOMB_X32_Y20_N14
\inst10|hold~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~32_combout\ = (\inst16|Q\(3) & ((\inst15|Q\(4)) # (\inst10|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(4),
	datac => \inst10|always0~0_combout\,
	datad => \inst16|Q\(3),
	combout => \inst10|hold~32_combout\);

-- Location: FF_X32_Y22_N21
\inst17|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(3));

-- Location: LCCOMB_X34_Y20_N30
\inst10|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal5~1_combout\ = (\inst17|Q\(10) & (\inst15|Q\(25) & (\inst15|Q\(24) $ (!\inst17|Q\(9))))) # (!\inst17|Q\(10) & (!\inst15|Q\(25) & (\inst15|Q\(24) $ (!\inst17|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(10),
	datab => \inst15|Q\(24),
	datac => \inst17|Q\(9),
	datad => \inst15|Q\(25),
	combout => \inst10|Equal5~1_combout\);

-- Location: LCCOMB_X34_Y20_N8
\inst10|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal5~2_combout\ = (!\inst17|Q\(12) & (\inst17|Q\(11) $ (!\inst15|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(11),
	datac => \inst17|Q\(12),
	datad => \inst15|Q\(26),
	combout => \inst10|Equal5~2_combout\);

-- Location: LCCOMB_X34_Y20_N28
\inst10|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal5~0_combout\ = (\inst15|Q\(22) & (\inst17|Q\(7) & (\inst15|Q\(23) $ (!\inst17|Q\(8))))) # (!\inst15|Q\(22) & (!\inst17|Q\(7) & (\inst15|Q\(23) $ (!\inst17|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(22),
	datab => \inst15|Q\(23),
	datac => \inst17|Q\(7),
	datad => \inst17|Q\(8),
	combout => \inst10|Equal5~0_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst10|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal4~0_combout\ = (!\inst17|Q\(7) & ((\inst15|Q\(32) & (\inst17|Q\(12) & \inst17|Q\(8))) # (!\inst15|Q\(32) & (!\inst17|Q\(12) & !\inst17|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(32),
	datab => \inst17|Q\(12),
	datac => \inst17|Q\(8),
	datad => \inst17|Q\(7),
	combout => \inst10|Equal4~0_combout\);

-- Location: LCCOMB_X34_Y20_N6
\inst10|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|Equal4~1_combout\ = (!\inst17|Q\(10) & (!\inst17|Q\(9) & (!\inst17|Q\(11) & \inst10|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(10),
	datab => \inst17|Q\(9),
	datac => \inst17|Q\(11),
	datad => \inst10|Equal4~0_combout\,
	combout => \inst10|Equal4~1_combout\);

-- Location: LCCOMB_X34_Y20_N18
\inst10|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|always0~1_combout\ = (\inst10|Equal4~1_combout\) # ((\inst10|Equal5~1_combout\ & (\inst10|Equal5~2_combout\ & \inst10|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal5~1_combout\,
	datab => \inst10|Equal5~2_combout\,
	datac => \inst10|Equal5~0_combout\,
	datad => \inst10|Equal4~1_combout\,
	combout => \inst10|always0~1_combout\);

-- Location: LCCOMB_X32_Y22_N20
\inst10|hold~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~10_combout\ = (!\inst10|always0~1_combout\) # (!\inst17|Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst17|Q\(3),
	datad => \inst10|always0~1_combout\,
	combout => \inst10|hold~10_combout\);

-- Location: LCCOMB_X25_Y20_N18
\inst11|MIR~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~33_combout\ = (\inst13|Q\(13) & (!\inst13|Q\(11) & (!\inst13|Q\(12)))) # (!\inst13|Q\(13) & ((\inst13|Q\(11)) # ((\inst13|Q\(12)) # (!\inst13|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(11),
	datac => \inst13|Q\(12),
	datad => \inst13|Q\(10),
	combout => \inst11|MIR~33_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst11|MIR~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~34_combout\ = (\inst11|ROM1~0_combout\ & ((\inst11|ROM3~0_combout\) # ((\inst11|MIR~33_combout\ & \inst13|Q\(14))))) # (!\inst11|ROM1~0_combout\ & (\inst11|MIR~33_combout\ & ((\inst13|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM1~0_combout\,
	datab => \inst11|MIR~33_combout\,
	datac => \inst11|ROM3~0_combout\,
	datad => \inst13|Q\(14),
	combout => \inst11|MIR~34_combout\);

-- Location: FF_X25_Y20_N17
\inst11|MIR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~34_combout\,
	sclr => \inst13|Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(2));

-- Location: FF_X31_Y20_N27
\inst15|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(2),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(2));

-- Location: LCCOMB_X26_Y17_N16
\inst11|MIR~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~28_combout\ = (!\inst13|Q\(12) & ((\inst13|Q\(13) & ((\inst11|MIR~16_combout\))) # (!\inst13|Q\(13) & (!\inst11|ROM4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM4~1_combout\,
	datab => \inst13|Q\(13),
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~16_combout\,
	combout => \inst11|MIR~28_combout\);

-- Location: LCCOMB_X26_Y17_N22
\inst11|MIR~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~30_combout\ = (\inst13|Q\(14) & (((\inst11|ROM1~1_combout\)))) # (!\inst13|Q\(14) & ((\inst11|MIR~29_combout\) # ((\inst11|MIR~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(14),
	datab => \inst11|MIR~29_combout\,
	datac => \inst11|ROM1~1_combout\,
	datad => \inst11|MIR~28_combout\,
	combout => \inst11|MIR~30_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst11|MIR~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~31_combout\ = (!\inst13|Q\(15) & \inst11|MIR~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|Q\(15),
	datad => \inst11|MIR~30_combout\,
	combout => \inst11|MIR~31_combout\);

-- Location: FF_X27_Y20_N19
\inst11|MIR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(5));

-- Location: LCCOMB_X27_Y20_N28
\inst15|Q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[5]~feeder_combout\ = \inst11|MIR\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(5),
	combout => \inst15|Q[5]~feeder_combout\);

-- Location: FF_X27_Y20_N29
\inst15|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[5]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(5));

-- Location: FF_X34_Y20_N5
\inst16|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(5),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(5));

-- Location: FF_X32_Y22_N11
\inst17|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(5));

-- Location: LCCOMB_X32_Y22_N10
\inst10|hold~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~11_combout\ = (\inst15|Q\(2) & (\inst10|hold~10_combout\ & ((!\inst15|Q\(4))))) # (!\inst15|Q\(2) & (((!\inst17|Q\(5) & \inst15|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~10_combout\,
	datab => \inst15|Q\(2),
	datac => \inst17|Q\(5),
	datad => \inst15|Q\(4),
	combout => \inst10|hold~11_combout\);

-- Location: LCCOMB_X34_Y20_N12
\inst10|hold~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~22_combout\ = (\inst15|Q\(4) & ((\inst10|hold~11_combout\ & ((\inst16|Q\(5)))) # (!\inst10|hold~11_combout\ & (\inst10|hold~32_combout\)))) # (!\inst15|Q\(4) & (\inst10|hold~32_combout\ & (\inst10|hold~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~32_combout\,
	datab => \inst15|Q\(4),
	datac => \inst10|hold~11_combout\,
	datad => \inst16|Q\(5),
	combout => \inst10|hold~22_combout\);

-- Location: LCCOMB_X32_Y22_N18
\inst10|hold~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~12_combout\ = (\inst10|hold~10_combout\ & (!\inst16|Q\(5) & (\inst15|Q\(4) & !\inst17|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~10_combout\,
	datab => \inst16|Q\(5),
	datac => \inst15|Q\(4),
	datad => \inst17|Q\(5),
	combout => \inst10|hold~12_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst10|hold~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~21_combout\ = (\inst15|Q\(32) & ((\inst10|hold~12_combout\) # ((!\inst15|Q\(2) & !\inst15|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(2),
	datab => \inst15|Q\(4),
	datac => \inst15|Q\(32),
	datad => \inst10|hold~12_combout\,
	combout => \inst10|hold~21_combout\);

-- Location: LCCOMB_X23_Y14_N26
\inst11|MIR~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~35_combout\ = (\inst13|Q\(12) & (\inst11|ROM3~0_combout\)) # (!\inst13|Q\(12) & (((!\inst11|ROM4~0_combout\ & \inst11|MIR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ROM3~0_combout\,
	datab => \inst11|ROM4~0_combout\,
	datac => \inst13|Q\(12),
	datad => \inst11|MIR~16_combout\,
	combout => \inst11|MIR~35_combout\);

-- Location: LCCOMB_X23_Y14_N4
\inst11|MIR~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~36_combout\ = (\inst11|MIR~15_combout\) # ((!\inst13|Q\(13) & \inst11|MIR~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst11|MIR~15_combout\,
	datac => \inst11|MIR~35_combout\,
	combout => \inst11|MIR~36_combout\);

-- Location: LCCOMB_X23_Y14_N10
\inst11|MIR~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~37_combout\ = (\inst13|Q\(15) & (((\inst13|Q\(14) & \inst11|MIR~14_combout\)))) # (!\inst13|Q\(15) & (\inst11|MIR~36_combout\ & (!\inst13|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|MIR~36_combout\,
	datab => \inst13|Q\(15),
	datac => \inst13|Q\(14),
	datad => \inst11|MIR~14_combout\,
	combout => \inst11|MIR~37_combout\);

-- Location: FF_X23_Y14_N11
\inst11|MIR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(1));

-- Location: LCCOMB_X27_Y20_N2
\inst15|Q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[1]~feeder_combout\ = \inst11|MIR\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(1),
	combout => \inst15|Q[1]~feeder_combout\);

-- Location: FF_X27_Y20_N3
\inst15|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[1]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(1));

-- Location: FF_X34_Y20_N3
\inst16|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst15|Q\(1),
	sload => VCC,
	ena => \inst10|ALT_INV_en1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|Q\(1));

-- Location: FF_X32_Y22_N15
\inst17|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst16|Q\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(1));

-- Location: LCCOMB_X34_Y20_N20
\inst10|hold~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~23_combout\ = (!\inst10|hold~22_combout\ & (!\inst17|Q\(1) & ((\inst10|hold~21_combout\) # (\inst10|hold~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~22_combout\,
	datab => \inst10|hold~21_combout\,
	datac => \inst10|hold~11_combout\,
	datad => \inst17|Q\(1),
	combout => \inst10|hold~23_combout\);

-- Location: LCCOMB_X31_Y24_N20
\inst10|hold[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~26_combout\ = (\inst10|hold\(1) & ((\inst10|hold_\(1)) # ((\inst10|hold_\(0)) # (\inst10|hold_\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold_\(1),
	datab => \inst10|hold_\(0),
	datac => \inst10|hold_\(2),
	datad => \inst10|hold\(1),
	combout => \inst10|hold[1]~26_combout\);

-- Location: LCCOMB_X31_Y22_N22
\inst10|hold~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~4_combout\ = (\inst15|Q\(32) & \inst15|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(32),
	datad => \inst15|Q\(2),
	combout => \inst10|hold~4_combout\);

-- Location: LCCOMB_X32_Y22_N24
\inst10|hold~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~16_combout\ = (!\inst17|Q\(5) & (\inst15|Q\(4) & ((!\inst10|always0~1_combout\) # (!\inst17|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(5),
	datab => \inst15|Q\(4),
	datac => \inst17|Q\(3),
	datad => \inst10|always0~1_combout\,
	combout => \inst10|hold~16_combout\);

-- Location: LCCOMB_X32_Y22_N22
\inst10|hold~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~17_combout\ = (!\inst16|Q\(5) & (\inst10|hold~4_combout\ & (!\inst17|Q\(1) & \inst10|hold~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(5),
	datab => \inst10|hold~4_combout\,
	datac => \inst17|Q\(1),
	datad => \inst10|hold~16_combout\,
	combout => \inst10|hold~17_combout\);

-- Location: LCCOMB_X32_Y22_N2
\inst10|hold[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~33_combout\ = (\inst10|hold~11_combout\ & (((!\inst17|Q\(1))))) # (!\inst10|hold~11_combout\ & (\inst10|hold~16_combout\ & ((!\inst15|Q\(32)) # (!\inst17|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~11_combout\,
	datab => \inst10|hold~16_combout\,
	datac => \inst17|Q\(1),
	datad => \inst15|Q\(32),
	combout => \inst10|hold[1]~33_combout\);

-- Location: LCCOMB_X32_Y22_N26
\inst10|hold[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~28_combout\ = (!\inst10|hold~23_combout\ & ((\inst10|hold~17_combout\ & (\inst10|always0~0_combout\)) # (!\inst10|hold~17_combout\ & ((\inst10|hold[1]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~17_combout\,
	datab => \inst10|hold~23_combout\,
	datac => \inst10|always0~0_combout\,
	datad => \inst10|hold[1]~33_combout\,
	combout => \inst10|hold[1]~28_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst10|hold~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~13_combout\ = (\inst15|Q\(32)) # ((!\inst10|hold~11_combout\ & !\inst10|hold~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~11_combout\,
	datac => \inst15|Q\(32),
	datad => \inst10|hold~12_combout\,
	combout => \inst10|hold~13_combout\);

-- Location: LCCOMB_X32_Y22_N8
\inst10|hold[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~27_combout\ = (\inst16|Q\(1) & ((\inst10|hold~23_combout\) # ((\inst10|hold~17_combout\ & \inst15|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~17_combout\,
	datab => \inst10|hold~23_combout\,
	datac => \inst16|Q\(1),
	datad => \inst15|Q\(32),
	combout => \inst10|hold[1]~27_combout\);

-- Location: LCCOMB_X31_Y24_N16
\inst10|hold[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~29_combout\ = (\inst10|hold[1]~28_combout\) # ((\inst10|hold[1]~27_combout\) # (!\inst10|hold~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|hold[1]~28_combout\,
	datac => \inst10|hold~13_combout\,
	datad => \inst10|hold[1]~27_combout\,
	combout => \inst10|hold[1]~29_combout\);

-- Location: LCCOMB_X32_Y22_N4
\inst10|hold~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~5_combout\ = (\inst10|always0~0_combout\ & \inst16|Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|always0~0_combout\,
	datad => \inst16|Q\(3),
	combout => \inst10|hold~5_combout\);

-- Location: LCCOMB_X31_Y24_N26
\inst10|hold~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~14_combout\ = (\inst15|Q\(2) & (\inst10|hold~13_combout\)) # (!\inst15|Q\(2) & ((\inst15|Q\(4)) # ((\inst10|hold~13_combout\ & \inst15|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~13_combout\,
	datab => \inst15|Q\(32),
	datac => \inst15|Q\(4),
	datad => \inst15|Q\(2),
	combout => \inst10|hold~14_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst10|hold~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~15_combout\ = (\inst10|hold~13_combout\ & (((\inst10|hold~14_combout\)))) # (!\inst10|hold~13_combout\ & ((\inst10|hold~14_combout\ & ((\inst16|Q\(5)))) # (!\inst10|hold~14_combout\ & (\inst10|hold~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~13_combout\,
	datab => \inst10|hold~5_combout\,
	datac => \inst10|hold~14_combout\,
	datad => \inst16|Q\(5),
	combout => \inst10|hold~15_combout\);

-- Location: LCCOMB_X31_Y24_N30
\inst10|hold[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~30_combout\ = (!\inst10|WideOr2~0_combout\ & (!\inst10|hold_\(2) & (\inst10|hold[1]~29_combout\ & \inst10|hold~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|WideOr2~0_combout\,
	datab => \inst10|hold_\(2),
	datac => \inst10|hold[1]~29_combout\,
	datad => \inst10|hold~15_combout\,
	combout => \inst10|hold[1]~30_combout\);

-- Location: LCCOMB_X34_Y20_N4
\inst10|hold~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~7_combout\ = (\inst15|Q\(32) & ((\inst16|Q\(1)) # ((\inst15|Q\(4) & \inst16|Q\(5))))) # (!\inst15|Q\(32) & (\inst15|Q\(4) & (\inst16|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(32),
	datab => \inst15|Q\(4),
	datac => \inst16|Q\(5),
	datad => \inst16|Q\(1),
	combout => \inst10|hold~7_combout\);

-- Location: LCCOMB_X34_Y20_N24
\inst10|hold~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~8_combout\ = (\inst10|hold~7_combout\) # ((\inst15|Q\(2) & (\inst10|always0~0_combout\ & \inst16|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(2),
	datab => \inst10|always0~0_combout\,
	datac => \inst10|hold~7_combout\,
	datad => \inst16|Q\(3),
	combout => \inst10|hold~8_combout\);

-- Location: LCCOMB_X31_Y24_N28
\inst10|hold[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~31_combout\ = (\inst10|hold[1]~26_combout\) # ((\inst10|hold[1]~9_combout\ & ((\inst10|hold[1]~30_combout\) # (\inst10|hold~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold[1]~9_combout\,
	datab => \inst10|hold[1]~26_combout\,
	datac => \inst10|hold[1]~30_combout\,
	datad => \inst10|hold~8_combout\,
	combout => \inst10|hold[1]~31_combout\);

-- Location: FF_X31_Y24_N29
\inst10|hold[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst10|hold[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|hold\(1));

-- Location: LCCOMB_X32_Y22_N14
\inst10|hold~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~6_combout\ = (!\inst15|Q\(32)) # (!\inst17|Q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst17|Q\(1),
	datad => \inst15|Q\(32),
	combout => \inst10|hold~6_combout\);

-- Location: LCCOMB_X32_Y22_N0
\inst10|hold~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold~18_combout\ = (!\inst17|Q\(5) & (\inst15|Q\(4) & (\inst10|hold~10_combout\ & \inst10|hold~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(5),
	datab => \inst15|Q\(4),
	datac => \inst10|hold~10_combout\,
	datad => \inst10|hold~6_combout\,
	combout => \inst10|hold~18_combout\);

-- Location: LCCOMB_X32_Y22_N30
\inst10|hold[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[0]~19_combout\ = (\inst10|hold~11_combout\ & (((\inst17|Q\(1))))) # (!\inst10|hold~11_combout\ & (!\inst10|hold~17_combout\ & (!\inst10|hold~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~17_combout\,
	datab => \inst10|hold~18_combout\,
	datac => \inst17|Q\(1),
	datad => \inst10|hold~11_combout\,
	combout => \inst10|hold[0]~19_combout\);

-- Location: LCCOMB_X31_Y22_N2
\inst10|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|always0~2_combout\ = (\inst10|hold\(1)) # ((\inst10|hold~8_combout\) # ((\inst10|WideOr2~0_combout\) # (\inst10|hold_\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold\(1),
	datab => \inst10|hold~8_combout\,
	datac => \inst10|WideOr2~0_combout\,
	datad => \inst10|hold_\(2),
	combout => \inst10|always0~2_combout\);

-- Location: LCCOMB_X31_Y24_N24
\inst10|hold[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[0]~20_combout\ = (!\inst10|hold\(0) & (\inst10|hold~15_combout\ & (\inst10|hold[0]~19_combout\ & !\inst10|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold\(0),
	datab => \inst10|hold~15_combout\,
	datac => \inst10|hold[0]~19_combout\,
	datad => \inst10|always0~2_combout\,
	combout => \inst10|hold[0]~20_combout\);

-- Location: LCCOMB_X31_Y24_N10
\inst10|hold[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[0]~24_combout\ = (\inst10|hold\(1)) # ((!\inst10|hold~23_combout\ & (\inst10|hold~13_combout\ & \inst10|hold[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~23_combout\,
	datab => \inst10|hold\(1),
	datac => \inst10|hold~13_combout\,
	datad => \inst10|hold[0]~20_combout\,
	combout => \inst10|hold[0]~24_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst10|hold[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[0]~25_combout\ = (\inst10|en0~4_combout\ & ((\inst10|hold_\(0) & (\inst10|hold\(0))) # (!\inst10|hold_\(0) & ((\inst10|hold[0]~24_combout\))))) # (!\inst10|en0~4_combout\ & (((\inst10|hold\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~4_combout\,
	datab => \inst10|hold_\(0),
	datac => \inst10|hold\(0),
	datad => \inst10|hold[0]~24_combout\,
	combout => \inst10|hold[0]~25_combout\);

-- Location: FF_X31_Y24_N23
\inst10|hold[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst10|hold[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|hold\(0));

-- Location: LCCOMB_X31_Y24_N0
\inst10|hold[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold[1]~9_combout\ = (!\inst10|hold\(0) & (!\inst10|hold\(1) & (!\inst10|hold_\(0) & \inst10|en0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold\(0),
	datab => \inst10|hold\(1),
	datac => \inst10|hold_\(0),
	datad => \inst10|en0~4_combout\,
	combout => \inst10|hold[1]~9_combout\);

-- Location: LCCOMB_X31_Y24_N4
\inst10|hold_[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|hold_[2]~0_combout\ = (\inst10|hold[1]~9_combout\ & \inst10|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold[1]~9_combout\,
	datad => \inst10|WideOr2~0_combout\,
	combout => \inst10|hold_[2]~0_combout\);

-- Location: FF_X31_Y24_N5
\inst10|hold_[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst10|hold_[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|hold_\(2));

-- Location: LCCOMB_X31_Y24_N12
\inst10|en0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~4_combout\ = (!\inst10|hold_\(2) & !\inst10|hold_\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|hold_\(2),
	datac => \inst10|hold_\(1),
	combout => \inst10|en0~4_combout\);

-- Location: LCCOMB_X31_Y24_N14
\inst10|en0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~5_combout\ = (\inst10|en0~4_combout\ & (!\inst10|hold\(1) & ((!\inst10|hold\(0)) # (!\inst10|hold_\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~4_combout\,
	datab => \inst10|hold_\(0),
	datac => \inst10|hold\(0),
	datad => \inst10|hold\(1),
	combout => \inst10|en0~5_combout\);

-- Location: LCCOMB_X31_Y22_N12
\inst10|en0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~8_combout\ = (!\inst15|Q\(2) & (((!\inst17|Q\(1) & !\inst16|Q\(1))) # (!\inst15|Q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(1),
	datab => \inst15|Q\(32),
	datac => \inst16|Q\(1),
	datad => \inst15|Q\(2),
	combout => \inst10|en0~8_combout\);

-- Location: LCCOMB_X32_Y22_N12
\inst10|en0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~20_combout\ = (!\inst17|Q\(3) & ((\inst15|Q\(32) & ((!\inst17|Q\(1)))) # (!\inst15|Q\(32) & (!\inst10|hold~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(3),
	datab => \inst10|hold~5_combout\,
	datac => \inst17|Q\(1),
	datad => \inst15|Q\(32),
	combout => \inst10|en0~20_combout\);

-- Location: LCCOMB_X32_Y22_N16
\inst10|en0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~13_combout\ = (\inst17|Q\(3) & !\inst10|always0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Q\(3),
	datad => \inst10|always0~1_combout\,
	combout => \inst10|en0~13_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst10|en0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~21_combout\ = ((!\inst17|Q\(1) & (!\inst16|Q\(1) & !\inst10|WideOr2~0_combout\))) # (!\inst15|Q\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(1),
	datab => \inst16|Q\(1),
	datac => \inst10|WideOr2~0_combout\,
	datad => \inst15|Q\(32),
	combout => \inst10|en0~21_combout\);

-- Location: LCCOMB_X31_Y22_N20
\inst10|en0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~22_combout\ = (\inst10|en0~13_combout\ & (\inst10|en0~21_combout\ & ((!\inst10|always0~0_combout\) # (!\inst16|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~13_combout\,
	datab => \inst16|Q\(3),
	datac => \inst10|always0~0_combout\,
	datad => \inst10|en0~21_combout\,
	combout => \inst10|en0~22_combout\);

-- Location: LCCOMB_X31_Y22_N28
\inst10|en0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~16_combout\ = (\inst10|en0~8_combout\) # ((\inst15|Q\(2) & ((\inst10|en0~20_combout\) # (\inst10|en0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~8_combout\,
	datab => \inst10|en0~20_combout\,
	datac => \inst15|Q\(2),
	datad => \inst10|en0~22_combout\,
	combout => \inst10|en0~16_combout\);

-- Location: LCCOMB_X31_Y22_N30
\inst10|en0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~17_combout\ = (!\inst10|always0~2_combout\ & ((\inst15|Q\(4) & (!\inst17|Q\(5))) # (!\inst15|Q\(4) & ((\inst10|en0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|Q\(4),
	datab => \inst10|always0~2_combout\,
	datac => \inst17|Q\(5),
	datad => \inst10|en0~16_combout\,
	combout => \inst10|en0~17_combout\);

-- Location: LCCOMB_X31_Y22_N6
\inst10|en0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~14_combout\ = (\inst10|hold~6_combout\ & (!\inst10|WideOr2~0_combout\ & (\inst10|en0~13_combout\ & \inst10|hold~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|hold~6_combout\,
	datab => \inst10|WideOr2~0_combout\,
	datac => \inst10|en0~13_combout\,
	datad => \inst10|hold~4_combout\,
	combout => \inst10|en0~14_combout\);

-- Location: LCCOMB_X34_Y20_N14
\inst10|en0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~6_combout\ = (\inst16|Q\(3) & (!\inst10|always0~0_combout\ & ((!\inst16|Q\(1)) # (!\inst15|Q\(32))))) # (!\inst16|Q\(3) & (((!\inst16|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|Q\(3),
	datab => \inst10|always0~0_combout\,
	datac => \inst15|Q\(32),
	datad => \inst16|Q\(1),
	combout => \inst10|en0~6_combout\);

-- Location: LCCOMB_X31_Y22_N8
\inst10|en0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~7_combout\ = (!\inst15|Q\(4) & ((\inst10|en0~6_combout\) # ((\inst17|Q\(3)) # (!\inst10|hold~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~6_combout\,
	datab => \inst15|Q\(4),
	datac => \inst17|Q\(3),
	datad => \inst10|hold~4_combout\,
	combout => \inst10|en0~7_combout\);

-- Location: LCCOMB_X34_Y20_N2
\inst10|en0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~9_combout\ = (\inst15|Q\(4) & (!\inst16|Q\(1) & !\inst17|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|Q\(4),
	datac => \inst16|Q\(1),
	datad => \inst17|Q\(1),
	combout => \inst10|en0~9_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst10|en0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~10_combout\ = (\inst17|Q\(3) & (((\inst15|Q\(32)) # (\inst10|WideOr2~0_combout\)))) # (!\inst17|Q\(3) & (\inst15|Q\(32) & ((\inst10|WideOr2~0_combout\) # (!\inst10|en0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~9_combout\,
	datab => \inst17|Q\(3),
	datac => \inst15|Q\(32),
	datad => \inst10|WideOr2~0_combout\,
	combout => \inst10|en0~10_combout\);

-- Location: LCCOMB_X32_Y22_N6
\inst10|en0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~11_combout\ = (!\inst10|hold~5_combout\ & (!\inst10|en0~10_combout\ & ((!\inst17|Q\(3)) # (!\inst10|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|always0~1_combout\,
	datab => \inst17|Q\(3),
	datac => \inst10|hold~5_combout\,
	datad => \inst10|en0~10_combout\,
	combout => \inst10|en0~11_combout\);

-- Location: LCCOMB_X31_Y22_N16
\inst10|en0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~12_combout\ = (\inst10|en0~7_combout\) # ((!\inst16|Q\(5) & ((\inst10|en0~8_combout\) # (\inst10|en0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~8_combout\,
	datab => \inst16|Q\(5),
	datac => \inst10|en0~7_combout\,
	datad => \inst10|en0~11_combout\,
	combout => \inst10|en0~12_combout\);

-- Location: LCCOMB_X31_Y22_N24
\inst10|en0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~15_combout\ = (\inst10|always0~2_combout\ & (((!\inst10|hold~8_combout\)))) # (!\inst10|always0~2_combout\ & ((\inst10|en0~12_combout\) # ((\inst10|en0~14_combout\ & !\inst10|hold~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~14_combout\,
	datab => \inst10|always0~2_combout\,
	datac => \inst10|hold~8_combout\,
	datad => \inst10|en0~12_combout\,
	combout => \inst10|en0~15_combout\);

-- Location: LCCOMB_X31_Y22_N10
\inst10|en0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~18_combout\ = (\inst10|en0~15_combout\ & ((\inst10|en0~17_combout\) # ((!\inst10|WideOr2~0_combout\ & \inst10|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|WideOr2~0_combout\,
	datab => \inst10|always0~2_combout\,
	datac => \inst10|en0~17_combout\,
	datad => \inst10|en0~15_combout\,
	combout => \inst10|en0~18_combout\);

-- Location: LCCOMB_X31_Y22_N4
\inst10|en0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|en0~19_combout\ = (\inst10|en0~5_combout\ & (\inst10|hold[1]~9_combout\ & ((\inst10|en0~q\) # (!\inst10|en0~18_combout\)))) # (!\inst10|en0~5_combout\ & (((\inst10|en0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~5_combout\,
	datab => \inst10|hold[1]~9_combout\,
	datac => \inst10|en0~q\,
	datad => \inst10|en0~18_combout\,
	combout => \inst10|en0~19_combout\);

-- Location: FF_X31_Y22_N5
\inst10|en0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst10|en0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|en0~q\);

-- Location: LCCOMB_X29_Y15_N18
\inst7|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~6_combout\ = (\inst7|Equal0~2_combout\ & ((\inst11|MIR~14_combout\ & ((\inst7|Add0~20_combout\))) # (!\inst11|MIR~14_combout\ & (\inst7|Add2~20_combout\)))) # (!\inst7|Equal0~2_combout\ & (\inst7|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~20_combout\,
	datab => \inst7|Add0~20_combout\,
	datac => \inst7|Equal0~2_combout\,
	datad => \inst11|MIR~14_combout\,
	combout => \inst7|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y15_N8
\inst7|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~7_combout\ = (\inst13|Q\(15) & (\inst13|Q\(14))) # (!\inst13|Q\(15) & ((\inst13|Q\(14) & (\inst7|Add2~20_combout\)) # (!\inst13|Q\(14) & ((\inst7|Mux1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(15),
	datab => \inst13|Q\(14),
	datac => \inst7|Add2~20_combout\,
	datad => \inst7|Mux1~6_combout\,
	combout => \inst7|Mux1~7_combout\);

-- Location: LCCOMB_X29_Y15_N30
\inst7|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~13_combout\ = (\inst13|Q\(13) & ((\inst13|Q\(12) & (\inst7|Add2~20_combout\)) # (!\inst13|Q\(12) & ((\inst7|Add1~20_combout\))))) # (!\inst13|Q\(13) & (((\inst7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(13),
	datab => \inst13|Q\(12),
	datac => \inst7|Add2~20_combout\,
	datad => \inst7|Add1~20_combout\,
	combout => \inst7|Mux1~13_combout\);

-- Location: LCCOMB_X30_Y14_N4
\inst7|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~2_combout\ = (\inst7|hold~q\ & ((\inst7|Add2~20_combout\))) # (!\inst7|hold~q\ & (\inst7|PC\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|hold~q\,
	datab => \inst7|PC\(10),
	datad => \inst7|Add2~20_combout\,
	combout => \inst7|Mux1~2_combout\);

-- Location: LCCOMB_X30_Y14_N18
\inst7|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~3_combout\ = (\inst13|Q\(12) & (((\inst6|inst6|Selector0~2_combout\)) # (!\inst13|Q\(13)))) # (!\inst13|Q\(12) & (\inst13|Q\(13) & (\inst6|inst6|C\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(12),
	datab => \inst13|Q\(13),
	datac => \inst6|inst6|C\(15),
	datad => \inst6|inst6|Selector0~2_combout\,
	combout => \inst7|Mux1~3_combout\);

-- Location: LCCOMB_X30_Y14_N16
\inst7|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~4_combout\ = (\inst7|Mux1~3_combout\ & (((!\inst13|Q\(13) & !\inst6|inst6|Equal0~4_combout\)) # (!\inst7|hold~q\))) # (!\inst7|Mux1~3_combout\ & (((\inst13|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|hold~q\,
	datab => \inst13|Q\(13),
	datac => \inst6|inst6|Equal0~4_combout\,
	datad => \inst7|Mux1~3_combout\,
	combout => \inst7|Mux1~4_combout\);

-- Location: LCCOMB_X30_Y14_N2
\inst7|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~5_combout\ = (\inst7|Mux1~4_combout\ & ((\inst7|Mux1~2_combout\))) # (!\inst7|Mux1~4_combout\ & (\inst13|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(10),
	datab => \inst7|Mux1~2_combout\,
	datad => \inst7|Mux1~4_combout\,
	combout => \inst7|Mux1~5_combout\);

-- Location: LCCOMB_X30_Y14_N20
\inst7|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~8_combout\ = (\inst7|Mux1~7_combout\ & (((\inst7|Mux1~13_combout\)) # (!\inst13|Q\(15)))) # (!\inst7|Mux1~7_combout\ & (\inst13|Q\(15) & ((\inst7|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Mux1~7_combout\,
	datab => \inst13|Q\(15),
	datac => \inst7|Mux1~13_combout\,
	datad => \inst7|Mux1~5_combout\,
	combout => \inst7|Mux1~8_combout\);

-- Location: LCCOMB_X30_Y14_N24
\inst7|PC[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[10]~12_combout\ = (\inst10|en0~q\ & (((\inst7|PC\(10))))) # (!\inst10|en0~q\ & ((\inst7|start~q\ & ((\inst7|Mux1~8_combout\))) # (!\inst7|start~q\ & (\inst7|PC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|en0~q\,
	datab => \inst7|start~q\,
	datac => \inst7|PC\(10),
	datad => \inst7|Mux1~8_combout\,
	combout => \inst7|PC[10]~12_combout\);

-- Location: FF_X30_Y14_N25
\inst7|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|PC[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(10));

-- Location: M9K_X22_Y14_N0
\inst19|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X23_Y17_N13
\inst13|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(9));

-- Location: LCCOMB_X29_Y14_N16
\inst7|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux2~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|Add1~18_combout\) # (\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & (\inst7|Add0~18_combout\ & ((!\inst7|PC[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~18_combout\,
	datab => \inst7|Add1~18_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y14_N26
\inst7|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux2~1_combout\ = (\inst7|PC[2]~9_combout\ & ((\inst7|Mux2~0_combout\ & ((\inst7|Add2~18_combout\))) # (!\inst7|Mux2~0_combout\ & (\inst13|Q\(9))))) # (!\inst7|PC[2]~9_combout\ & (((\inst7|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(9),
	datab => \inst7|Add2~18_combout\,
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|Mux2~0_combout\,
	combout => \inst7|Mux2~1_combout\);

-- Location: FF_X29_Y14_N27
\inst7|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux2~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(9));

-- Location: FF_X23_Y17_N11
\inst13|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(8));

-- Location: LCCOMB_X29_Y14_N6
\inst7|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux3~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & ((\inst13|Q\(8)))) # (!\inst7|PC[2]~9_combout\ & (\inst7|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~16_combout\,
	datab => \inst13|Q\(8),
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y14_N30
\inst7|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux3~1_combout\ = (\inst7|Mux3~0_combout\ & ((\inst7|Add2~16_combout\) # ((!\inst7|PC[2]~8_combout\)))) # (!\inst7|Mux3~0_combout\ & (((\inst7|Add1~16_combout\ & \inst7|PC[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~16_combout\,
	datab => \inst7|Add1~16_combout\,
	datac => \inst7|Mux3~0_combout\,
	datad => \inst7|PC[2]~8_combout\,
	combout => \inst7|Mux3~1_combout\);

-- Location: FF_X30_Y14_N31
\inst7|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux3~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(8));

-- Location: M9K_X22_Y10_N0
\inst19|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X28_Y13_N15
\inst13|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(7));

-- Location: LCCOMB_X29_Y14_N28
\inst7|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux4~0_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Add1~14_combout\) # ((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Add0~14_combout\ & !\inst7|PC[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add1~14_combout\,
	datab => \inst7|Add0~14_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y14_N8
\inst7|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux4~1_combout\ = (\inst7|PC[2]~9_combout\ & ((\inst7|Mux4~0_combout\ & ((\inst7|Add2~14_combout\))) # (!\inst7|Mux4~0_combout\ & (\inst13|Q\(7))))) # (!\inst7|PC[2]~9_combout\ & (((\inst7|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(7),
	datab => \inst7|Add2~14_combout\,
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|Mux4~0_combout\,
	combout => \inst7|Mux4~1_combout\);

-- Location: FF_X29_Y14_N9
\inst7|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux4~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(7));

-- Location: FF_X28_Y13_N13
\inst13|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(6));

-- Location: LCCOMB_X28_Y14_N28
\inst7|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux5~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & ((\inst13|Q\(6)))) # (!\inst7|PC[2]~9_combout\ & (\inst7|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~12_combout\,
	datab => \inst7|PC[2]~8_combout\,
	datac => \inst13|Q\(6),
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y14_N26
\inst7|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux5~1_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Mux5~0_combout\ & ((\inst7|Add2~12_combout\))) # (!\inst7|Mux5~0_combout\ & (\inst7|Add1~12_combout\)))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add1~12_combout\,
	datab => \inst7|PC[2]~8_combout\,
	datac => \inst7|Add2~12_combout\,
	datad => \inst7|Mux5~0_combout\,
	combout => \inst7|Mux5~1_combout\);

-- Location: FF_X28_Y14_N27
\inst7|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux5~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(6));

-- Location: FF_X28_Y13_N11
\inst13|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(5));

-- Location: LCCOMB_X29_Y14_N18
\inst7|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux6~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|Add1~10_combout\) # (\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & (\inst7|Add0~10_combout\ & ((!\inst7|PC[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~10_combout\,
	datab => \inst7|Add1~10_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y14_N30
\inst7|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux6~1_combout\ = (\inst7|PC[2]~9_combout\ & ((\inst7|Mux6~0_combout\ & ((\inst7|Add2~10_combout\))) # (!\inst7|Mux6~0_combout\ & (\inst13|Q\(5))))) # (!\inst7|PC[2]~9_combout\ & (((\inst7|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(5),
	datab => \inst7|Add2~10_combout\,
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|Mux6~0_combout\,
	combout => \inst7|Mux6~1_combout\);

-- Location: FF_X29_Y14_N31
\inst7|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux6~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(5));

-- Location: LCCOMB_X23_Y17_N24
\inst13|Q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|Q[14]~feeder_combout\ = \inst19|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst19|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst13|Q[14]~feeder_combout\);

-- Location: FF_X23_Y17_N25
\inst13|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst13|Q[14]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(14));

-- Location: LCCOMB_X29_Y14_N22
\inst7|PC[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|PC[2]~8_combout\ = (\inst13|Q\(14)) # ((\inst7|PC[2]~7_combout\) # (\inst7|PC[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(14),
	datac => \inst7|PC[2]~7_combout\,
	datad => \inst7|PC[2]~6_combout\,
	combout => \inst7|PC[2]~8_combout\);

-- Location: LCCOMB_X28_Y14_N24
\inst7|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux7~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & ((\inst13|Q\(4)))) # (!\inst7|PC[2]~9_combout\ & (\inst7|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~8_combout\,
	datab => \inst7|PC[2]~8_combout\,
	datac => \inst13|Q\(4),
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y14_N30
\inst7|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux7~1_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Mux7~0_combout\ & (\inst7|Add2~8_combout\)) # (!\inst7|Mux7~0_combout\ & ((\inst7|Add1~8_combout\))))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~8_combout\,
	datab => \inst7|PC[2]~8_combout\,
	datac => \inst7|Add1~8_combout\,
	datad => \inst7|Mux7~0_combout\,
	combout => \inst7|Mux7~1_combout\);

-- Location: FF_X28_Y14_N31
\inst7|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux7~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(4));

-- Location: M9K_X33_Y13_N0
\inst19|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: FF_X28_Y13_N7
\inst13|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(3));

-- Location: LCCOMB_X27_Y14_N28
\inst7|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux8~0_combout\ = (\inst7|PC[2]~9_combout\ & (((\inst7|PC[2]~8_combout\)))) # (!\inst7|PC[2]~9_combout\ & ((\inst7|PC[2]~8_combout\ & ((\inst7|Add1~6_combout\))) # (!\inst7|PC[2]~8_combout\ & (\inst7|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~6_combout\,
	datab => \inst7|Add1~6_combout\,
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|PC[2]~8_combout\,
	combout => \inst7|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y14_N0
\inst7|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux8~1_combout\ = (\inst7|PC[2]~9_combout\ & ((\inst7|Mux8~0_combout\ & (\inst7|Add2~6_combout\)) # (!\inst7|Mux8~0_combout\ & ((\inst13|Q\(3)))))) # (!\inst7|PC[2]~9_combout\ & (((\inst7|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~6_combout\,
	datab => \inst13|Q\(3),
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|Mux8~0_combout\,
	combout => \inst7|Mux8~1_combout\);

-- Location: FF_X27_Y14_N1
\inst7|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux8~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(3));

-- Location: FF_X28_Y13_N5
\inst13|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(2));

-- Location: LCCOMB_X27_Y14_N2
\inst7|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux9~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & ((\inst13|Q\(2)))) # (!\inst7|PC[2]~9_combout\ & (\inst7|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~4_combout\,
	datab => \inst13|Q\(2),
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y14_N30
\inst7|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux9~1_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Mux9~0_combout\ & ((\inst7|Add2~4_combout\))) # (!\inst7|Mux9~0_combout\ & (\inst7|Add1~4_combout\)))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add1~4_combout\,
	datab => \inst7|Add2~4_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|Mux9~0_combout\,
	combout => \inst7|Mux9~1_combout\);

-- Location: FF_X27_Y14_N31
\inst7|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux9~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(2));

-- Location: M9K_X22_Y12_N0
\inst19|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_o8a1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst9|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst19|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X28_Y13_N3
\inst13|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(1));

-- Location: LCCOMB_X29_Y14_N24
\inst7|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux10~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|Add1~2_combout\) # (\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & (\inst7|Add0~2_combout\ & ((!\inst7|PC[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~2_combout\,
	datab => \inst7|Add1~2_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y14_N20
\inst7|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux10~1_combout\ = (\inst7|PC[2]~9_combout\ & ((\inst7|Mux10~0_combout\ & ((\inst7|Add2~2_combout\))) # (!\inst7|Mux10~0_combout\ & (\inst13|Q\(1))))) # (!\inst7|PC[2]~9_combout\ & (((\inst7|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|Q\(1),
	datab => \inst7|Add2~2_combout\,
	datac => \inst7|PC[2]~9_combout\,
	datad => \inst7|Mux10~0_combout\,
	combout => \inst7|Mux10~1_combout\);

-- Location: FF_X29_Y14_N21
\inst7|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux10~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(1));

-- Location: FF_X28_Y13_N1
\inst13|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(0));

-- Location: LCCOMB_X29_Y14_N2
\inst7|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux11~0_combout\ = (\inst7|PC[2]~8_combout\ & (((\inst7|PC[2]~9_combout\)))) # (!\inst7|PC[2]~8_combout\ & ((\inst7|PC[2]~9_combout\ & ((\inst13|Q\(0)))) # (!\inst7|PC[2]~9_combout\ & (\inst7|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add0~0_combout\,
	datab => \inst13|Q\(0),
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|PC[2]~9_combout\,
	combout => \inst7|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y14_N14
\inst7|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux11~1_combout\ = (\inst7|PC[2]~8_combout\ & ((\inst7|Mux11~0_combout\ & ((\inst7|Add2~0_combout\))) # (!\inst7|Mux11~0_combout\ & (\inst7|Add1~0_combout\)))) # (!\inst7|PC[2]~8_combout\ & (((\inst7|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add1~0_combout\,
	datab => \inst7|Add2~0_combout\,
	datac => \inst7|PC[2]~8_combout\,
	datad => \inst7|Mux11~0_combout\,
	combout => \inst7|Mux11~1_combout\);

-- Location: FF_X29_Y14_N15
\inst7|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \inst7|Mux11~1_combout\,
	ena => \inst7|PC[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PC\(0));

-- Location: FF_X23_Y17_N15
\inst13|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst19|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|Q\(11));

-- Location: LCCOMB_X23_Y14_N22
\inst7|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Mux1~9_combout\ = (\inst13|Q\(11)) # (\inst13|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|Q\(11),
	datad => \inst13|Q\(10),
	combout => \inst7|Mux1~9_combout\);

-- Location: LCCOMB_X23_Y14_N8
\inst11|MIR~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR~15_combout\ = (\inst13|Q\(13) & (((!\inst7|Mux1~9_combout\ & !\inst13|Q\(9))) # (!\inst13|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Mux1~9_combout\,
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(9),
	datad => \inst13|Q\(13),
	combout => \inst11|MIR~15_combout\);

-- Location: LCCOMB_X23_Y14_N24
\inst11|MIR[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|MIR[21]~feeder_combout\ = \inst11|MIR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|MIR~15_combout\,
	combout => \inst11|MIR[21]~feeder_combout\);

-- Location: FF_X23_Y14_N25
\inst11|MIR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|MIR[21]~feeder_combout\,
	asdata => \~GND~combout\,
	sclr => \inst13|Q\(15),
	sload => \inst13|Q\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(21));

-- Location: FF_X26_Y18_N19
\inst15|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst11|MIR\(21),
	sload => VCC,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(21));

-- Location: LCCOMB_X26_Y14_N28
\inst11|ROM0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|ROM0~0_combout\ = (!\inst13|Q\(14) & ((\inst13|Q\(12)) # (\inst13|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|Q\(12),
	datac => \inst13|Q\(14),
	datad => \inst13|Q\(13),
	combout => \inst11|ROM0~0_combout\);

-- Location: FF_X26_Y14_N29
\inst11|MIR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst11|ROM0~0_combout\,
	sclr => \inst13|ALT_INV_Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MIR\(6));

-- Location: LCCOMB_X26_Y14_N2
\inst15|Q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|Q[6]~feeder_combout\ = \inst11|MIR\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|MIR\(6),
	combout => \inst15|Q[6]~feeder_combout\);

-- Location: FF_X26_Y14_N3
\inst15|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst15|Q[6]~feeder_combout\,
	ena => \inst10|ALT_INV_en0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|Q\(6));
END structure;


