INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link
	Log files: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.link_summary, at Wed Nov 19 12:40:26 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/v++_link_edge_detect_guidance.html', at Wed Nov 19 12:40:26 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [12:40:30] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [12:40:32] build_xd_ip_db started: /share/Xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/hw.hpfm -clkid 0 -ip /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/iprepo/xilinx_com_hls_edge_detect_1_0,edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [12:40:40] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 574175 ; free virtual = 586369
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [12:40:40] cfgen started: /share/Xilinx/Vitis/2023.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: edge_detect, num: 1  {edge_detect_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument edge_detect_1.in_img to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument edge_detect_1.out_img to HBM[0]
INFO: [SYSTEM_LINK 82-37] [12:40:49] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 574174 ; free virtual = 586369
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [12:40:49] cf2bd started: /share/Xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.xsd --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [12:40:53] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 574159 ; free virtual = 586362
INFO: [v++ 60-1441] [12:40:53] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 475.504 ; gain = 0.000 ; free physical = 574234 ; free virtual = 586429
INFO: [v++ 60-1443] [12:40:53] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw.rtd -nofilter /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw_full.rtd -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [12:40:59] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 475.504 ; gain = 0.000 ; free physical = 574226 ; free virtual = 586424
INFO: [v++ 60-1443] [12:40:59] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [12:40:59] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.29 . Memory (MB): peak = 475.504 ; gain = 0.000 ; free physical = 574204 ; free virtual = 586402
INFO: [v++ 60-1443] [12:40:59] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link --report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link --config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini -k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link --no-info --iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 --messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform
[12:41:17] Run vpl: Step create_project: Started
Creating Vivado project.
[12:41:25] Run vpl: Step create_project: Completed
[12:41:25] Run vpl: Step create_bd: Started
[12:42:03] Run vpl: Step create_bd: Completed
[12:42:03] Run vpl: Step update_bd: Started
[12:42:03] Run vpl: Step update_bd: Completed
[12:42:03] Run vpl: Step generate_target: Started
[12:43:08] Run vpl: Step generate_target: Completed
[12:43:08] Run vpl: Step config_hw_runs: Started
[12:43:47] Run vpl: Step config_hw_runs: Completed
[12:43:47] Run vpl: Step synth: Started
[12:44:18] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[12:44:48] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[12:45:18] Block-level synthesis in progress, 7 of 134 jobs complete, 5 jobs running.
[12:45:49] Block-level synthesis in progress, 9 of 134 jobs complete, 8 jobs running.
[12:46:19] Block-level synthesis in progress, 12 of 134 jobs complete, 5 jobs running.
[12:46:49] Block-level synthesis in progress, 16 of 134 jobs complete, 5 jobs running.
[12:47:19] Block-level synthesis in progress, 16 of 134 jobs complete, 8 jobs running.
[12:47:49] Block-level synthesis in progress, 21 of 134 jobs complete, 5 jobs running.
[12:48:19] Block-level synthesis in progress, 23 of 134 jobs complete, 7 jobs running.
[12:48:50] Block-level synthesis in progress, 27 of 134 jobs complete, 4 jobs running.
[12:49:20] Block-level synthesis in progress, 31 of 134 jobs complete, 4 jobs running.
[12:49:50] Block-level synthesis in progress, 35 of 134 jobs complete, 4 jobs running.
[12:50:20] Block-level synthesis in progress, 37 of 134 jobs complete, 7 jobs running.
[12:50:50] Block-level synthesis in progress, 41 of 134 jobs complete, 6 jobs running.
[12:51:21] Block-level synthesis in progress, 44 of 134 jobs complete, 8 jobs running.
[12:51:51] Block-level synthesis in progress, 47 of 134 jobs complete, 7 jobs running.
[12:52:21] Block-level synthesis in progress, 51 of 134 jobs complete, 4 jobs running.
[12:52:51] Block-level synthesis in progress, 53 of 134 jobs complete, 6 jobs running.
[12:53:21] Block-level synthesis in progress, 59 of 134 jobs complete, 3 jobs running.
[12:53:52] Block-level synthesis in progress, 61 of 134 jobs complete, 7 jobs running.
[12:54:22] Block-level synthesis in progress, 65 of 134 jobs complete, 5 jobs running.
[12:54:52] Block-level synthesis in progress, 71 of 134 jobs complete, 4 jobs running.
[12:55:22] Block-level synthesis in progress, 79 of 134 jobs complete, 3 jobs running.
[12:55:53] Block-level synthesis in progress, 88 of 134 jobs complete, 1 job running.
[12:56:23] Block-level synthesis in progress, 94 of 134 jobs complete, 5 jobs running.
[12:56:53] Block-level synthesis in progress, 94 of 134 jobs complete, 8 jobs running.
[12:57:23] Block-level synthesis in progress, 101 of 134 jobs complete, 1 job running.
[12:57:54] Block-level synthesis in progress, 107 of 134 jobs complete, 4 jobs running.
[12:58:24] Block-level synthesis in progress, 116 of 134 jobs complete, 2 jobs running.
[12:58:54] Block-level synthesis in progress, 126 of 134 jobs complete, 5 jobs running.
[12:59:25] Block-level synthesis in progress, 130 of 134 jobs complete, 4 jobs running.
[12:59:55] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[13:00:25] Top-level synthesis in progress.
[13:00:55] Top-level synthesis in progress.
[13:01:26] Top-level synthesis in progress.
[13:01:43] Run vpl: Step synth: Completed
[13:01:43] Run vpl: Step impl: Started
[13:10:19] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 29m 18s 

[13:10:19] Starting logic optimization..
[13:10:19] Phase 1 Initialization
[13:10:19] Phase 1.1 Core Generation And Design Setup
[13:10:49] Phase 1.2 Setup Constraints And Sort Netlist
[13:11:19] Phase 2 Timer Update And Timing Data Collection
[13:11:19] Phase 2.1 Timer Update
[13:11:19] Phase 2.2 Timing Data Collection
[13:11:19] Phase 3 Retarget
[13:11:50] Phase 4 Constant propagation
[13:12:20] Phase 5 Sweep
[13:13:21] Phase 6 BUFG optimization
[13:13:21] Phase 7 Shift Register Optimization
[13:13:51] Phase 8 Post Processing Netlist
[13:13:51] Phase 9 Finalization
[13:13:51] Phase 9.1 Finalizing Design Cores and Updating Shapes
[13:13:51] Phase 9.2 Verifying Netlist Connectivity
[13:14:51] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 32s 

[13:14:51] Starting logic placement..
[13:15:14] Run vpl: Step impl: Failed
[13:15:15] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5252 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 5643 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2626 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2819 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2626 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2819 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [13:15:16] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:20 ; elapsed = 00:34:16 . Memory (MB): peak = 475.504 ; gain = 0.000 ; free physical = 570352 ; free virtual = 583556
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
