# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 13:38:11  oktober 03, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		raw_ethernet_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY raw_ethernet_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:38:11  OKTOBER 03, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to CLOCK_50
set_location_assignment PIN_Y2 -to CLOCK_50
set_location_assignment PIN_C19 -to NET0_RESET_N
set_location_assignment PIN_A15 -to NET0_RX_CLK
set_location_assignment PIN_C15 -to NET0_RX_DATA[3]
set_location_assignment PIN_D17 -to NET0_RX_DATA[2]
set_location_assignment PIN_D16 -to NET0_RX_DATA[1]
set_location_assignment PIN_C16 -to NET0_RX_DATA[0]
set_location_assignment PIN_C17 -to NET0_RX_DV
set_location_assignment PIN_B19 -to NET0_TX_DATA[3]
set_location_assignment PIN_A19 -to NET0_TX_DATA[2]
set_location_assignment PIN_D19 -to NET0_TX_DATA[1]
set_location_assignment PIN_C18 -to NET0_TX_DATA[0]
set_location_assignment PIN_A18 -to NET0_TX_EN
set_location_assignment PIN_A21 -to NET0_INT_N
set_location_assignment PIN_A17 -to NET0_GTX_CLK
set_location_assignment PIN_D18 -to NET0_RX_ER

set_location_assignment PIN_D22 -to NET1_RESET_N
set_location_assignment PIN_B15 -to NET1_RX_CLK
set_location_assignment PIN_D21 -to NET1_RX_DATA[3]
set_location_assignment PIN_A23 -to NET1_RX_DATA[2]
set_location_assignment PIN_C21 -to NET1_RX_DATA[1]
set_location_assignment PIN_B23 -to NET1_RX_DATA[0]
set_location_assignment PIN_A22 -to NET1_RX_DV
set_location_assignment PIN_C26 -to NET1_TX_DATA[3]
set_location_assignment PIN_B26 -to NET1_TX_DATA[2]
set_location_assignment PIN_A26 -to NET1_TX_DATA[1]
set_location_assignment PIN_C25 -to NET1_TX_DATA[0]
set_location_assignment PIN_B25 -to NET1_TX_EN
set_location_assignment PIN_D24 -to NET1_INT_N
set_location_assignment PIN_C23 -to NET1_GTX_CLK
set_location_assignment PIN_C24 -to NET1_RX_ER

set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_location_assignment PIN_M23 -to KEY[0]

set_location_assignment PIN_G21 -to O_DATA[7]
set_location_assignment PIN_G22 -to O_DATA[6]
set_location_assignment PIN_G20 -to O_DATA[5]
set_location_assignment PIN_H21 -to O_DATA[4]
set_location_assignment PIN_E24 -to O_DATA[3]
set_location_assignment PIN_E25 -to O_DATA[2]
set_location_assignment PIN_E22 -to O_DATA[1]
set_location_assignment PIN_E21 -to O_DATA[0]
set_location_assignment PIN_M21 -to I_READY
set_location_assignment PIN_G19 -to O_LAST
set_location_assignment PIN_F17 -to O_VALID
set_location_assignment PIN_H15 -to O_DEBOUNCE
set_location_assignment PIN_F15 -to O_RESET

set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/ip_eth_tx.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/eth_axis_tx.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/eth_axis_rx.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/lfsr.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/iddr.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v"
set_global_assignment -name VERILOG_FILE src/raw_ethernet_test.v
set_global_assignment -name VERILOG_FILE src/ethernet/ethernet.v
set_global_assignment -name VERILOG_FILE src/debounce.v
set_global_assignment -name QIP_FILE ip/my_pll.qip
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/eth_mac_1g_rgmii.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/lib/axis/rtl/axis_fifo.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/eth_mac_1g.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/rgmii_phy_if.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/axis_gmii_tx.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/axis_gmii_rx.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/oddr.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/rtl/ssio_ddr_in.v"
set_global_assignment -name VERILOG_FILE "../verilog-ethernet/lib/axis/rtl/axis_async_fifo.v"

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top