# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TopmetalSe_Sequencer.gen/sources_1/ip/adc_frame_mem/sim/adc_frame_mem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
