/*
 * Copyright (C) 2015-2017 Alibaba Group Holding Limited
 */

#ifndef PORT_H
#define PORT_H

#include "k_types.h"
#include "k_arch.h"
#include "k_vector.h"
#include "k_cache.h"
#include "k_mmu.h"

#if (RHINO_CONFIG_CPU_NUM > 1)
    #include "smp_port.h"
#endif

cpu_cpsr_t cpu_intrpt_save(void);
void   cpu_intrpt_restore(cpu_cpsr_t cpsr);
void   cpu_intrpt_switch(void);
void   cpu_task_switch(void);
void   cpu_first_task_start(void);
void  *cpu_task_stack_init(cpu_stack_t *base, size_t size, void *arg, task_entry_t entry);

#define RHINO_CACHE_LINE_SIZE       32

#if (RHINO_CONFIG_CPU_NUM > 1)
void cpu_signal(uint8_t cpu_num);
uint8_t cpu_cur_get(void);

#if defined(__CC_ARM)
RHINO_INLINE void cpu_atomic_compare_set(volatile uint32_t *addr, uint32_t compare, uint32_t *set)
{
    uint32_t oldval, newval;
    uint32_t res;

    newval = *set;

    do {
        oldval = __ldrex(addr);
        if (oldval != compare) {
            break;
        }
        res = __strex(newval, addr);
        /* if the STREX instruction succeeds, res = 0 */
    } while (res);

    *set = oldval;
    return ;
}
#elif defined(__GNUC__)
RHINO_INLINE void cpu_atomic_compare_set(volatile uint32_t *addr, uint32_t compare, uint32_t *set)
{
    uint32_t oldval, newval;
    uint32_t res;

    newval = *set;

    do {
        __asm__ __volatile__(
                    "dsb sy\n"
                    "ldrex     %1, [%3]\n"
                    "mov     %0, #0\n"
                    "cmp     %1, %4\n"
                    "strexeq %0, %5, [%3]\n"
                    "dsb sy\n"
                    : "=&r"(res), "=&r"(oldval), "+Qo"(*addr)
                    : "r"(addr), "Ir"(compare), "r"(newval)
                    : "cc", "memory");
    } while (res);

    *set = oldval;
    return ;
}
#else
#error "Unsupported compiler"
#endif

#ifdef RHINO_CONFIG_SPINLOCK_DEBUG
    void k_cpu_spin_lock(kspinlock_t *lock, const char *fnName, int32_t line);
    void k_cpu_spin_unlock(kspinlock_t *lock, const char *fnName, int32_t line);

#else
    void k_cpu_spin_lock(kspinlock_t *lock);
    void k_cpu_spin_unlock(kspinlock_t *lock);
#endif

#define cpu_spin_lock               k_cpu_spin_lock
#define cpu_spin_unlock             k_cpu_spin_unlock

#define CPSR_ALLOC()                cpu_cpsr_t cpsr

/* normal int lock (can not lock the NMI) */
#define RHINO_CPU_INTRPT_DISABLE()  \
        do{cpsr = cpu_intrpt_save();krhino_spin_lock(&g_sys_lock);}while(0)
#define RHINO_CPU_INTRPT_ENABLE()   \
        do{krhino_spin_unlock(&g_sys_lock); cpu_intrpt_restore(cpsr);}while(0)

#else

RHINO_INLINE uint8_t cpu_cur_get(void)
{
    return 0;
}

#define CPSR_ALLOC()                cpu_cpsr_t cpsr
#define RHINO_CPU_INTRPT_DISABLE()  do{cpsr = cpu_intrpt_save();}while(0)
#define RHINO_CPU_INTRPT_ENABLE()   do{cpu_intrpt_restore(cpsr);}while(0)

#endif /* (RHINO_CONFIG_CPU_NUM > 1) */

#endif /* PORT_H */
