#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct  6 17:07:39 2024
# Process ID: 141153
# Current directory: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_rx_mod_0_0_synth_1
# Command line: vivado -log UART_BRAM_Interfacing_rx_mod_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_BRAM_Interfacing_rx_mod_0_0.tcl
# Log file: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_rx_mod_0_0_synth_1/UART_BRAM_Interfacing_rx_mod_0_0.vds
# Journal file: /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_rx_mod_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source UART_BRAM_Interfacing_rx_mod_0_0.tcl -notrace
Command: synth_design -top UART_BRAM_Interfacing_rx_mod_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART_BRAM_Interfacing_rx_mod_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2594.414 ; gain = 219.719 ; free physical = 5536 ; free virtual = 17572
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_BRAM_Interfacing_rx_mod_0_0' [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_rx_mod_0_0/synth/UART_BRAM_Interfacing_rx_mod_0_0.vhd:66]
INFO: [Synth 8-3491] module 'rx_mod' declared at '/home/therk/emb_sys_vivado/components/rx_mod_rtl.vhd:17' bound to instance 'U0' of component 'rx_mod' [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_rx_mod_0_0/synth/UART_BRAM_Interfacing_rx_mod_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'rx_mod' [/home/therk/emb_sys_vivado/components/rx_mod_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'rx_mod' (1#1) [/home/therk/emb_sys_vivado/components/rx_mod_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'UART_BRAM_Interfacing_rx_mod_0_0' (2#1) [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_rx_mod_0_0/synth/UART_BRAM_Interfacing_rx_mod_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2640.320 ; gain = 265.625 ; free physical = 5628 ; free virtual = 17662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.164 ; gain = 280.469 ; free physical = 5765 ; free virtual = 17799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.164 ; gain = 280.469 ; free physical = 5765 ; free virtual = 17799
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.164 ; gain = 0.000 ; free physical = 5760 ; free virtual = 17795
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.945 ; gain = 0.000 ; free physical = 5774 ; free virtual = 17796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.945 ; gain = 0.000 ; free physical = 5772 ; free virtual = 17794
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5833 ; free virtual = 17861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5832 ; free virtual = 17860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5832 ; free virtual = 17860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5820 ; free virtual = 17849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5835 ; free virtual = 17870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5589 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5587 ; free virtual = 17627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 5585 ; free virtual = 17624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6665 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6665 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6665 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6665 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6664 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6664 ; free virtual = 18725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |    11|
|3     |LUT4 |     2|
|4     |LUT5 |     1|
|5     |LUT6 |     3|
|6     |FDCE |     6|
|7     |FDPE |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6664 ; free virtual = 18725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2802.945 ; gain = 280.469 ; free physical = 6650 ; free virtual = 18710
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2802.945 ; gain = 428.250 ; free physical = 6648 ; free virtual = 18708
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.945 ; gain = 0.000 ; free physical = 6648 ; free virtual = 18708
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.914 ; gain = 0.000 ; free physical = 6575 ; free virtual = 18635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2805.914 ; gain = 454.000 ; free physical = 6716 ; free virtual = 18776
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_rx_mod_0_0_synth_1/UART_BRAM_Interfacing_rx_mod_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/UART_BRAM_Interfacing_rx_mod_0_0_synth_1/UART_BRAM_Interfacing_rx_mod_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_BRAM_Interfacing_rx_mod_0_0_utilization_synth.rpt -pb UART_BRAM_Interfacing_rx_mod_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 17:08:12 2024...
