Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\fifo_pac_overflow.ip --block-symbol-file --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\fifo_pac_overflow --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_pac_overflow.fifo_0: Targeting device family: Agilex 7.
: fifo_pac_overflow.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_pac_overflow.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_pac_overflow.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_pac_overflow.fifo_0: Embedded set_false_path assignment is disabled.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\fifo_pac_overflow.ip --synthesis=VERILOG --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\fifo_pac_overflow --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_pac_overflow.fifo_0: Targeting device family: Agilex 7.
: fifo_pac_overflow.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_pac_overflow.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_pac_overflow.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_pac_overflow.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo_pac_overflow: "Transforming system: fifo_pac_overflow"
Info: fifo_pac_overflow: "Naming system components in system: fifo_pac_overflow"
Info: fifo_pac_overflow: "Processing generation queue"
Info: fifo_pac_overflow: "Generating: fifo_pac_overflow"
Info: fifo_pac_overflow: "Generating: fifo_pac_overflow_fifo_1930_dbewlmq"
Info: fifo_pac_overflow: Done "fifo_pac_overflow" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
