// Seed: 2922623972
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 id_5
    , id_12,
    output tri0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wand id_10
);
  wire id_13;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output wire  id_2
);
  wire id_4;
  wire id_5;
  always @* begin
    id_1 <= 1;
  end
  module_0(
      id_0, id_0, id_0, id_2, id_0, id_0, id_2, id_2, id_0, id_0, id_2
  );
endmodule
