$date
	Fri May 14 17:34:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module NOT_TB $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#2
1!
0"
#4
0!
1"
#9
