
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036985                       # Number of seconds simulated
sim_ticks                                 36985331697                       # Number of ticks simulated
final_tick                               563951694882                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122014                       # Simulator instruction rate (inst/s)
host_op_rate                                   153966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1366065                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909332                       # Number of bytes of host memory used
host_seconds                                 27074.36                       # Real time elapsed on the host
sim_insts                                  3303445733                       # Number of instructions simulated
sim_ops                                    4168519237                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2413440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2194304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       480512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5093632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1318656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1318656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17143                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10302                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10302                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65253977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59329034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12991961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137720328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35653486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35653486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35653486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65253977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59329034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12991961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173373814                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88693842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085920                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25261375                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117327                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13006574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12140666                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89720                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31178891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172366369                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085920                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15419344                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37911481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11385859                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7231394                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15269418                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85542978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47631497     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3327505      3.89%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2692753      3.15%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6544400      7.65%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1783383      2.08%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2273816      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642894      1.92%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925118      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721612     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85542978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350486                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943386                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32618750                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7038977                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36458154                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247979                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9179116                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312280                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42441                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206092633                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79148                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9179116                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35006584                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1506136                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1999998                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34261305                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3589837                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198844148                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33411                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488927                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113754                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2501                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278326206                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928307312                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928307312                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107630657                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40989                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23183                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9836970                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18543192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9455645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147265                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2782558                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188054772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149407449                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293371                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64940363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198327746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85542978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746578                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30194094     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18333737     21.43%     56.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11825753     13.82%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849223     10.34%     80.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7651095      8.94%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3947210      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383906      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633009      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724951      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85542978                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874145     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            10      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178456     14.50%     85.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178200     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124476234     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126727      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14820852      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7967102      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149407449                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684530                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230811                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385882056                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253035276                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145604146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150638260                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561065                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7309224                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          632                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2429869                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9179116                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         641903                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82635                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188094281                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       404354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18543192                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9455645                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22975                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          632                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1261856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1195581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457437                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147033369                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914533                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374078                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21664605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745637                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7750072                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657763                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145700407                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145604146                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94895800                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267905484                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641649                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65285709                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2122151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76363862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30140068     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20961519     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8529745     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4797583      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3910116      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579616      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1878374      2.46%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947839      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3619002      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76363862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3619002                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260840004                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385375260                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3150864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886938                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886938                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661445277                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201197409                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190173061                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88693842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31524956                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25854751                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2051379                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13464634                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12309753                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3212646                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88620                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32594360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173263570                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31524956                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15522399                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37233343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11003241                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7514992                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15945733                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       821265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86261066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49027723     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3713371      4.30%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3250622      3.77%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3501694      4.06%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3071316      3.56%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1601023      1.86%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1045519      1.21%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2764560      3.20%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18285238     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86261066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355436                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953502                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34281040                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7093527                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35423302                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       551365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8911831                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5166589                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6556                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205482183                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51710                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8911831                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35983821                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3363859                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       989469                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34236691                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2775394                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198503700                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14037                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1726568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       765132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          102                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275698011                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    925712636                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    925712636                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171173773                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104524182                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34738                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18428                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7392075                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19561793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10205422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245519                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3210949                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187142115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150401205                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62070890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189649045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86261066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743558                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31081290     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18180742     21.08%     57.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12174489     14.11%     71.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7764505      9.00%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7681002      8.90%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4510586      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3444055      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       758474      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       665923      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86261066                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1102657     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        206809     13.13%     83.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       265770     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123717388     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054239      1.37%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16302      0.01%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     16027033     10.66%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8586243      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150401205                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695734                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1575278                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388929443                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249248756                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146185910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151976483                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       268299                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7140967                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1056                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2331441                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8911831                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2567013                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164235                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187176829                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       316096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19561793                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10205422                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18411                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1056                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1256195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2401816                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147777264                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15058523                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2623938                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23398092                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20946774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8339569                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.666150                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146334097                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146185910                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95367921                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266335589                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.648208                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358074                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101728354                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124538842                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62641470                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077606                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77349235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     31247838     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20810141     26.90%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8532460     11.03%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4364348      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3745527      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1839202      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2030333      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024467      1.32%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3754919      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77349235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101728354                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124538842                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20294804                       # Number of memory references committed
system.switch_cpus1.commit.loads             12420823                       # Number of loads committed
system.switch_cpus1.commit.membars              16302                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17877920                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112051135                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2455354                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3754919                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260774628                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383280726                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2432776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101728354                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124538842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101728354                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871869                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871869                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146961                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146961                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       667256269                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200510958                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192728935                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32604                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88693842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33286472                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27160181                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2221832                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14076888                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13110175                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3443215                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97703                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34484696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             180815914                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33286472                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16553390                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39196232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11589400                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5368952                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16790736                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88399139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49202907     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3223773      3.65%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4800610      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3340648      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2337260      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2279071      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1382279      1.56%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2952155      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18880436     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88399139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375296                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038652                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35460658                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5612045                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37431684                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545821                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9348930                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5604367                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216581053                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1694                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9348930                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37448692                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516594                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2222315                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35949004                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2913600                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210144104                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1216366                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       990878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    294787307                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    978194188                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    978194188                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181486368                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113300927                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37834                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18086                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8640254                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19269655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9862035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117029                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3142769                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195829738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156461211                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       310969                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65264035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199669150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88399139                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31741490     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17576184     19.88%     55.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12857757     14.55%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8468808      9.58%     79.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8504405      9.62%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4097939      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3640508      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683658      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       828390      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88399139                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851975     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169500     14.16%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175959     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130883777     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1975569      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18029      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15374536      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8209300      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156461211                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764059                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1197434                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402829964                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261130286                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152133021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157658645                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       489790                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7476689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2362641                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9348930                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266635                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51237                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195865859                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       676157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19269655                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9862035                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18086                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43574                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1210516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2563371                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153584773                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14367776                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2876438                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22378937                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21827056                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8011161                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731628                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152198527                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152133021                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98568298                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280067041                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715260                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351945                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105521538                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130070485                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65795637                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2239633                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79050209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645416                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173477                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30369452     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22576216     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8527672     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4775968      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4052565      5.13%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1810719      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1736347      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1181076      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4020194      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79050209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105521538                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130070485                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19292360                       # Number of memory references committed
system.switch_cpus2.commit.loads             11792966                       # Number of loads committed
system.switch_cpus2.commit.membars              18030                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18871824                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117096985                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2690271                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4020194                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           270896137                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401087245                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 294703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105521538                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130070485                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105521538                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840528                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840528                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189728                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189728                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689775479                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211648515                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199045944                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36060                       # number of misc regfile writes
system.l20.replacements                         18870                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727333                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29110                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.985675                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          244.454947                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.289647                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3662.824281                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6323.431124                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023873                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000907                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357698                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617523                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53962                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53962                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19865                       # number of Writeback hits
system.l20.Writeback_hits::total                19865                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53962                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53962                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53962                       # number of overall hits
system.l20.overall_hits::total                  53962                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18855                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18869                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18855                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18869                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18855                       # number of overall misses
system.l20.overall_misses::total                18869                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1606459                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2543836450                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2545442909                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1606459                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2543836450                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2545442909                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1606459                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2543836450                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2545442909                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72817                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72831                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19865                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19865                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72817                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72831                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72817                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72831                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258937                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259079                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258937                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259079                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258937                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259079                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134915.749138                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134900.784832                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134915.749138                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134900.784832                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134915.749138                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134900.784832                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3530                       # number of writebacks
system.l20.writebacks::total                     3530                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18855                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18869                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18869                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18869                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2366253473                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2367728391                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2366253473                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2367728391                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2366253473                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2367728391                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258937                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259079                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258937                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259079                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258937                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259079                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125497.399788                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125482.452223                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125497.399788                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125482.452223                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125497.399788                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125482.452223                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17154                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          675266                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27394                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.650142                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.191261                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.164701                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5859.455666                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4363.188371                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001288                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000407                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.572212                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426093                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        80524                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  80524                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18135                       # number of Writeback hits
system.l21.Writeback_hits::total                18135                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        80524                       # number of demand (read+write) hits
system.l21.demand_hits::total                   80524                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        80524                       # number of overall hits
system.l21.overall_hits::total                  80524                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17143                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17154                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17143                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17154                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17143                       # number of overall misses
system.l21.overall_misses::total                17154                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1475145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2191435231                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2192910376                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1475145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2191435231                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2192910376                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1475145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2191435231                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2192910376                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        97667                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              97678                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18135                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18135                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        97667                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               97678                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        97667                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              97678                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175525                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175618                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175525                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175618                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175525                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175618                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134104.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 127832.656536                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 127836.678093                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134104.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 127832.656536                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 127836.678093                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134104.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 127832.656536                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 127836.678093                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4290                       # number of writebacks
system.l21.writebacks::total                     4290                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17143                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17154                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17143                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17154                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17143                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17154                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1371654                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2030065901                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2031437555                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1371654                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2030065901                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2031437555                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1371654                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2030065901                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2031437555                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175525                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175618                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175525                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175618                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175525                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175618                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124695.818182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118419.524062                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118423.548735                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124695.818182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118419.524062                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118423.548735                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124695.818182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118419.524062                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118423.548735                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3771                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335636                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16059                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.900181                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.143999                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.000147                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1790.926294                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.552790                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9783.376771                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056408                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.145746                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000371                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796173                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31101                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31101                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10191                       # number of Writeback hits
system.l22.Writeback_hits::total                10191                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31101                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31101                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31101                       # number of overall hits
system.l22.overall_hits::total                  31101                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3754                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3771                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3754                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3771                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3754                       # number of overall misses
system.l22.overall_misses::total                 3771                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2423316                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    478368894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      480792210                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2423316                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    478368894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       480792210                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2423316                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    478368894                       # number of overall miss cycles
system.l22.overall_miss_latency::total      480792210                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34855                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34872                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10191                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10191                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34855                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34872                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34855                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34872                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107703                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108138                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107703                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108138                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107703                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108138                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       142548                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127429.114012                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127497.271281                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       142548                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127429.114012                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127497.271281                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       142548                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127429.114012                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127497.271281                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2482                       # number of writebacks
system.l22.writebacks::total                     2482                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3754                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3771                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3754                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3771                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3754                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3771                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2263685                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    442994284                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    445257969                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2263685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    442994284                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    445257969                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2263685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    442994284                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    445257969                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107703                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108138                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107703                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108138                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107703                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108138                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 133157.941176                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118005.936068                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118074.242641                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 133157.941176                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118005.936068                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118074.242641                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 133157.941176                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118005.936068                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118074.242641                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995954                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015277019                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042810.903421                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995954                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15269402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15269402                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15269402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15269402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15269402                       # number of overall hits
system.cpu0.icache.overall_hits::total       15269402                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1940997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1940997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15269418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15269418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15269418                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15269418                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15269418                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15269418                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72817                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559121                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73073                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2470.941675                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.518256                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.481744                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10566762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10566762                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22636                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22636                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17559467                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17559467                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17559467                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17559467                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156960                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156960                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156960                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156960                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8929417263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8929417263                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8929417263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8929417263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8929417263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8929417263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723722                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723722                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014637                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008860                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008860                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008860                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008860                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56889.763398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56889.763398                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56889.763398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56889.763398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56889.763398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56889.763398                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19865                       # number of writebacks
system.cpu0.dcache.writebacks::total            19865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84143                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84143                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84143                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84143                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72817                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72817                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72817                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2977053786                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2977053786                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2977053786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2977053786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2977053786                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2977053786                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40884.048862                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40884.048862                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40884.048862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40884.048862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40884.048862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40884.048862                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.998067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010860580                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834592.704174                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.998067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017625                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15945716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15945716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15945716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15945716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15945716                       # number of overall hits
system.cpu1.icache.overall_hits::total       15945716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1979749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1979749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1979749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1979749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1979749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1979749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15945733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15945733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15945733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15945733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15945733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15945733                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 116455.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 116455.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 116455.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 116455.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 116455.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 116455.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1486145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1486145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1486145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1486145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1486145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1486145                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135104.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135104.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135104.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135104.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135104.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135104.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 97667                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191416158                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97923                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1954.761986                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.516147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.483853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916079                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083921                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11837335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11837335                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7841181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7841181                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17515                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16302                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19678516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19678516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19678516                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19678516                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       364253                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       364253                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       364343                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        364343                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       364343                       # number of overall misses
system.cpu1.dcache.overall_misses::total       364343                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14756465512                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14756465512                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5946984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5946984                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14762412496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14762412496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14762412496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14762412496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12201588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12201588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7841271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7841271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20042859                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20042859                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20042859                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20042859                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029853                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029853                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018178                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018178                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018178                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018178                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40511.582642                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40511.582642                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66077.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66077.600000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40517.897959                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40517.897959                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40517.897959                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40517.897959                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18135                       # number of writebacks
system.cpu1.dcache.writebacks::total            18135                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       266586                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       266586                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       266676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       266676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       266676                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       266676                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        97667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97667                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        97667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        97667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        97667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        97667                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2871157840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2871157840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2871157840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2871157840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2871157840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2871157840                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004873                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004873                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29397.420214                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29397.420214                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29397.420214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29397.420214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29397.420214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29397.420214                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.000142                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018087002                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198892.012959                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.000142                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025641                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16790716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16790716                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16790716                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16790716                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16790716                       # number of overall hits
system.cpu2.icache.overall_hits::total       16790716                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2891814                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2891814                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2891814                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2891814                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2891814                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2891814                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16790736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16790736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16790736                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16790736                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16790736                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16790736                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 144590.700000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 144590.700000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 144590.700000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 144590.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 144590.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 144590.700000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2441594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2441594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2441594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2441594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2441594                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2441594                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 143623.176471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 143623.176471                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 143623.176471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 143623.176471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 143623.176471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 143623.176471                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34855                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164805913                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35111                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4693.854148                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.123003                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.876997                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902824                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097176                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10936970                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10936970                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7463335                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7463335                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18055                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18055                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18030                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18030                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18400305                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18400305                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18400305                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18400305                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70141                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70141                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70141                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70141                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70141                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2273119545                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2273119545                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2273119545                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2273119545                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2273119545                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2273119545                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11007111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11007111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7463335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7463335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18030                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18030                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18470446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18470446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18470446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18470446                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006372                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003797                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003797                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32407.857672                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32407.857672                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32407.857672                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32407.857672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32407.857672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32407.857672                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10191                       # number of writebacks
system.cpu2.dcache.writebacks::total            10191                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35286                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35286                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35286                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35286                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35286                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35286                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34855                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34855                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34855                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    723517915                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    723517915                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    723517915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    723517915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    723517915                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    723517915                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20757.937599                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20757.937599                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20757.937599                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20757.937599                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20757.937599                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20757.937599                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
