Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  9 17:41:34 2026
| Host         : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file bd_ref_design_wrapper_utilization_placed.rpt -pb bd_ref_design_wrapper_utilization_placed.pb
| Design       : bd_ref_design_wrapper
| Device       : xcku060-ffva1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 16523 |     0 |          0 |    331680 |  4.98 |
|   LUT as Logic             | 16093 |     0 |          0 |    331680 |  4.85 |
|   LUT as Memory            |   430 |     0 |          0 |    146880 |  0.29 |
|     LUT as Distributed RAM |   180 |     0 |            |           |       |
|     LUT as Shift Register  |   250 |     0 |            |           |       |
| CLB Registers              | 26264 |     0 |          0 |    663360 |  3.96 |
|   Register as Flip Flop    | 26264 |     0 |          0 |    663360 |  3.96 |
|   Register as Latch        |     0 |     0 |          0 |    663360 |  0.00 |
| CARRY8                     |   461 |     0 |          0 |     41460 |  1.11 |
| F7 Muxes                   |   633 |     0 |          0 |    165840 |  0.38 |
| F8 Muxes                   |    72 |     0 |          0 |     82920 |  0.09 |
| F9 Muxes                   |     0 |     0 |          0 |     41460 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 355   |          Yes |           - |          Set |
| 16463 |          Yes |           - |        Reset |
| 164   |          Yes |         Set |            - |
| 9282  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4481 |     0 |          0 |     41460 | 10.81 |
|   CLBL                                     |  2295 |     0 |            |           |       |
|   CLBM                                     |  2186 |     0 |            |           |       |
| LUT as Logic                               | 16093 |     0 |          0 |    331680 |  4.85 |
|   using O5 output only                     |   415 |       |            |           |       |
|   using O6 output only                     | 11711 |       |            |           |       |
|   using O5 and O6                          |  3967 |       |            |           |       |
| LUT as Memory                              |   430 |     0 |          0 |    146880 |  0.29 |
|   LUT as Distributed RAM                   |   180 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   160 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |   250 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    97 |       |            |           |       |
|     using O5 and O6                        |   153 |       |            |           |       |
| CLB Registers                              | 26264 |     0 |          0 |    663360 |  3.96 |
|   Register driven from within the CLB      |  9992 |       |            |           |       |
|   Register driven from outside the CLB     | 16272 |       |            |           |       |
|     LUT in front of the register is unused | 12212 |       |            |           |       |
|     LUT in front of the register is used   |  4060 |       |            |           |       |
| Unique Control Sets                        |   958 |       |          0 |     82920 |  1.16 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |          0 |      1080 |  1.06 |
|   RAMB36/FIFO*    |    9 |     0 |          0 |      1080 |  0.83 |
|     RAMB36E2 only |    9 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |      2160 |  0.23 |
|     RAMB18E2 only |    5 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2760 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  118 |   118 |          0 |       624 | 18.91 |
|   HPIOB          |  114 |   114 |          0 |       520 | 21.92 |
|     INPUT        |  112 |       |            |           |       |
|     OUTPUT       |    2 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HRIO           |    4 |     4 |          0 |       104 |  3.85 |
|     INPUT        |    3 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |   56 |    56 |          0 |       240 | 23.33 |
|   DIFFINBUF      |   56 |    56 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       240 |  0.00 |
| HRIODIFFINBUF    |    1 |     1 |          0 |        48 |  2.08 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   24 |     0 |          0 |        96 | 25.00 |
| BITSLICE_RX_TX   |   56 |    56 |          0 |      3744 |  1.50 |
|   RX_BITSLICE    |   56 |    56 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |   11 |     0 |          0 |        48 | 22.92 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    8 |     0 |          0 |       288 |  2.78 |
| BUFGCE_DIV |    0 |     0 |          0 |        48 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       192 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        96 |  0.00 |
| PLLE3_ADV  |    4 |     0 |          0 |        24 | 16.67 |
| MMCME3_ADV |    1 |     0 |          0 |        12 |  8.33 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        16 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDCE             | 16463 |            Register |
| FDRE             |  9282 |            Register |
| LUT6             |  7313 |                 CLB |
| LUT2             |  4262 |                 CLB |
| LUT4             |  3400 |                 CLB |
| LUT5             |  3113 |                 CLB |
| LUT3             |  1768 |                 CLB |
| MUXF7            |   633 |                 CLB |
| CARRY8           |   461 |                 CLB |
| FDPE             |   355 |            Register |
| SRL16E           |   230 |                 CLB |
| LUT1             |   204 |                 CLB |
| SRLC32E          |   171 |                 CLB |
| FDSE             |   164 |            Register |
| RAMD64E          |   160 |                 CLB |
| IBUFCTRL         |   110 |              Others |
| MUXF8            |    72 |                 CLB |
| DIFFINBUF        |    57 |                 I/O |
| RX_BITSLICE      |    56 |                 I/O |
| RAMD32           |    36 |                 CLB |
| BITSLICE_CONTROL |    24 |                 I/O |
| RIU_OR           |    11 |                 I/O |
| RAMB36E2         |     9 |            BLOCKRAM |
| BUFGCE           |     8 |               Clock |
| RAMB18E2         |     5 |            BLOCKRAM |
| RAMS32           |     4 |                 CLB |
| PLLE3_ADV        |     4 |               Clock |
| OBUF             |     3 |                 I/O |
| SRLC16E          |     2 |                 CLB |
| MMCME3_ADV       |     1 |               Clock |
| INBUF            |     1 |                 I/O |
| BSCANE2          |     1 |       Configuration |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------------+------+
|                    Ref Name                    | Used |
+------------------------------------------------+------+
| dbg_hub                                        |    1 |
| bd_ref_design_util_vector_logic_1_0            |    1 |
| bd_ref_design_util_vector_logic_0_0            |    1 |
| bd_ref_design_system_ila_0_0                   |    1 |
| bd_ref_design_jtag_axi_0_0                     |    1 |
| bd_ref_design_dummy_adc_data_capture_0_0       |    1 |
| bd_ref_design_clock_manager_0_0                |    1 |
| bd_ref_design_axi_interconnect_0_imp_xbar_0    |    1 |
| bd_ref_design_axi_interconnect_0_imp_auto_pc_0 |    1 |
| bd_ref_design_LRX_0_0                          |    1 |
+------------------------------------------------+------+


