Primitives to Sites Mapping
===========================

Adders/Subtractors
-----------------
PRADD18A
PRADD9A

Flip-Flops
----------
FD1P3AX
FD1P3AY
FD1P3BX
FD1P3DX
FD1P3IX
FD1P3JX
FD1S3AX
FD1S3AY
FD1S3BX
FD1S3DX
FD1S3IX
FD1S3JX
FL1P3AY
FL1P3AZ
FL1P3BX
FL1P3DX
FL1P3IY
FL1P3JY
FL1S3AX
FL1S3AY

Input/Output Buffers
--------------------
BB
BBPD
BBPU
IB
IBPD
IBPU
ILVDS
OB
OBCO
OBZ
OBZPU
OLVDS

Memory
------
DP16KD
DPR16X4C
PDPW16KD
SPR16X4C


Logic Gates
-----------
AND2
AND3
AND4
AND5
ND2
ND3
ND4
ND5
OR2
OR3
OR4
OR5
NR2
NR3
NR4
NR5
XNOR2
XNOR3
XNOR4
XNOR5
XOR2
XOR3
XOR4
XOR5
XOR11
XOR21

Miscellaneous Logic
-------------------
INV
VHI
VLO

Multiplexers
------------
L6MUX21
MUX161
MUX21
MUX321
MUX41
MUX81

Multipliers
-----------
MULT18X18C
MULT18X18D
MULT9X9C
MULT9X9D

Flip-Flops (Input)
------------------
IFS1P3BX
IFS1P3DX
IFS1P3IX
IFS1P3JX

PIC Flip-Flops (Output)
-----------------------
OFS1P3BX
OFS1P3DX
OFS1P3IX
OFS1P3JX

PIC Latches (Input)
-------------------
IFS1S1B
IFS1S1D
IFS1S1I
IFS1S1J

Read-Only Memory
----------------
ROM128X1A
ROM16X1A
ROM256X1A
ROM32X1A
ROM64X1A

Clock Manager/PLL/DLL
---------------------
CLKDIVF
DCCA
DCSC
DLLDELD
ECLKBRIDGECS
EHXPLLL
OSCG
PLLREFCS

Combinatorial Primitives
------------------------
LUT4
LUT5
LUT6
LUT7
LUT8

Dual Data Rate Cells
--------------------
DDRDLLA
DQSBUFM
ECLKSYNCB
IDDR71B
IDDRX1F
IDDRX2DQA
IDDRX2F
ODDRX1F
ODDRX2F
ODDRX2DQA
ODDRX2DQSB
ODDR71B
OSHX2A
TSHX2DQA
TSHX2DQSA

Miscellaneous
-------------
ALU24A
ALU24B
ALU54A
ALU54B
BCINRD
BCLVDSOB
CCU2C
DELAYF
DELAYG
DTR
EXTREFB

GSR Global Set/Reset
--------------------
IMIPI
INRDB
LVDSOB
PFUMX
PUR
SEDGA
SGSR
START
USRMCLK
