# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/aon_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/aon_reg.h" 2
/**
  ******************************************************************************
  * @file    aon_reg.h
  * @version V1.0
  * @date    2021-09-10
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __AON_REG_H__ 

# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h" 1

#define __BL808_H__ 

/** @addtogroup Configuration_section_for_RISCV
  * @{
  */

/**
  * @brief Configuration of the Processor and Core Peripherals
   */

#define CORE_ID_ADDRESS (0xF0000000)
#define CORE_ID_M0 (0xE9070000)
#define CORE_ID_D0 (0xDEAD5500)
#define CORE_ID_LP (0xDEADE902)

#define CORE_M0_JTAG_TCK_PIN (GLB_GPIO_PIN_27)
#define CORE_M0_JTAG_TMS_PIN (GLB_GPIO_PIN_28)
#define CORE_M0_JTAG_TCK_FUNC (GPIO_FUN_M_CJTAG)
#define CORE_M0_JTAG_TMS_FUNC (GPIO_FUN_M_CJTAG)

#define IPC_SYNC_ADDR1 0x40000000
#define IPC_SYNC_ADDR2 0x40000004
#define IPC_SYNC_FLAG 0x12345678

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */
# 42 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
#define IRQ_NUM_BASE 16


/**
 * @brief BL808 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
# 63 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    SSOFT_IRQn = 1, /*!< 1 RISCV supervisor software Interrupt                             */
    MSOFT_IRQn = 3, /*!< 3 RISCV machine software Interrupt                                */
    STIME_IRQn = 5, /*!< 5 RISCV supervisor time Interrupt                                 */
    MTIME_IRQn = 7, /*!< 7 RISCV machine time Interrupt                                    */
    SEXT_IRQn = 9, /*!< 9 RISCV S-mode external  Interrupt                                */
    MEXT_IRQn = 11, /*!< 11 RISCV M-mode external  Interrupt                               */
    CLIC_SOFT_PEND_IRQn = 12, /*!< 12 RISCV CLIC software pending  Interrupt                         */
# 78 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    /******  BL808 specific Interrupt Numbers **********************************************************************/
    BMX_MCU_BUS_ERR_IRQn = 16 + 0, /*!< bmx mcu bus_err_int Interrupt                                     */
    BMX_MCU_TO_IRQn = 16 + 1, /*!< bmx_timeout_int|mcu_timeout_int Interrupt                         */
    M0_RESERVED2_IRQn = 16 + 2, /*!< reserved Interrupt                                                */
    IPC_M0_IRQn = 16 + 3, /*!< ipc0_m0_irq Interrupt                                             */
    AUDIO_IRQn = 16 + 4, /*!< Audio Interrupt                                                   */
    RF_TOP_INT0_IRQn = 16 + 5, /*!< RF_TOP_INT0 Interrupt                                             */
    RF_TOP_INT1_IRQn = 16 + 6, /*!< RF_TOP_INT1 Interrupt                                             */
    LZ4D_IRQn = 16 + 7, /*!< LZ4 decompressor Interrupt                                        */
    GAUGE_ITF_IRQn = 16 + 8, /*!< gauge_itf_int Interrupt                                           */
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9, /*!< sec_eng_id1 Interrupt                                             */
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10, /*!< sec_eng_id0 Interrupt                                             */
    SEC_ENG_ID1_CDET_IRQn = 16 + 11, /*!< sec_eng_id1_cdet  Interrupt                                       */
    SEC_ENG_ID0_CDET_IRQn = 16 + 12, /*!< sec_eng_id0_cdet Interrupt                                        */
    SF_CTRL_ID1_IRQn = 16 + 13, /*!< sf_ctrl_id1 Interrupt                                             */
    SF_CTRL_ID0_IRQn = 16 + 14, /*!< sf_ctrl_id0 Interrupt                                             */
    DMA0_ALL_IRQn = 16 + 15, /*!< DMA0_INTR_ALL Interrupt                                           */
    DMA1_ALL_IRQn = 16 + 16, /*!< DMA1_INTR_ALL Interrupt                                           */
    SDH_IRQn = 16 + 17, /*!< sdh Interrupt                                                     */
    MM_ALL_IRQn = 16 + 18, /*!< MM System All Interrupt                                           */
    IRTX_IRQn = 16 + 19, /*!< IR TX Interrupt                                                   */
    IRRX_IRQn = 16 + 20, /*!< IR RX Interrupt                                                   */
    USB_IRQn = 16 + 21, /*!< USB  Interrupt                                                    */
    AUPDM_TOUCH_IRQn = 16 + 22, /*!< aupdm_touch_int Interrupt                                         */
    M0_RESERVED23_IRQn = 16 + 23, /*!< reserved Interrupt                                                */
    EMAC_IRQn = 16 + 24, /*!< EMAC  Interrupt                                                   */
    GPADC_DMA_IRQn = 16 + 25, /*!< GPADC_DMA Interrupt                                               */
    EFUSE_IRQn = 16 + 26, /*!< Efuse Interrupt                                                   */
    SPI0_IRQn = 16 + 27, /*!< SPI0  Interrupt                                                   */
    UART0_IRQn = 16 + 28, /*!< UART0 Interrupt                                                   */
    UART1_IRQn = 16 + 29, /*!< UART1 Interrupt                                                   */
    UART2_IRQn = 16 + 30, /*!< UART2 Interrupt                                                   */
    GPIO_DMA_IRQn = 16 + 31, /*!< GPIO DMA Interrupt                                                */
    I2C0_IRQn = 16 + 32, /*!< I2C0  Interrupt                                                   */
    PWM_IRQn = 16 + 33, /*!< PWM Interrupt                                                     */
    IPC_RSVD_IRQn = 16 + 34, /*!< ipc reserved Interrupt                                            */
    IPC_LP_IRQn = 16 + 35, /*!< ipc lp_irq Interrupt                                              */
    TIMER0_CH0_IRQn = 16 + 36, /*!< Timer0 Channel 0 Interrupt                                        */
    TIMER0_CH1_IRQn = 16 + 37, /*!< Timer0 Channel 1 Interrupt                                        */
    TIMER0_WDT_IRQn = 16 + 38, /*!< Timer0 Watch Dog Interrupt                                        */
    I2C1_IRQn = 16 + 39, /*!< I2C1  Interrupt                                                   */
    I2S_IRQn = 16 + 40, /*!< I2S  Interrupt                                                    */
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41, /*!< ana_ocp_out_to_cpu_irq0 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42, /*!< ana_ocp_out_to_cpu_irq1 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_2_IRQn = 16 + 43, /*!< ana_ocp_out_to_cpu_irq2 Interrupt                                 */
    GPIO_INT0_IRQn = 16 + 44, /*!< GPIO Interrupt                                                    */
    DM_IRQn = 16 + 45, /*!< DM Interrupt                                                      */
    BT_IRQn = 16 + 46, /*!< BT Interrupt                                                      */
    M154_REQ_ACK_IRQn = 16 + 47, /*!< M154 req enh ack Interrupt                                        */
    M154_INT_IRQn = 16 + 48, /*!< M154 Interrupt                                                    */
    M154_AES_IRQn = 16 + 49, /*!< m154 aes Interrupt                                                */
    PDS_WAKEUP_IRQn = 16 + 50, /*!< PDS Wakeup Interrupt                                              */
    HBN_OUT0_IRQn = 16 + 51, /*!< Hibernate out 0 Interrupt                                         */
    HBN_OUT1_IRQn = 16 + 52, /*!< Hibernate out 1 Interrupt                                         */
    BOR_IRQn = 16 + 53, /*!< BOR Interrupt                                                     */
    WIFI_IRQn = 16 + 54, /*!< WIFI To CPU Interrupt                                             */
    BZ_PHY_INT_IRQn = 16 + 55, /*!< BZ phy Interrupt                                                  */
    BLE_IRQn = 16 + 56, /*!< BLE Interrupt                                                     */
    MAC_TXRX_TIMER_IRQn = 16 + 57, /*!< MAC Tx Rx Timer Interrupt                                         */
    MAC_TXRX_MISC_IRQn = 16 + 58, /*!< MAC Tx Rx Misc Interrupt                                          */
    MAC_RX_TRG_IRQn = 16 + 59, /*!< MAC Rx Trigger Interrupt                                          */
    MAC_TX_TRG_IRQn = 16 + 60, /*!< MAC tx Trigger Interrupt                                          */
    MAC_GEN_IRQn = 16 + 61, /*!< MAC Gen Interrupt                                                 */
    MAC_PORT_TRG_IRQn = 16 + 62, /*!< MAC Prot Trigger Interrupt                                        */
    WIFI_IPC_PUBLIC_IRQn = 16 + 63, /*!< WIFI Ipc Interrupt                                                */
    IRQn_LAST,
# 217 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
} IRQn_Type;

/* Add following macro definition in order to pass the compilation */

#define BMX_DSP_BUS_ERR_IRQn (IRQn_LAST)
#define D0_RESERVED1_IRQn (IRQn_LAST)
#define D0_RESERVED2_IRQn (IRQn_LAST)
#define UART3_IRQn (IRQn_LAST)
#define I2C2_IRQn (IRQn_LAST)
#define I2C3_IRQn (IRQn_LAST)
#define SPI1_IRQn (IRQn_LAST)
#define D0_RESERVED4_IRQn (IRQn_LAST)
#define D0_RESERVED5_IRQn (IRQn_LAST)
#define SEOF_INT0_IRQn (IRQn_LAST)
#define SEOF_INT1_IRQn (IRQn_LAST)
#define SEOF_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT0_IRQn (IRQn_LAST)
#define DVP2BUS_INT1_IRQn (IRQn_LAST)
#define DVP2BUS_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT3_IRQn (IRQn_LAST)
#define H264_BS_IRQn (IRQn_LAST)
#define H264_FRAME_IRQn (IRQn_LAST)
#define H264_SEQ_DONE_IRQn (IRQn_LAST)
#define MJPEG_IRQn (IRQn_LAST)
#define H264_S_BS_IRQn (IRQn_LAST)
#define H264_S_FRAME_IRQn (IRQn_LAST)
#define H264_S_SEQ_DONE_IRQn (IRQn_LAST)
#define DMA2_INT0_IRQn (IRQn_LAST)
#define DMA2_INT1_IRQn (IRQn_LAST)
#define DMA2_INT2_IRQn (IRQn_LAST)
#define DMA2_INT3_IRQn (IRQn_LAST)
#define DMA2_INT4_IRQn (IRQn_LAST)
#define DMA2_INT5_IRQn (IRQn_LAST)
#define DMA2_INT6_IRQn (IRQn_LAST)
#define DMA2_INT7_IRQn (IRQn_LAST)
#define SDH_MMC1_IRQn (IRQn_LAST)
#define SDH_MMC3_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP1_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP3_IRQn (IRQn_LAST)
#define EMAC2_IRQn (IRQn_LAST)
#define MIPI_CSI_IRQn (IRQn_LAST)
#define IPC_D0_IRQn (IRQn_LAST)
#define APU_IRQn (IRQn_LAST)
#define MJDEC_IRQn (IRQn_LAST)
#define DVP2BUS_INT4_IRQn (IRQn_LAST)
#define DVP2BUS_INT5_IRQn (IRQn_LAST)
#define DVP2BUS_INT6_IRQn (IRQn_LAST)
#define DVP2BUS_INT7_IRQn (IRQn_LAST)
#define DMA2D_INT0_IRQn (IRQn_LAST)
#define DMA2D_INT1_IRQn (IRQn_LAST)
#define DISPLAY_IRQn (IRQn_LAST)
#define SEOF_INT3_IRQn (IRQn_LAST)
#define RESERVED1_IRQn (IRQn_LAST)
#define RESERVED2_IRQn (IRQn_LAST)
#define OSD_IRQn (IRQn_LAST)
#define DBI_IRQn (IRQn_LAST)
#define D0_RESERVED6_IRQn (IRQn_LAST)
#define OSDA_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSDB_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSD_PB_IRQn (IRQn_LAST)
#define D0_RESERVED7_IRQn (IRQn_LAST)
#define MIPI_DSI_IRQn (IRQn_LAST)
#define D0_RESERVED8_IRQn (IRQn_LAST)
#define TIMER1_CH0_IRQn (IRQn_LAST)
#define TIMER1_CH1_IRQn (IRQn_LAST)
#define TIMER1_WDT_IRQn (IRQn_LAST)
#define WL_ALL_IRQn (IRQn_LAST)
#define PDS_IRQn (IRQn_LAST)
# 352 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
/**
 * @brief BL808 Memory Map Definitions
 */
#define BL808_OCRAM_BASE (0x22020000)
#define BL808_OCRAM_END (0x22020000 + 64 * 1024)
#define BL808_OCRAM_CACHEABLE_BASE (0x62020000)
#define BL808_OCRAM_CACHEABLE_END (0x62020000 + 64 * 1024)

#define BL808_WRAM_BASE (0x22030000)
#define BL808_WRAM_END (0x22030000 + 160 * 1024)
#define BL808_WRAM_CACHEABLE_BASE (0x62030000)
#define BL808_WRAM_CACHEABLE_END (0x62030000 + 160 * 1024)

#define BL808_MCU_ALLRAM_BASE (0x22020000)
#define BL808_MCU_ALLRAM_END (0x22020000 + 64 * 1024 + 160 * 1024)
#define BL808_MCU_ALLRAM_CACHEABLE_BASE (0x62020000)
#define BL808_MCU_ALLRAM_CACHEABLE_END (0x62020000 + 64 * 1024 + 160 * 1024)

#define BL808_DRAM_BASE (0x3EF80000)
#define BL808_DRAM_END (0x3EF80000 + 512 * 1024)
#define BL808_DRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_DRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024)

#define BL808_VRAM_BASE (0x3F000000)
#define BL808_VRAM_END (0x3F000000 + 32 * 1024)
#define BL808_VRAM_CACHEABLE_BASE (0x7F000000)
#define BL808_VRAM_CACHEABLE_END (0x7F000000 + 32 * 1024)

#define BL808_MM_ALLRAM_BASE (0x3EF80000)
#define BL808_MM_ALLRAM_END (0x3EF80000 + 512 * 1024 + 32 * 1024)
#define BL808_MM_ALLRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_ALLRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 32 * 1024)

#define BL808_FLASH_XIP_BASE (0x58000000)
#define BL808_FLASH_XIP_END (0x58000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_BASE (0x5C000000)
#define BL808_FLASH2_XIP_END (0x5C000000 + 64 * 1024 * 1024)
#define BL808_FLASH_XIP_REMAP0_BASE (0xD8000000)
#define BL808_FLASH_XIP_REMAP0_END (0xD8000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_REMAP0_BASE (0xDC000000)
#define BL808_FLASH2_XIP_REMAP0_END (0xDC000000 + 64 * 1024 * 1024)

#define BL808_MM_WHOLERAM_BASE (0x3EF80000)
#define BL808_MM_WHOLERAM_END (0x3EF80000 + 512 * 1024 + 96 * 1024)
#define BL808_MM_WHOLERAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_WHOLERAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 96 * 1024)

/*@} end of group Memory_Map_Section */

/* BL808 peripherals base address */
/* WLSYS */
#define GLB_BASE ((uint32_t)0x20000000)
#define MIX_BASE ((uint32_t)0x20001000)
#define GPIP_BASE ((uint32_t)0x20002000)
#define PHY_BASE ((uint32_t)0x20002800)
#define AGC_BASE ((uint32_t)0x20002c00)
#define SEC_DBG_BASE ((uint32_t)0x20003000)
#define SEC_ENG_BASE ((uint32_t)0x20004000)
#define TZ1_BASE ((uint32_t)0x20005000)
#define TZC_SEC_BASE ((uint32_t)0x20005000)
#define TZ2_BASE ((uint32_t)0x20006000)
#define TZC_NSEC_BASE ((uint32_t)0x20006000)
#define EFUSE_BASE ((uint32_t)0x20056000)
#define EF_DATA_BASE ((uint32_t)0x20056000)
#define EF_CTRL_BASE ((uint32_t)0x20056000)
#define CCI_BASE ((uint32_t)0x20008000)
#define MCU_MISC_BASE ((uint32_t)0x20009000)
#define L1C_BASE ((uint32_t)0x20009000)
#define UART0_BASE ((uint32_t)0x2000a000)
#define UART1_BASE ((uint32_t)0x2000a100)
#define SPI0_BASE ((uint32_t)0x2000a200)
#define I2C0_BASE ((uint32_t)0x2000a300)
#define PWM_BASE ((uint32_t)0x2000a400)
#define TIMER0_BASE ((uint32_t)0x2000a500)
#define IR_BASE ((uint32_t)0x2000a600)
#define CKS_BASE ((uint32_t)0x2000a700)
#define IPC0_BASE ((uint32_t)0x2000a800)
#define IPC1_BASE ((uint32_t)0x2000a840)
#define I2C1_BASE ((uint32_t)0x2000a900)
#define UART2_BASE ((uint32_t)0x2000aa00)
#define I2S_BASE ((uint32_t)0x2000ab00)
#define PDM0_BASE ((uint32_t)0x2000a000)
#define LZ4D_BASE ((uint32_t)0x2000ad00)
#define QSPI_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BUF_BASE ((uint32_t)0x2000b600)
#define DMA0_BASE ((uint32_t)0x2000c000)
#define PDS_BASE ((uint32_t)0x2000e000)
#define HBN_BASE ((uint32_t)0x2000f000)
#define AON_BASE ((uint32_t)0x2000f000)
#define EMI_MISC_BASE ((uint32_t)0x20050000)
#define PSRAM_CTRL_BASE ((uint32_t)0x20052000)
#define USB_BASE ((uint32_t)0x20072000)
#define AUDIO_BASE ((uint32_t)0x20055000)
#define SDH_BASE ((uint32_t)0x20060000)
#define EMAC_BASE ((uint32_t)0x20070000)
#define DMA1_BASE ((uint32_t)0x20071000)

/* MMSYS */
#define MM_MISC_BASE ((uint32_t)0x30000000)
#define DMA2_BASE ((uint32_t)0x30001000)
#define UART3_BASE ((uint32_t)0x30002000)
#define I2C2_BASE ((uint32_t)0x30003000)
#define I2C3_BASE ((uint32_t)0x30004000)
#define IPC2_BASE ((uint32_t)0x30005000)
#define DMA2D_BASE ((uint32_t)0x30006000)
#define CLKRST_CTRL_BASE ((uint32_t)0x30007000)
#define MM_GLB_BASE ((uint32_t)0x30007000)
#define SPI1_BASE ((uint32_t)0x30008000)
#define TIMER1_BASE ((uint32_t)0x30009000)
#define PSRAM_UHS_BASE ((uint32_t)0x3000f000)

/* SUBSYS */
#define SUB_MISC_BASE ((uint32_t)0x30010000)
#define SUB_BASE ((uint32_t)0x30011000)
#define DVP0_BASE ((uint32_t)0x30012000)
#define DVP1_BASE ((uint32_t)0x30012100)
#define DVP2_BASE ((uint32_t)0x30012200)
#define DVP3_BASE ((uint32_t)0x30012300)
#define DVP4_BASE ((uint32_t)0x30012400)
#define DVP5_BASE ((uint32_t)0x30012500)
#define DVP6_BASE ((uint32_t)0x30012600)
#define DVP7_BASE ((uint32_t)0x30012700)
#define DVP_TSRC0_BASE ((uint32_t)0x30012800)
#define DVP_TSRC1_BASE ((uint32_t)0x30012900)
#define AXI_CTRL_NR3D_BASE ((uint32_t)0x30012a00)
#define OSD_PROBE_BASE ((uint32_t)0x30012b00)
#define OSD_A_BASE ((uint32_t)0x30013000)
#define OSD_B_BASE ((uint32_t)0x30014000)
#define OSD_DP_BASE ((uint32_t)0x30015000)
#define OSD_BLEND0_OFFSET (0x000)
#define OSD_BLEND1_OFFSET (0x100)
#define OSD_BLEND2_OFFSET (0x200)
#define OSD_BLEND3_OFFSET (0x300)
#define OSD_DRAW_LOW_OFFSET (0x400)
#define OSD_DRAW_HIGH_OFFSET (0x504)
#define MIPI_BASE ((uint32_t)0x3001a000)
#define DBI_BASE ((uint32_t)0x3001b000)
#define DSI_BASE ((uint32_t)0x3001a100)
#define CSI_BASE ((uint32_t)0x3001a000)

/* CODEC_SUBSYS */
#define CODEC_MISC_BASE ((uint32_t)0x30020000)
#define MJPEG_BASE ((uint32_t)0x30021000)
#define VIDEO_BASE ((uint32_t)0x30022000)
#define MJPEG_DEC_BASE ((uint32_t)0x30023000)
#define BL_CNN_BASE ((uint32_t)0x30024000)

#define HBN_RAM_BASE ((uint32_t)0x20010000)

#define RF_BASE ((uint32_t)0x20001000)

typedef enum {
    BL_AHB_MASTER_CPU = 0x00,
    BL_AHB_MASTER_SDU = 0x01,
    BL_AHB_MASTER_SEC = 0x02,
    BL_AHB_MASTER_DMA = 0x03,
    BL_AHB_MASTER_CCI = 0x04,
    BL_AHB_MASTER_WIFI_PLATFORM = 0x05,
    BL_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    BL_AHB_MASTER_WIFI_PHY = 0x07,
    BL_AHB_MASTER_MAX = 0x08,
} BL_AHB_Master_Type;

typedef enum {
    BL_AHB_SLAVE1_GLB = 0x00, //cgen rsvd
    BL_AHB_SLAVE1_RF_TOP = 0x01, //swrst mix
    BL_AHB_SLAVE1_GPIP = 0x02,
    BL_AHB_SLAVE1_SEC_DBG = 0x03,
    BL_AHB_SLAVE1_SEC_ENG = 0x04,
    BL_AHB_SLAVE1_TZ = 0x05, //swrst tz1,cgen tz1+tz2
    BL_AHB_SLAVE1_RSVD6 = 0x06, //swrst tz2,
    BL_AHB_SLAVE1_EF_CTRL = 0x07,
    BL_AHB_SLAVE1_CCI = 0x08, //cgen rsvd
    BL_AHB_SLAVE1_L1C = 0x09, //cgen rsvd
    BL_AHB_SLAVE1_RSVD10 = 0x0A,
    BL_AHB_SLAVE1_SF_CTRL = 0x0B,
    BL_AHB_SLAVE1_DMA = 0x0C,
    BL_AHB_SLAVE1_SDU = 0x0D, //cgen rsvd
    BL_AHB_SLAVE1_PDS = 0x0E, //cgen rsvd
    BL_AHB_SLAVE1_RSVD15 = 0x0F,
    BL_AHB_SLAVE1_UART0 = 0x10,
    BL_AHB_SLAVE1_UART1 = 0x11,
    BL_AHB_SLAVE1_SPI = 0x12,
    BL_AHB_SLAVE1_I2C = 0x13,
    BL_AHB_SLAVE1_PWM = 0x14,
    BL_AHB_SLAVE1_TIMER = 0x15,
    BL_AHB_SLAVE1_IRR = 0x16,
    BL_AHB_SLAVE1_CKS = 0x17,
    BL_AHB_SLAVE1_QDEC = 0x18,
    BL_AHB_SLAVE1_KYS = 0x19,
    BL_AHB_SLAVE1_UART2 = 0x1A,
    BL_AHB_SLAVE1_RSVD27 = 0x1B,
    BL_AHB_SLAVE1_RSVD28 = 0x1C,
    BL_AHB_SLAVE1_RSVD29 = 0x1D,
    BL_AHB_SLAVE1_RSVD30 = 0x1E,
    BL_AHB_SLAVE1_RSVD31 = 0x1F,
    BL_AHB_SLAVE1_MAX = 0x20,
    BL_AHB_SLAVE1_GPADC = 0x21, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_GPDAC = 0x22, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_I2S = 0x23, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_CAM = 0x24, /* not used for cgen and swrst */
} BL_AHB_Slave1_Type;

typedef enum {
    BL_AHB_SLAVE2_RSVD0 = 0x00,
    BL_AHB_SLAVE2_RSVD1 = 0x01,
    BL_AHB_SLAVE2_RSVD2 = 0x02,
    BL_AHB_SLAVE2_RSVD3 = 0x03,
    BL_AHB_SLAVE2_WIFI = 0x04,
    BL_AHB_SLAVE2_RSVD5 = 0x05,
    BL_AHB_SLAVE2_RSVD6 = 0x06,
    BL_AHB_SLAVE2_RSVD7 = 0x07,
    BL_AHB_SLAVE2_BT_BLE = 0x08,
    BL_AHB_SLAVE2_M154 = 0x09,
    BL_AHB_SLAVE2_BT_BLE2 = 0x0A,
    BL_AHB_SLAVE2_M1542 = 0x0B,
    BL_AHB_SLAVE2_RSVD12 = 0x0C,
    BL_AHB_SLAVE2_RSVD13 = 0x0D,
    BL_AHB_SLAVE2_RSVD14 = 0x0E,
    BL_AHB_SLAVE2_RSVD15 = 0x0F,
    BL_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    BL_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    BL_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    BL_AHB_SLAVE2_EXT_USB = 0x13,
    BL_AHB_SLAVE2_EXT_MIX2 = 0x14,
    BL_AHB_SLAVE2_EXT_AUDIO = 0x15,
    BL_AHB_SLAVE2_EXT_SDH = 0x16,
    BL_AHB_SLAVE2_EXT_EMAC = 0x17,
    BL_AHB_SLAVE2_EXT_DMA2 = 0x18,
    BL_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    BL_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    BL_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    BL_AHB_SLAVE2_MAX = 0x1C,
} BL_AHB_Slave2_Type;

typedef enum {
    BL_AHB_SLAVE3_WIFIPLL_240M = 0x00,
    BL_AHB_SLAVE3_CPUPLL_120M = 0x01,
    BL_AHB_SLAVE3_CPUPLL_300M = 0x02,
    BL_AHB_SLAVE3_CPUPLL_600M = 0x03,
    BL_AHB_SLAVE3_MAX = 0x04,
} BL_AHB_Slave3_Type;

typedef enum {
    BL_AHB_SEC_ENG_AES0 = 0,
    BL_AHB_SEC_ENG_AES1,
    BL_AHB_SEC_ENG_SHA0,
    BL_AHB_SEC_ENG_SHA1,
} BL_AHB_Sec_Eng_Type;

typedef enum {
    BL_AHB_DMA0_CH0 = 0,
    BL_AHB_DMA0_CH1,
    BL_AHB_DMA0_CH2,
    BL_AHB_DMA0_CH3,
    BL_AHB_DMA0_CH4,
    BL_AHB_DMA0_CH5,
    BL_AHB_DMA0_CH6,
    BL_AHB_DMA0_CH7,
} BL_AHB_DMA0_CHNL_Type;

typedef enum {
    BL_CORE_MASTER_IBUS_CPU = 0,
    BL_CORE_MASTER_DBUS_CPU,
    BL_CORE_MASTER_BUS_S2F,
    BL_CORE_MASTER_MAX,
} BL_Core_Master_Type;

typedef enum {
    BL_CORE_SLAVE0_DTCM_CPU = 0,
    BL_CORE_SLAVE0_MAX,
} BL_Core_Slave0_Type;

typedef enum {
    BL_CORE_SLAVE1_XIP_CPU = 0,
    BL_CORE_SLAVE1_ITCM_CPU,
    BL_CORE_SLAVE1_ROM,
    BL_CORE_SLAVE1_MAX,
} BL_Core_Slave1_Type;

typedef enum {
    BL_CORE_SLAVE2_F2S = 0,
    BL_CORE_SLAVE2_MAX,
} BL_Core_Slave2_Type;

/**
  * @}
  */
//#include <stdint.h>
// /* ARM CPU include files */
// #ifdef ARCH_ARM
// #ifdef CPU_AP_CM4
// #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
// #endif
// #ifdef CPU_NP_CM0
// #include "core_cm0.h" /* Cortex-M0 processor and core peripherals */
// #endif
// #endif
// /* RISCV CPU include files */
// #ifdef ARCH_RISCV
// #ifdef __GNUC__
// #include <csi_core.h>
// #endif
// #endif
# 40 "../bouffalo_drivers/soc/bl808/std/include/hardware/aon_reg.h" 2

/* 0x800 : aon */
#define AON_OFFSET (0x800)
#define AON_RESV AON_RESV
#define AON_RESV_POS (0U)
#define AON_RESV_LEN (8U)
#define AON_RESV_MSK (((1U << AON_RESV_LEN) - 1) << AON_RESV_POS)
#define AON_RESV_UMSK (~(((1U << AON_RESV_LEN) - 1) << AON_RESV_POS))
#define AON_PU_AON_DC_TBUF AON_PU_AON_DC_TBUF
#define AON_PU_AON_DC_TBUF_POS (12U)
#define AON_PU_AON_DC_TBUF_LEN (1U)
#define AON_PU_AON_DC_TBUF_MSK (((1U << AON_PU_AON_DC_TBUF_LEN) - 1) << AON_PU_AON_DC_TBUF_POS)
#define AON_PU_AON_DC_TBUF_UMSK (~(((1U << AON_PU_AON_DC_TBUF_LEN) - 1) << AON_PU_AON_DC_TBUF_POS))
#define AON_LDO11_RT_PULLDOWN AON_LDO11_RT_PULLDOWN
#define AON_LDO11_RT_PULLDOWN_POS (20U)
#define AON_LDO11_RT_PULLDOWN_LEN (1U)
#define AON_LDO11_RT_PULLDOWN_MSK (((1U << AON_LDO11_RT_PULLDOWN_LEN) - 1) << AON_LDO11_RT_PULLDOWN_POS)
#define AON_LDO11_RT_PULLDOWN_UMSK (~(((1U << AON_LDO11_RT_PULLDOWN_LEN) - 1) << AON_LDO11_RT_PULLDOWN_POS))
#define AON_LDO11_RT_PULLDOWN_SEL AON_LDO11_RT_PULLDOWN_SEL
#define AON_LDO11_RT_PULLDOWN_SEL_POS (21U)
#define AON_LDO11_RT_PULLDOWN_SEL_LEN (1U)
#define AON_LDO11_RT_PULLDOWN_SEL_MSK (((1U << AON_LDO11_RT_PULLDOWN_SEL_LEN) - 1) << AON_LDO11_RT_PULLDOWN_SEL_POS)
#define AON_LDO11_RT_PULLDOWN_SEL_UMSK (~(((1U << AON_LDO11_RT_PULLDOWN_SEL_LEN) - 1) << AON_LDO11_RT_PULLDOWN_SEL_POS))
#define AON_SW_PU_LDO11_RT AON_SW_PU_LDO11_RT
#define AON_SW_PU_LDO11_RT_POS (22U)
#define AON_SW_PU_LDO11_RT_LEN (1U)
#define AON_SW_PU_LDO11_RT_MSK (((1U << AON_SW_PU_LDO11_RT_LEN) - 1) << AON_SW_PU_LDO11_RT_POS)
#define AON_SW_PU_LDO11_RT_UMSK (~(((1U << AON_SW_PU_LDO11_RT_LEN) - 1) << AON_SW_PU_LDO11_RT_POS))

/* 0x804 : aon_common */
#define AON_COMMON_OFFSET (0x804)
#define AON_TMUX_AON AON_TMUX_AON
#define AON_TMUX_AON_POS (0U)
#define AON_TMUX_AON_LEN (3U)
#define AON_TMUX_AON_MSK (((1U << AON_TMUX_AON_LEN) - 1) << AON_TMUX_AON_POS)
#define AON_TMUX_AON_UMSK (~(((1U << AON_TMUX_AON_LEN) - 1) << AON_TMUX_AON_POS))
#define AON_PMIP_DC_TP_OUT_EN_AON AON_PMIP_DC_TP_OUT_EN_AON
#define AON_PMIP_DC_TP_OUT_EN_AON_POS (3U)
#define AON_PMIP_DC_TP_OUT_EN_AON_LEN (1U)
#define AON_PMIP_DC_TP_OUT_EN_AON_MSK (((1U << AON_PMIP_DC_TP_OUT_EN_AON_LEN) - 1) << AON_PMIP_DC_TP_OUT_EN_AON_POS)
#define AON_PMIP_DC_TP_OUT_EN_AON_UMSK (~(((1U << AON_PMIP_DC_TP_OUT_EN_AON_LEN) - 1) << AON_PMIP_DC_TP_OUT_EN_AON_POS))
#define AON_TEN_BG_SYS_AON AON_TEN_BG_SYS_AON
#define AON_TEN_BG_SYS_AON_POS (4U)
#define AON_TEN_BG_SYS_AON_LEN (1U)
#define AON_TEN_BG_SYS_AON_MSK (((1U << AON_TEN_BG_SYS_AON_LEN) - 1) << AON_TEN_BG_SYS_AON_POS)
#define AON_TEN_BG_SYS_AON_UMSK (~(((1U << AON_TEN_BG_SYS_AON_LEN) - 1) << AON_TEN_BG_SYS_AON_POS))
#define AON_TEN_DCDC11_0_AON AON_TEN_DCDC11_0_AON
#define AON_TEN_DCDC11_0_AON_POS (5U)
#define AON_TEN_DCDC11_0_AON_LEN (1U)
#define AON_TEN_DCDC11_0_AON_MSK (((1U << AON_TEN_DCDC11_0_AON_LEN) - 1) << AON_TEN_DCDC11_0_AON_POS)
#define AON_TEN_DCDC11_0_AON_UMSK (~(((1U << AON_TEN_DCDC11_0_AON_LEN) - 1) << AON_TEN_DCDC11_0_AON_POS))
#define AON_TEN_DCDC11_1_AON AON_TEN_DCDC11_1_AON
#define AON_TEN_DCDC11_1_AON_POS (6U)
#define AON_TEN_DCDC11_1_AON_LEN (1U)
#define AON_TEN_DCDC11_1_AON_MSK (((1U << AON_TEN_DCDC11_1_AON_LEN) - 1) << AON_TEN_DCDC11_1_AON_POS)
#define AON_TEN_DCDC11_1_AON_UMSK (~(((1U << AON_TEN_DCDC11_1_AON_LEN) - 1) << AON_TEN_DCDC11_1_AON_POS))
#define AON_TEN_DCDC18_0_AON AON_TEN_DCDC18_0_AON
#define AON_TEN_DCDC18_0_AON_POS (7U)
#define AON_TEN_DCDC18_0_AON_LEN (1U)
#define AON_TEN_DCDC18_0_AON_MSK (((1U << AON_TEN_DCDC18_0_AON_LEN) - 1) << AON_TEN_DCDC18_0_AON_POS)
#define AON_TEN_DCDC18_0_AON_UMSK (~(((1U << AON_TEN_DCDC18_0_AON_LEN) - 1) << AON_TEN_DCDC18_0_AON_POS))
#define AON_TEN_DCDC18_1_AON AON_TEN_DCDC18_1_AON
#define AON_TEN_DCDC18_1_AON_POS (8U)
#define AON_TEN_DCDC18_1_AON_LEN (1U)
#define AON_TEN_DCDC18_1_AON_MSK (((1U << AON_TEN_DCDC18_1_AON_LEN) - 1) << AON_TEN_DCDC18_1_AON_POS)
#define AON_TEN_DCDC18_1_AON_UMSK (~(((1U << AON_TEN_DCDC18_1_AON_LEN) - 1) << AON_TEN_DCDC18_1_AON_POS))
#define AON_TEN_LDO12UHS AON_TEN_LDO12UHS
#define AON_TEN_LDO12UHS_POS (9U)
#define AON_TEN_LDO12UHS_LEN (1U)
#define AON_TEN_LDO12UHS_MSK (((1U << AON_TEN_LDO12UHS_LEN) - 1) << AON_TEN_LDO12UHS_POS)
#define AON_TEN_LDO12UHS_UMSK (~(((1U << AON_TEN_LDO12UHS_LEN) - 1) << AON_TEN_LDO12UHS_POS))
#define AON_TEN_LDO18FLASH AON_TEN_LDO18FLASH
#define AON_TEN_LDO18FLASH_POS (10U)
#define AON_TEN_LDO18FLASH_LEN (1U)
#define AON_TEN_LDO18FLASH_MSK (((1U << AON_TEN_LDO18FLASH_LEN) - 1) << AON_TEN_LDO18FLASH_POS)
#define AON_TEN_LDO18FLASH_UMSK (~(((1U << AON_TEN_LDO18FLASH_LEN) - 1) << AON_TEN_LDO18FLASH_POS))
#define AON_TEN_LDO15CIS AON_TEN_LDO15CIS
#define AON_TEN_LDO15CIS_POS (11U)
#define AON_TEN_LDO15CIS_LEN (1U)
#define AON_TEN_LDO15CIS_MSK (((1U << AON_TEN_LDO15CIS_LEN) - 1) << AON_TEN_LDO15CIS_POS)
#define AON_TEN_LDO15CIS_UMSK (~(((1U << AON_TEN_LDO15CIS_LEN) - 1) << AON_TEN_LDO15CIS_POS))
#define AON_TEN_LDO18IO_AON AON_TEN_LDO18IO_AON
#define AON_TEN_LDO18IO_AON_POS (12U)
#define AON_TEN_LDO18IO_AON_LEN (1U)
#define AON_TEN_LDO18IO_AON_MSK (((1U << AON_TEN_LDO18IO_AON_LEN) - 1) << AON_TEN_LDO18IO_AON_POS)
#define AON_TEN_LDO18IO_AON_UMSK (~(((1U << AON_TEN_LDO18IO_AON_LEN) - 1) << AON_TEN_LDO18IO_AON_POS))
#define AON_TEN_LDO28CIS AON_TEN_LDO28CIS
#define AON_TEN_LDO28CIS_POS (13U)
#define AON_TEN_LDO28CIS_LEN (1U)
#define AON_TEN_LDO28CIS_MSK (((1U << AON_TEN_LDO28CIS_LEN) - 1) << AON_TEN_LDO28CIS_POS)
#define AON_TEN_LDO28CIS_UMSK (~(((1U << AON_TEN_LDO28CIS_LEN) - 1) << AON_TEN_LDO28CIS_POS))
#define AON_TEN_RC32M AON_TEN_RC32M
#define AON_TEN_RC32M_POS (14U)
#define AON_TEN_RC32M_LEN (1U)
#define AON_TEN_RC32M_MSK (((1U << AON_TEN_RC32M_LEN) - 1) << AON_TEN_RC32M_POS)
#define AON_TEN_RC32M_UMSK (~(((1U << AON_TEN_RC32M_LEN) - 1) << AON_TEN_RC32M_POS))
#define AON_TEN_LDO15RF_AON AON_TEN_LDO15RF_AON
#define AON_TEN_LDO15RF_AON_POS (16U)
#define AON_TEN_LDO15RF_AON_LEN (1U)
#define AON_TEN_LDO15RF_AON_MSK (((1U << AON_TEN_LDO15RF_AON_LEN) - 1) << AON_TEN_LDO15RF_AON_POS)
#define AON_TEN_LDO15RF_AON_UMSK (~(((1U << AON_TEN_LDO15RF_AON_LEN) - 1) << AON_TEN_LDO15RF_AON_POS))
#define AON_TEN_XTAL_AON AON_TEN_XTAL_AON
#define AON_TEN_XTAL_AON_POS (17U)
#define AON_TEN_XTAL_AON_LEN (1U)
#define AON_TEN_XTAL_AON_MSK (((1U << AON_TEN_XTAL_AON_LEN) - 1) << AON_TEN_XTAL_AON_POS)
#define AON_TEN_XTAL_AON_UMSK (~(((1U << AON_TEN_XTAL_AON_LEN) - 1) << AON_TEN_XTAL_AON_POS))
#define AON_DTEN_XTAL_AON AON_DTEN_XTAL_AON
#define AON_DTEN_XTAL_AON_POS (18U)
#define AON_DTEN_XTAL_AON_LEN (1U)
#define AON_DTEN_XTAL_AON_MSK (((1U << AON_DTEN_XTAL_AON_LEN) - 1) << AON_DTEN_XTAL_AON_POS)
#define AON_DTEN_XTAL_AON_UMSK (~(((1U << AON_DTEN_XTAL_AON_LEN) - 1) << AON_DTEN_XTAL_AON_POS))
#define AON_TEN_MBG_AON AON_TEN_MBG_AON
#define AON_TEN_MBG_AON_POS (19U)
#define AON_TEN_MBG_AON_LEN (1U)
#define AON_TEN_MBG_AON_MSK (((1U << AON_TEN_MBG_AON_LEN) - 1) << AON_TEN_MBG_AON_POS)
#define AON_TEN_MBG_AON_UMSK (~(((1U << AON_TEN_MBG_AON_LEN) - 1) << AON_TEN_MBG_AON_POS))
#define AON_TEN_CIP_MISC_AON AON_TEN_CIP_MISC_AON
#define AON_TEN_CIP_MISC_AON_POS (20U)
#define AON_TEN_CIP_MISC_AON_LEN (1U)
#define AON_TEN_CIP_MISC_AON_MSK (((1U << AON_TEN_CIP_MISC_AON_LEN) - 1) << AON_TEN_CIP_MISC_AON_POS)
#define AON_TEN_CIP_MISC_AON_UMSK (~(((1U << AON_TEN_CIP_MISC_AON_LEN) - 1) << AON_TEN_CIP_MISC_AON_POS))
#define AON_TEN_AON AON_TEN_AON
#define AON_TEN_AON_POS (21U)
#define AON_TEN_AON_LEN (1U)
#define AON_TEN_AON_MSK (((1U << AON_TEN_AON_LEN) - 1) << AON_TEN_AON_POS)
#define AON_TEN_AON_UMSK (~(((1U << AON_TEN_AON_LEN) - 1) << AON_TEN_AON_POS))

/* 0x808 : aon_misc */
#define AON_MISC_OFFSET (0x808)
#define AON_SW_SOC_EN_AON AON_SW_SOC_EN_AON
#define AON_SW_SOC_EN_AON_POS (0U)
#define AON_SW_SOC_EN_AON_LEN (1U)
#define AON_SW_SOC_EN_AON_MSK (((1U << AON_SW_SOC_EN_AON_LEN) - 1) << AON_SW_SOC_EN_AON_POS)
#define AON_SW_SOC_EN_AON_UMSK (~(((1U << AON_SW_SOC_EN_AON_LEN) - 1) << AON_SW_SOC_EN_AON_POS))
#define AON_SW_WB_EN_AON AON_SW_WB_EN_AON
#define AON_SW_WB_EN_AON_POS (1U)
#define AON_SW_WB_EN_AON_LEN (1U)
#define AON_SW_WB_EN_AON_MSK (((1U << AON_SW_WB_EN_AON_LEN) - 1) << AON_SW_WB_EN_AON_POS)
#define AON_SW_WB_EN_AON_UMSK (~(((1U << AON_SW_WB_EN_AON_LEN) - 1) << AON_SW_WB_EN_AON_POS))

/* 0x810 : bg_sys_top */
#define AON_BG_SYS_TOP_OFFSET (0x810)
#define AON_PU_BG_SYS_AON AON_PU_BG_SYS_AON
#define AON_PU_BG_SYS_AON_POS (0U)
#define AON_PU_BG_SYS_AON_LEN (1U)
#define AON_PU_BG_SYS_AON_MSK (((1U << AON_PU_BG_SYS_AON_LEN) - 1) << AON_PU_BG_SYS_AON_POS)
#define AON_PU_BG_SYS_AON_UMSK (~(((1U << AON_PU_BG_SYS_AON_LEN) - 1) << AON_PU_BG_SYS_AON_POS))
#define AON_ISTART_CTRL_AON AON_ISTART_CTRL_AON
#define AON_ISTART_CTRL_AON_POS (1U)
#define AON_ISTART_CTRL_AON_LEN (1U)
#define AON_ISTART_CTRL_AON_MSK (((1U << AON_ISTART_CTRL_AON_LEN) - 1) << AON_ISTART_CTRL_AON_POS)
#define AON_ISTART_CTRL_AON_UMSK (~(((1U << AON_ISTART_CTRL_AON_LEN) - 1) << AON_ISTART_CTRL_AON_POS))

/* 0x814 : dcdc_top_0 */
#define AON_DCDC_TOP_0_OFFSET (0x814)
#define AON_DCDC11_SSTART_TIME_AON AON_DCDC11_SSTART_TIME_AON
#define AON_DCDC11_SSTART_TIME_AON_POS (0U)
#define AON_DCDC11_SSTART_TIME_AON_LEN (2U)
#define AON_DCDC11_SSTART_TIME_AON_MSK (((1U << AON_DCDC11_SSTART_TIME_AON_LEN) - 1) << AON_DCDC11_SSTART_TIME_AON_POS)
#define AON_DCDC11_SSTART_TIME_AON_UMSK (~(((1U << AON_DCDC11_SSTART_TIME_AON_LEN) - 1) << AON_DCDC11_SSTART_TIME_AON_POS))
#define AON_DCDC11_STBY_LP_CUR_AON AON_DCDC11_STBY_LP_CUR_AON
#define AON_DCDC11_STBY_LP_CUR_AON_POS (4U)
#define AON_DCDC11_STBY_LP_CUR_AON_LEN (3U)
#define AON_DCDC11_STBY_LP_CUR_AON_MSK (((1U << AON_DCDC11_STBY_LP_CUR_AON_LEN) - 1) << AON_DCDC11_STBY_LP_CUR_AON_POS)
#define AON_DCDC11_STBY_LP_CUR_AON_UMSK (~(((1U << AON_DCDC11_STBY_LP_CUR_AON_LEN) - 1) << AON_DCDC11_STBY_LP_CUR_AON_POS))
#define AON_DCDC11_VC_CLAMP_VTH_AON AON_DCDC11_VC_CLAMP_VTH_AON
#define AON_DCDC11_VC_CLAMP_VTH_AON_POS (8U)
#define AON_DCDC11_VC_CLAMP_VTH_AON_LEN (3U)
#define AON_DCDC11_VC_CLAMP_VTH_AON_MSK (((1U << AON_DCDC11_VC_CLAMP_VTH_AON_LEN) - 1) << AON_DCDC11_VC_CLAMP_VTH_AON_POS)
#define AON_DCDC11_VC_CLAMP_VTH_AON_UMSK (~(((1U << AON_DCDC11_VC_CLAMP_VTH_AON_LEN) - 1) << AON_DCDC11_VC_CLAMP_VTH_AON_POS))
#define AON_DCDC11_VOUT_SEL_AON AON_DCDC11_VOUT_SEL_AON
#define AON_DCDC11_VOUT_SEL_AON_POS (11U)
#define AON_DCDC11_VOUT_SEL_AON_LEN (5U)
#define AON_DCDC11_VOUT_SEL_AON_MSK (((1U << AON_DCDC11_VOUT_SEL_AON_LEN) - 1) << AON_DCDC11_VOUT_SEL_AON_POS)
#define AON_DCDC11_VOUT_SEL_AON_UMSK (~(((1U << AON_DCDC11_VOUT_SEL_AON_LEN) - 1) << AON_DCDC11_VOUT_SEL_AON_POS))
#define AON_DCDC11_VOUT_TRIM_AON AON_DCDC11_VOUT_TRIM_AON
#define AON_DCDC11_VOUT_TRIM_AON_POS (16U)
#define AON_DCDC11_VOUT_TRIM_AON_LEN (4U)
#define AON_DCDC11_VOUT_TRIM_AON_MSK (((1U << AON_DCDC11_VOUT_TRIM_AON_LEN) - 1) << AON_DCDC11_VOUT_TRIM_AON_POS)
#define AON_DCDC11_VOUT_TRIM_AON_UMSK (~(((1U << AON_DCDC11_VOUT_TRIM_AON_LEN) - 1) << AON_DCDC11_VOUT_TRIM_AON_POS))
#define AON_DCDC11_VPFM_AON AON_DCDC11_VPFM_AON
#define AON_DCDC11_VPFM_AON_POS (20U)
#define AON_DCDC11_VPFM_AON_LEN (4U)
#define AON_DCDC11_VPFM_AON_MSK (((1U << AON_DCDC11_VPFM_AON_LEN) - 1) << AON_DCDC11_VPFM_AON_POS)
#define AON_DCDC11_VPFM_AON_UMSK (~(((1U << AON_DCDC11_VPFM_AON_LEN) - 1) << AON_DCDC11_VPFM_AON_POS))
#define AON_DCDC11_ZVS_TD_OPT_AON AON_DCDC11_ZVS_TD_OPT_AON
#define AON_DCDC11_ZVS_TD_OPT_AON_POS (24U)
#define AON_DCDC11_ZVS_TD_OPT_AON_LEN (3U)
#define AON_DCDC11_ZVS_TD_OPT_AON_MSK (((1U << AON_DCDC11_ZVS_TD_OPT_AON_LEN) - 1) << AON_DCDC11_ZVS_TD_OPT_AON_POS)
#define AON_DCDC11_ZVS_TD_OPT_AON_UMSK (~(((1U << AON_DCDC11_ZVS_TD_OPT_AON_LEN) - 1) << AON_DCDC11_ZVS_TD_OPT_AON_POS))
#define AON_DCDC11_VSTBY_AON AON_DCDC11_VSTBY_AON
#define AON_DCDC11_VSTBY_AON_POS (28U)
#define AON_DCDC11_VSTBY_AON_LEN (2U)
#define AON_DCDC11_VSTBY_AON_MSK (((1U << AON_DCDC11_VSTBY_AON_LEN) - 1) << AON_DCDC11_VSTBY_AON_POS)
#define AON_DCDC11_VSTBY_AON_UMSK (~(((1U << AON_DCDC11_VSTBY_AON_LEN) - 1) << AON_DCDC11_VSTBY_AON_POS))

/* 0x818 : dcdc_top_1 */
#define AON_DCDC_TOP_1_OFFSET (0x818)
#define AON_DCDC11_NONOVERLAP_TD_AON AON_DCDC11_NONOVERLAP_TD_AON
#define AON_DCDC11_NONOVERLAP_TD_AON_POS (0U)
#define AON_DCDC11_NONOVERLAP_TD_AON_LEN (5U)
#define AON_DCDC11_NONOVERLAP_TD_AON_MSK (((1U << AON_DCDC11_NONOVERLAP_TD_AON_LEN) - 1) << AON_DCDC11_NONOVERLAP_TD_AON_POS)
#define AON_DCDC11_NONOVERLAP_TD_AON_UMSK (~(((1U << AON_DCDC11_NONOVERLAP_TD_AON_LEN) - 1) << AON_DCDC11_NONOVERLAP_TD_AON_POS))
#define AON_DCDC11_OCP_OUT_AON AON_DCDC11_OCP_OUT_AON
#define AON_DCDC11_OCP_OUT_AON_POS (5U)
#define AON_DCDC11_OCP_OUT_AON_LEN (1U)
#define AON_DCDC11_OCP_OUT_AON_MSK (((1U << AON_DCDC11_OCP_OUT_AON_LEN) - 1) << AON_DCDC11_OCP_OUT_AON_POS)
#define AON_DCDC11_OCP_OUT_AON_UMSK (~(((1U << AON_DCDC11_OCP_OUT_AON_LEN) - 1) << AON_DCDC11_OCP_OUT_AON_POS))
#define AON_DCDC11_OCP_RST_AON AON_DCDC11_OCP_RST_AON
#define AON_DCDC11_OCP_RST_AON_POS (6U)
#define AON_DCDC11_OCP_RST_AON_LEN (1U)
#define AON_DCDC11_OCP_RST_AON_MSK (((1U << AON_DCDC11_OCP_RST_AON_LEN) - 1) << AON_DCDC11_OCP_RST_AON_POS)
#define AON_DCDC11_OCP_RST_AON_UMSK (~(((1U << AON_DCDC11_OCP_RST_AON_LEN) - 1) << AON_DCDC11_OCP_RST_AON_POS))
#define AON_DCDC11_OCP_VTH_AON AON_DCDC11_OCP_VTH_AON
#define AON_DCDC11_OCP_VTH_AON_POS (8U)
#define AON_DCDC11_OCP_VTH_AON_LEN (3U)
#define AON_DCDC11_OCP_VTH_AON_MSK (((1U << AON_DCDC11_OCP_VTH_AON_LEN) - 1) << AON_DCDC11_OCP_VTH_AON_POS)
#define AON_DCDC11_OCP_VTH_AON_UMSK (~(((1U << AON_DCDC11_OCP_VTH_AON_LEN) - 1) << AON_DCDC11_OCP_VTH_AON_POS))
#define AON_DCDC11_OSC_2M_MODE_AON AON_DCDC11_OSC_2M_MODE_AON
#define AON_DCDC11_OSC_2M_MODE_AON_POS (11U)
#define AON_DCDC11_OSC_2M_MODE_AON_LEN (1U)
#define AON_DCDC11_OSC_2M_MODE_AON_MSK (((1U << AON_DCDC11_OSC_2M_MODE_AON_LEN) - 1) << AON_DCDC11_OSC_2M_MODE_AON_POS)
#define AON_DCDC11_OSC_2M_MODE_AON_UMSK (~(((1U << AON_DCDC11_OSC_2M_MODE_AON_LEN) - 1) << AON_DCDC11_OSC_2M_MODE_AON_POS))
#define AON_DCDC11_OSC_FREQ_TRIM_AON AON_DCDC11_OSC_FREQ_TRIM_AON
#define AON_DCDC11_OSC_FREQ_TRIM_AON_POS (12U)
#define AON_DCDC11_OSC_FREQ_TRIM_AON_LEN (4U)
#define AON_DCDC11_OSC_FREQ_TRIM_AON_MSK (((1U << AON_DCDC11_OSC_FREQ_TRIM_AON_LEN) - 1) << AON_DCDC11_OSC_FREQ_TRIM_AON_POS)
#define AON_DCDC11_OSC_FREQ_TRIM_AON_UMSK (~(((1U << AON_DCDC11_OSC_FREQ_TRIM_AON_LEN) - 1) << AON_DCDC11_OSC_FREQ_TRIM_AON_POS))
#define AON_DCDC11_PULLDOWN_AON AON_DCDC11_PULLDOWN_AON
#define AON_DCDC11_PULLDOWN_AON_POS (16U)
#define AON_DCDC11_PULLDOWN_AON_LEN (1U)
#define AON_DCDC11_PULLDOWN_AON_MSK (((1U << AON_DCDC11_PULLDOWN_AON_LEN) - 1) << AON_DCDC11_PULLDOWN_AON_POS)
#define AON_DCDC11_PULLDOWN_AON_UMSK (~(((1U << AON_DCDC11_PULLDOWN_AON_LEN) - 1) << AON_DCDC11_PULLDOWN_AON_POS))
#define AON_DCDC11_RC_SEL_AON AON_DCDC11_RC_SEL_AON
#define AON_DCDC11_RC_SEL_AON_POS (20U)
#define AON_DCDC11_RC_SEL_AON_LEN (4U)
#define AON_DCDC11_RC_SEL_AON_MSK (((1U << AON_DCDC11_RC_SEL_AON_LEN) - 1) << AON_DCDC11_RC_SEL_AON_POS)
#define AON_DCDC11_RC_SEL_AON_UMSK (~(((1U << AON_DCDC11_RC_SEL_AON_LEN) - 1) << AON_DCDC11_RC_SEL_AON_POS))
#define AON_DCDC11_RDY_AON AON_DCDC11_RDY_AON
#define AON_DCDC11_RDY_AON_POS (24U)
#define AON_DCDC11_RDY_AON_LEN (1U)
#define AON_DCDC11_RDY_AON_MSK (((1U << AON_DCDC11_RDY_AON_LEN) - 1) << AON_DCDC11_RDY_AON_POS)
#define AON_DCDC11_RDY_AON_UMSK (~(((1U << AON_DCDC11_RDY_AON_LEN) - 1) << AON_DCDC11_RDY_AON_POS))
#define AON_DCDC11_SLOPE_CURR_SEL_AON AON_DCDC11_SLOPE_CURR_SEL_AON
#define AON_DCDC11_SLOPE_CURR_SEL_AON_POS (26U)
#define AON_DCDC11_SLOPE_CURR_SEL_AON_LEN (5U)
#define AON_DCDC11_SLOPE_CURR_SEL_AON_MSK (((1U << AON_DCDC11_SLOPE_CURR_SEL_AON_LEN) - 1) << AON_DCDC11_SLOPE_CURR_SEL_AON_POS)
#define AON_DCDC11_SLOPE_CURR_SEL_AON_UMSK (~(((1U << AON_DCDC11_SLOPE_CURR_SEL_AON_LEN) - 1) << AON_DCDC11_SLOPE_CURR_SEL_AON_POS))

/* 0x81C : ldo11soc_and_dctest */
#define AON_LDO11SOC_AND_DCTEST_OFFSET (0x81C)
#define AON_DCDC11_CFB_SEL_AON AON_DCDC11_CFB_SEL_AON
#define AON_DCDC11_CFB_SEL_AON_POS (4U)
#define AON_DCDC11_CFB_SEL_AON_LEN (4U)
#define AON_DCDC11_CFB_SEL_AON_MSK (((1U << AON_DCDC11_CFB_SEL_AON_LEN) - 1) << AON_DCDC11_CFB_SEL_AON_POS)
#define AON_DCDC11_CFB_SEL_AON_UMSK (~(((1U << AON_DCDC11_CFB_SEL_AON_LEN) - 1) << AON_DCDC11_CFB_SEL_AON_POS))
#define AON_DCDC11_CHF_SEL_AON AON_DCDC11_CHF_SEL_AON
#define AON_DCDC11_CHF_SEL_AON_POS (8U)
#define AON_DCDC11_CHF_SEL_AON_LEN (4U)
#define AON_DCDC11_CHF_SEL_AON_MSK (((1U << AON_DCDC11_CHF_SEL_AON_LEN) - 1) << AON_DCDC11_CHF_SEL_AON_POS)
#define AON_DCDC11_CHF_SEL_AON_UMSK (~(((1U << AON_DCDC11_CHF_SEL_AON_LEN) - 1) << AON_DCDC11_CHF_SEL_AON_POS))
#define AON_DCDC11_COMP_GM_SEL_AON AON_DCDC11_COMP_GM_SEL_AON
#define AON_DCDC11_COMP_GM_SEL_AON_POS (12U)
#define AON_DCDC11_COMP_GM_SEL_AON_LEN (3U)
#define AON_DCDC11_COMP_GM_SEL_AON_MSK (((1U << AON_DCDC11_COMP_GM_SEL_AON_LEN) - 1) << AON_DCDC11_COMP_GM_SEL_AON_POS)
#define AON_DCDC11_COMP_GM_SEL_AON_UMSK (~(((1U << AON_DCDC11_COMP_GM_SEL_AON_LEN) - 1) << AON_DCDC11_COMP_GM_SEL_AON_POS))
#define AON_DCDC11_CS_DELAY_AON AON_DCDC11_CS_DELAY_AON
#define AON_DCDC11_CS_DELAY_AON_POS (16U)
#define AON_DCDC11_CS_DELAY_AON_LEN (3U)
#define AON_DCDC11_CS_DELAY_AON_MSK (((1U << AON_DCDC11_CS_DELAY_AON_LEN) - 1) << AON_DCDC11_CS_DELAY_AON_POS)
#define AON_DCDC11_CS_DELAY_AON_UMSK (~(((1U << AON_DCDC11_CS_DELAY_AON_LEN) - 1) << AON_DCDC11_CS_DELAY_AON_POS))
#define AON_DCDC11_DRV_SR_AON AON_DCDC11_DRV_SR_AON
#define AON_DCDC11_DRV_SR_AON_POS (20U)
#define AON_DCDC11_DRV_SR_AON_LEN (2U)
#define AON_DCDC11_DRV_SR_AON_MSK (((1U << AON_DCDC11_DRV_SR_AON_LEN) - 1) << AON_DCDC11_DRV_SR_AON_POS)
#define AON_DCDC11_DRV_SR_AON_UMSK (~(((1U << AON_DCDC11_DRV_SR_AON_LEN) - 1) << AON_DCDC11_DRV_SR_AON_POS))
#define AON_DCDC11_EN_ANTIRING_AON AON_DCDC11_EN_ANTIRING_AON
#define AON_DCDC11_EN_ANTIRING_AON_POS (22U)
#define AON_DCDC11_EN_ANTIRING_AON_LEN (1U)
#define AON_DCDC11_EN_ANTIRING_AON_MSK (((1U << AON_DCDC11_EN_ANTIRING_AON_LEN) - 1) << AON_DCDC11_EN_ANTIRING_AON_POS)
#define AON_DCDC11_EN_ANTIRING_AON_UMSK (~(((1U << AON_DCDC11_EN_ANTIRING_AON_LEN) - 1) << AON_DCDC11_EN_ANTIRING_AON_POS))
#define AON_DCDC11_EN_OSC_INHIBIT_T2_AON AON_DCDC11_EN_OSC_INHIBIT_T2_AON
#define AON_DCDC11_EN_OSC_INHIBIT_T2_AON_POS (23U)
#define AON_DCDC11_EN_OSC_INHIBIT_T2_AON_LEN (1U)
#define AON_DCDC11_EN_OSC_INHIBIT_T2_AON_MSK (((1U << AON_DCDC11_EN_OSC_INHIBIT_T2_AON_LEN) - 1) << AON_DCDC11_EN_OSC_INHIBIT_T2_AON_POS)
#define AON_DCDC11_EN_OSC_INHIBIT_T2_AON_UMSK (~(((1U << AON_DCDC11_EN_OSC_INHIBIT_T2_AON_LEN) - 1) << AON_DCDC11_EN_OSC_INHIBIT_T2_AON_POS))
#define AON_DCDC11_EN_SLOW_OSC_AON AON_DCDC11_EN_SLOW_OSC_AON
#define AON_DCDC11_EN_SLOW_OSC_AON_POS (24U)
#define AON_DCDC11_EN_SLOW_OSC_AON_LEN (1U)
#define AON_DCDC11_EN_SLOW_OSC_AON_MSK (((1U << AON_DCDC11_EN_SLOW_OSC_AON_LEN) - 1) << AON_DCDC11_EN_SLOW_OSC_AON_POS)
#define AON_DCDC11_EN_SLOW_OSC_AON_UMSK (~(((1U << AON_DCDC11_EN_SLOW_OSC_AON_LEN) - 1) << AON_DCDC11_EN_SLOW_OSC_AON_POS))
#define AON_DCDC11_EN_STBY_LP_AON AON_DCDC11_EN_STBY_LP_AON
#define AON_DCDC11_EN_STBY_LP_AON_POS (25U)
#define AON_DCDC11_EN_STBY_LP_AON_LEN (1U)
#define AON_DCDC11_EN_STBY_LP_AON_MSK (((1U << AON_DCDC11_EN_STBY_LP_AON_LEN) - 1) << AON_DCDC11_EN_STBY_LP_AON_POS)
#define AON_DCDC11_EN_STBY_LP_AON_UMSK (~(((1U << AON_DCDC11_EN_STBY_LP_AON_LEN) - 1) << AON_DCDC11_EN_STBY_LP_AON_POS))
#define AON_DCDC11_EN_STOP_OSC_AON AON_DCDC11_EN_STOP_OSC_AON
#define AON_DCDC11_EN_STOP_OSC_AON_POS (26U)
#define AON_DCDC11_EN_STOP_OSC_AON_LEN (1U)
#define AON_DCDC11_EN_STOP_OSC_AON_MSK (((1U << AON_DCDC11_EN_STOP_OSC_AON_LEN) - 1) << AON_DCDC11_EN_STOP_OSC_AON_POS)
#define AON_DCDC11_EN_STOP_OSC_AON_UMSK (~(((1U << AON_DCDC11_EN_STOP_OSC_AON_LEN) - 1) << AON_DCDC11_EN_STOP_OSC_AON_POS))
#define AON_DCDC11_FORCE_EN_CS_ZVS_AON AON_DCDC11_FORCE_EN_CS_ZVS_AON
#define AON_DCDC11_FORCE_EN_CS_ZVS_AON_POS (27U)
#define AON_DCDC11_FORCE_EN_CS_ZVS_AON_LEN (1U)
#define AON_DCDC11_FORCE_EN_CS_ZVS_AON_MSK (((1U << AON_DCDC11_FORCE_EN_CS_ZVS_AON_LEN) - 1) << AON_DCDC11_FORCE_EN_CS_ZVS_AON_POS)
#define AON_DCDC11_FORCE_EN_CS_ZVS_AON_UMSK (~(((1U << AON_DCDC11_FORCE_EN_CS_ZVS_AON_LEN) - 1) << AON_DCDC11_FORCE_EN_CS_ZVS_AON_POS))
#define AON_DCDC11_ISENSE_TRIM_AON AON_DCDC11_ISENSE_TRIM_AON
#define AON_DCDC11_ISENSE_TRIM_AON_POS (28U)
#define AON_DCDC11_ISENSE_TRIM_AON_LEN (3U)
#define AON_DCDC11_ISENSE_TRIM_AON_MSK (((1U << AON_DCDC11_ISENSE_TRIM_AON_LEN) - 1) << AON_DCDC11_ISENSE_TRIM_AON_POS)
#define AON_DCDC11_ISENSE_TRIM_AON_UMSK (~(((1U << AON_DCDC11_ISENSE_TRIM_AON_LEN) - 1) << AON_DCDC11_ISENSE_TRIM_AON_POS))

/* 0x820 : move to 0x2000F000[23] */
#define AON_DCDC18_TOP_0_OFFSET (0x820)
#define AON_DCDC18_SSTART_TIME_AON AON_DCDC18_SSTART_TIME_AON
#define AON_DCDC18_SSTART_TIME_AON_POS (0U)
#define AON_DCDC18_SSTART_TIME_AON_LEN (2U)
#define AON_DCDC18_SSTART_TIME_AON_MSK (((1U << AON_DCDC18_SSTART_TIME_AON_LEN) - 1) << AON_DCDC18_SSTART_TIME_AON_POS)
#define AON_DCDC18_SSTART_TIME_AON_UMSK (~(((1U << AON_DCDC18_SSTART_TIME_AON_LEN) - 1) << AON_DCDC18_SSTART_TIME_AON_POS))
#define AON_DCDC18_STBY_LP_CUR_AON AON_DCDC18_STBY_LP_CUR_AON
#define AON_DCDC18_STBY_LP_CUR_AON_POS (4U)
#define AON_DCDC18_STBY_LP_CUR_AON_LEN (3U)
#define AON_DCDC18_STBY_LP_CUR_AON_MSK (((1U << AON_DCDC18_STBY_LP_CUR_AON_LEN) - 1) << AON_DCDC18_STBY_LP_CUR_AON_POS)
#define AON_DCDC18_STBY_LP_CUR_AON_UMSK (~(((1U << AON_DCDC18_STBY_LP_CUR_AON_LEN) - 1) << AON_DCDC18_STBY_LP_CUR_AON_POS))
#define AON_DCDC18_VC_CLAMP_VTH_AON AON_DCDC18_VC_CLAMP_VTH_AON
#define AON_DCDC18_VC_CLAMP_VTH_AON_POS (8U)
#define AON_DCDC18_VC_CLAMP_VTH_AON_LEN (3U)
#define AON_DCDC18_VC_CLAMP_VTH_AON_MSK (((1U << AON_DCDC18_VC_CLAMP_VTH_AON_LEN) - 1) << AON_DCDC18_VC_CLAMP_VTH_AON_POS)
#define AON_DCDC18_VC_CLAMP_VTH_AON_UMSK (~(((1U << AON_DCDC18_VC_CLAMP_VTH_AON_LEN) - 1) << AON_DCDC18_VC_CLAMP_VTH_AON_POS))
#define AON_DCDC18_VOUT_SEL_AON AON_DCDC18_VOUT_SEL_AON
#define AON_DCDC18_VOUT_SEL_AON_POS (11U)
#define AON_DCDC18_VOUT_SEL_AON_LEN (5U)
#define AON_DCDC18_VOUT_SEL_AON_MSK (((1U << AON_DCDC18_VOUT_SEL_AON_LEN) - 1) << AON_DCDC18_VOUT_SEL_AON_POS)
#define AON_DCDC18_VOUT_SEL_AON_UMSK (~(((1U << AON_DCDC18_VOUT_SEL_AON_LEN) - 1) << AON_DCDC18_VOUT_SEL_AON_POS))
#define AON_DCDC18_VOUT_TRIM_AON AON_DCDC18_VOUT_TRIM_AON
#define AON_DCDC18_VOUT_TRIM_AON_POS (16U)
#define AON_DCDC18_VOUT_TRIM_AON_LEN (4U)
#define AON_DCDC18_VOUT_TRIM_AON_MSK (((1U << AON_DCDC18_VOUT_TRIM_AON_LEN) - 1) << AON_DCDC18_VOUT_TRIM_AON_POS)
#define AON_DCDC18_VOUT_TRIM_AON_UMSK (~(((1U << AON_DCDC18_VOUT_TRIM_AON_LEN) - 1) << AON_DCDC18_VOUT_TRIM_AON_POS))
#define AON_DCDC18_VPFM_AON AON_DCDC18_VPFM_AON
#define AON_DCDC18_VPFM_AON_POS (20U)
#define AON_DCDC18_VPFM_AON_LEN (4U)
#define AON_DCDC18_VPFM_AON_MSK (((1U << AON_DCDC18_VPFM_AON_LEN) - 1) << AON_DCDC18_VPFM_AON_POS)
#define AON_DCDC18_VPFM_AON_UMSK (~(((1U << AON_DCDC18_VPFM_AON_LEN) - 1) << AON_DCDC18_VPFM_AON_POS))
#define AON_DCDC18_ZVS_TD_OPT_AON AON_DCDC18_ZVS_TD_OPT_AON
#define AON_DCDC18_ZVS_TD_OPT_AON_POS (24U)
#define AON_DCDC18_ZVS_TD_OPT_AON_LEN (3U)
#define AON_DCDC18_ZVS_TD_OPT_AON_MSK (((1U << AON_DCDC18_ZVS_TD_OPT_AON_LEN) - 1) << AON_DCDC18_ZVS_TD_OPT_AON_POS)
#define AON_DCDC18_ZVS_TD_OPT_AON_UMSK (~(((1U << AON_DCDC18_ZVS_TD_OPT_AON_LEN) - 1) << AON_DCDC18_ZVS_TD_OPT_AON_POS))
#define AON_DCDC18_VSTBY_AON AON_DCDC18_VSTBY_AON
#define AON_DCDC18_VSTBY_AON_POS (28U)
#define AON_DCDC18_VSTBY_AON_LEN (2U)
#define AON_DCDC18_VSTBY_AON_MSK (((1U << AON_DCDC18_VSTBY_AON_LEN) - 1) << AON_DCDC18_VSTBY_AON_POS)
#define AON_DCDC18_VSTBY_AON_UMSK (~(((1U << AON_DCDC18_VSTBY_AON_LEN) - 1) << AON_DCDC18_VSTBY_AON_POS))

/* 0x824 : dcdc18_top_1 */
#define AON_DCDC18_TOP_1_OFFSET (0x824)
#define AON_DCDC18_NONOVERLAP_TD_AON AON_DCDC18_NONOVERLAP_TD_AON
#define AON_DCDC18_NONOVERLAP_TD_AON_POS (0U)
#define AON_DCDC18_NONOVERLAP_TD_AON_LEN (5U)
#define AON_DCDC18_NONOVERLAP_TD_AON_MSK (((1U << AON_DCDC18_NONOVERLAP_TD_AON_LEN) - 1) << AON_DCDC18_NONOVERLAP_TD_AON_POS)
#define AON_DCDC18_NONOVERLAP_TD_AON_UMSK (~(((1U << AON_DCDC18_NONOVERLAP_TD_AON_LEN) - 1) << AON_DCDC18_NONOVERLAP_TD_AON_POS))
#define AON_DCDC18_OCP_OUT_AON AON_DCDC18_OCP_OUT_AON
#define AON_DCDC18_OCP_OUT_AON_POS (5U)
#define AON_DCDC18_OCP_OUT_AON_LEN (1U)
#define AON_DCDC18_OCP_OUT_AON_MSK (((1U << AON_DCDC18_OCP_OUT_AON_LEN) - 1) << AON_DCDC18_OCP_OUT_AON_POS)
#define AON_DCDC18_OCP_OUT_AON_UMSK (~(((1U << AON_DCDC18_OCP_OUT_AON_LEN) - 1) << AON_DCDC18_OCP_OUT_AON_POS))
#define AON_DCDC18_OCP_RST_AON AON_DCDC18_OCP_RST_AON
#define AON_DCDC18_OCP_RST_AON_POS (6U)
#define AON_DCDC18_OCP_RST_AON_LEN (1U)
#define AON_DCDC18_OCP_RST_AON_MSK (((1U << AON_DCDC18_OCP_RST_AON_LEN) - 1) << AON_DCDC18_OCP_RST_AON_POS)
#define AON_DCDC18_OCP_RST_AON_UMSK (~(((1U << AON_DCDC18_OCP_RST_AON_LEN) - 1) << AON_DCDC18_OCP_RST_AON_POS))
#define AON_DCDC18_OCP_VTH_AON AON_DCDC18_OCP_VTH_AON
#define AON_DCDC18_OCP_VTH_AON_POS (8U)
#define AON_DCDC18_OCP_VTH_AON_LEN (3U)
#define AON_DCDC18_OCP_VTH_AON_MSK (((1U << AON_DCDC18_OCP_VTH_AON_LEN) - 1) << AON_DCDC18_OCP_VTH_AON_POS)
#define AON_DCDC18_OCP_VTH_AON_UMSK (~(((1U << AON_DCDC18_OCP_VTH_AON_LEN) - 1) << AON_DCDC18_OCP_VTH_AON_POS))
#define AON_DCDC18_OSC_2M_MODE_AON AON_DCDC18_OSC_2M_MODE_AON
#define AON_DCDC18_OSC_2M_MODE_AON_POS (11U)
#define AON_DCDC18_OSC_2M_MODE_AON_LEN (1U)
#define AON_DCDC18_OSC_2M_MODE_AON_MSK (((1U << AON_DCDC18_OSC_2M_MODE_AON_LEN) - 1) << AON_DCDC18_OSC_2M_MODE_AON_POS)
#define AON_DCDC18_OSC_2M_MODE_AON_UMSK (~(((1U << AON_DCDC18_OSC_2M_MODE_AON_LEN) - 1) << AON_DCDC18_OSC_2M_MODE_AON_POS))
#define AON_DCDC18_OSC_FREQ_TRIM_AON AON_DCDC18_OSC_FREQ_TRIM_AON
#define AON_DCDC18_OSC_FREQ_TRIM_AON_POS (12U)
#define AON_DCDC18_OSC_FREQ_TRIM_AON_LEN (4U)
#define AON_DCDC18_OSC_FREQ_TRIM_AON_MSK (((1U << AON_DCDC18_OSC_FREQ_TRIM_AON_LEN) - 1) << AON_DCDC18_OSC_FREQ_TRIM_AON_POS)
#define AON_DCDC18_OSC_FREQ_TRIM_AON_UMSK (~(((1U << AON_DCDC18_OSC_FREQ_TRIM_AON_LEN) - 1) << AON_DCDC18_OSC_FREQ_TRIM_AON_POS))
#define AON_DCDC18_PULLDOWN_AON AON_DCDC18_PULLDOWN_AON
#define AON_DCDC18_PULLDOWN_AON_POS (16U)
#define AON_DCDC18_PULLDOWN_AON_LEN (1U)
#define AON_DCDC18_PULLDOWN_AON_MSK (((1U << AON_DCDC18_PULLDOWN_AON_LEN) - 1) << AON_DCDC18_PULLDOWN_AON_POS)
#define AON_DCDC18_PULLDOWN_AON_UMSK (~(((1U << AON_DCDC18_PULLDOWN_AON_LEN) - 1) << AON_DCDC18_PULLDOWN_AON_POS))
#define AON_DCDC18_RC_SEL_AON AON_DCDC18_RC_SEL_AON
#define AON_DCDC18_RC_SEL_AON_POS (20U)
#define AON_DCDC18_RC_SEL_AON_LEN (4U)
#define AON_DCDC18_RC_SEL_AON_MSK (((1U << AON_DCDC18_RC_SEL_AON_LEN) - 1) << AON_DCDC18_RC_SEL_AON_POS)
#define AON_DCDC18_RC_SEL_AON_UMSK (~(((1U << AON_DCDC18_RC_SEL_AON_LEN) - 1) << AON_DCDC18_RC_SEL_AON_POS))
#define AON_DCDC18_RDY_AON AON_DCDC18_RDY_AON
#define AON_DCDC18_RDY_AON_POS (24U)
#define AON_DCDC18_RDY_AON_LEN (1U)
#define AON_DCDC18_RDY_AON_MSK (((1U << AON_DCDC18_RDY_AON_LEN) - 1) << AON_DCDC18_RDY_AON_POS)
#define AON_DCDC18_RDY_AON_UMSK (~(((1U << AON_DCDC18_RDY_AON_LEN) - 1) << AON_DCDC18_RDY_AON_POS))
#define AON_DCDC18_SLOPE_CURR_SEL_AON AON_DCDC18_SLOPE_CURR_SEL_AON
#define AON_DCDC18_SLOPE_CURR_SEL_AON_POS (26U)
#define AON_DCDC18_SLOPE_CURR_SEL_AON_LEN (5U)
#define AON_DCDC18_SLOPE_CURR_SEL_AON_MSK (((1U << AON_DCDC18_SLOPE_CURR_SEL_AON_LEN) - 1) << AON_DCDC18_SLOPE_CURR_SEL_AON_POS)
#define AON_DCDC18_SLOPE_CURR_SEL_AON_UMSK (~(((1U << AON_DCDC18_SLOPE_CURR_SEL_AON_LEN) - 1) << AON_DCDC18_SLOPE_CURR_SEL_AON_POS))

/* 0x828 : dcdc18_top_2 */
#define AON_DCDC18_TOP_2_OFFSET (0x828)
#define AON_DCDC18_CFB_SEL_AON AON_DCDC18_CFB_SEL_AON
#define AON_DCDC18_CFB_SEL_AON_POS (4U)
#define AON_DCDC18_CFB_SEL_AON_LEN (4U)
#define AON_DCDC18_CFB_SEL_AON_MSK (((1U << AON_DCDC18_CFB_SEL_AON_LEN) - 1) << AON_DCDC18_CFB_SEL_AON_POS)
#define AON_DCDC18_CFB_SEL_AON_UMSK (~(((1U << AON_DCDC18_CFB_SEL_AON_LEN) - 1) << AON_DCDC18_CFB_SEL_AON_POS))
#define AON_DCDC18_CHF_SEL_AON AON_DCDC18_CHF_SEL_AON
#define AON_DCDC18_CHF_SEL_AON_POS (8U)
#define AON_DCDC18_CHF_SEL_AON_LEN (4U)
#define AON_DCDC18_CHF_SEL_AON_MSK (((1U << AON_DCDC18_CHF_SEL_AON_LEN) - 1) << AON_DCDC18_CHF_SEL_AON_POS)
#define AON_DCDC18_CHF_SEL_AON_UMSK (~(((1U << AON_DCDC18_CHF_SEL_AON_LEN) - 1) << AON_DCDC18_CHF_SEL_AON_POS))
#define AON_DCDC18_COMP_GM_SEL_AON AON_DCDC18_COMP_GM_SEL_AON
#define AON_DCDC18_COMP_GM_SEL_AON_POS (12U)
#define AON_DCDC18_COMP_GM_SEL_AON_LEN (3U)
#define AON_DCDC18_COMP_GM_SEL_AON_MSK (((1U << AON_DCDC18_COMP_GM_SEL_AON_LEN) - 1) << AON_DCDC18_COMP_GM_SEL_AON_POS)
#define AON_DCDC18_COMP_GM_SEL_AON_UMSK (~(((1U << AON_DCDC18_COMP_GM_SEL_AON_LEN) - 1) << AON_DCDC18_COMP_GM_SEL_AON_POS))
#define AON_DCDC18_CS_DELAY_AON AON_DCDC18_CS_DELAY_AON
#define AON_DCDC18_CS_DELAY_AON_POS (16U)
#define AON_DCDC18_CS_DELAY_AON_LEN (3U)
#define AON_DCDC18_CS_DELAY_AON_MSK (((1U << AON_DCDC18_CS_DELAY_AON_LEN) - 1) << AON_DCDC18_CS_DELAY_AON_POS)
#define AON_DCDC18_CS_DELAY_AON_UMSK (~(((1U << AON_DCDC18_CS_DELAY_AON_LEN) - 1) << AON_DCDC18_CS_DELAY_AON_POS))
#define AON_DCDC18_DRV_SR_AON AON_DCDC18_DRV_SR_AON
#define AON_DCDC18_DRV_SR_AON_POS (20U)
#define AON_DCDC18_DRV_SR_AON_LEN (2U)
#define AON_DCDC18_DRV_SR_AON_MSK (((1U << AON_DCDC18_DRV_SR_AON_LEN) - 1) << AON_DCDC18_DRV_SR_AON_POS)
#define AON_DCDC18_DRV_SR_AON_UMSK (~(((1U << AON_DCDC18_DRV_SR_AON_LEN) - 1) << AON_DCDC18_DRV_SR_AON_POS))
#define AON_DCDC18_EN_ANTIRING_AON AON_DCDC18_EN_ANTIRING_AON
#define AON_DCDC18_EN_ANTIRING_AON_POS (22U)
#define AON_DCDC18_EN_ANTIRING_AON_LEN (1U)
#define AON_DCDC18_EN_ANTIRING_AON_MSK (((1U << AON_DCDC18_EN_ANTIRING_AON_LEN) - 1) << AON_DCDC18_EN_ANTIRING_AON_POS)
#define AON_DCDC18_EN_ANTIRING_AON_UMSK (~(((1U << AON_DCDC18_EN_ANTIRING_AON_LEN) - 1) << AON_DCDC18_EN_ANTIRING_AON_POS))
#define AON_DCDC18_EN_OSC_INHIBIT_T2_AON AON_DCDC18_EN_OSC_INHIBIT_T2_AON
#define AON_DCDC18_EN_OSC_INHIBIT_T2_AON_POS (23U)
#define AON_DCDC18_EN_OSC_INHIBIT_T2_AON_LEN (1U)
#define AON_DCDC18_EN_OSC_INHIBIT_T2_AON_MSK (((1U << AON_DCDC18_EN_OSC_INHIBIT_T2_AON_LEN) - 1) << AON_DCDC18_EN_OSC_INHIBIT_T2_AON_POS)
#define AON_DCDC18_EN_OSC_INHIBIT_T2_AON_UMSK (~(((1U << AON_DCDC18_EN_OSC_INHIBIT_T2_AON_LEN) - 1) << AON_DCDC18_EN_OSC_INHIBIT_T2_AON_POS))
#define AON_DCDC18_EN_SLOW_OSC_AON AON_DCDC18_EN_SLOW_OSC_AON
#define AON_DCDC18_EN_SLOW_OSC_AON_POS (24U)
#define AON_DCDC18_EN_SLOW_OSC_AON_LEN (1U)
#define AON_DCDC18_EN_SLOW_OSC_AON_MSK (((1U << AON_DCDC18_EN_SLOW_OSC_AON_LEN) - 1) << AON_DCDC18_EN_SLOW_OSC_AON_POS)
#define AON_DCDC18_EN_SLOW_OSC_AON_UMSK (~(((1U << AON_DCDC18_EN_SLOW_OSC_AON_LEN) - 1) << AON_DCDC18_EN_SLOW_OSC_AON_POS))
#define AON_DCDC18_EN_STBY_LP_AON AON_DCDC18_EN_STBY_LP_AON
#define AON_DCDC18_EN_STBY_LP_AON_POS (25U)
#define AON_DCDC18_EN_STBY_LP_AON_LEN (1U)
#define AON_DCDC18_EN_STBY_LP_AON_MSK (((1U << AON_DCDC18_EN_STBY_LP_AON_LEN) - 1) << AON_DCDC18_EN_STBY_LP_AON_POS)
#define AON_DCDC18_EN_STBY_LP_AON_UMSK (~(((1U << AON_DCDC18_EN_STBY_LP_AON_LEN) - 1) << AON_DCDC18_EN_STBY_LP_AON_POS))
#define AON_DCDC18_EN_STOP_OSC_AON AON_DCDC18_EN_STOP_OSC_AON
#define AON_DCDC18_EN_STOP_OSC_AON_POS (26U)
#define AON_DCDC18_EN_STOP_OSC_AON_LEN (1U)
#define AON_DCDC18_EN_STOP_OSC_AON_MSK (((1U << AON_DCDC18_EN_STOP_OSC_AON_LEN) - 1) << AON_DCDC18_EN_STOP_OSC_AON_POS)
#define AON_DCDC18_EN_STOP_OSC_AON_UMSK (~(((1U << AON_DCDC18_EN_STOP_OSC_AON_LEN) - 1) << AON_DCDC18_EN_STOP_OSC_AON_POS))
#define AON_DCDC18_FORCE_EN_CS_ZVS_AON AON_DCDC18_FORCE_EN_CS_ZVS_AON
#define AON_DCDC18_FORCE_EN_CS_ZVS_AON_POS (27U)
#define AON_DCDC18_FORCE_EN_CS_ZVS_AON_LEN (1U)
#define AON_DCDC18_FORCE_EN_CS_ZVS_AON_MSK (((1U << AON_DCDC18_FORCE_EN_CS_ZVS_AON_LEN) - 1) << AON_DCDC18_FORCE_EN_CS_ZVS_AON_POS)
#define AON_DCDC18_FORCE_EN_CS_ZVS_AON_UMSK (~(((1U << AON_DCDC18_FORCE_EN_CS_ZVS_AON_LEN) - 1) << AON_DCDC18_FORCE_EN_CS_ZVS_AON_POS))
#define AON_DCDC18_ISENSE_TRIM_AON AON_DCDC18_ISENSE_TRIM_AON
#define AON_DCDC18_ISENSE_TRIM_AON_POS (28U)
#define AON_DCDC18_ISENSE_TRIM_AON_LEN (3U)
#define AON_DCDC18_ISENSE_TRIM_AON_MSK (((1U << AON_DCDC18_ISENSE_TRIM_AON_LEN) - 1) << AON_DCDC18_ISENSE_TRIM_AON_POS)
#define AON_DCDC18_ISENSE_TRIM_AON_UMSK (~(((1U << AON_DCDC18_ISENSE_TRIM_AON_LEN) - 1) << AON_DCDC18_ISENSE_TRIM_AON_POS))

/* 0x82C : psw_irrcv */
#define AON_PSW_IRRCV_OFFSET (0x82C)
#define AON_PU_PSW_IRRCV_AON AON_PU_PSW_IRRCV_AON
#define AON_PU_PSW_IRRCV_AON_POS (0U)
#define AON_PU_PSW_IRRCV_AON_LEN (1U)
#define AON_PU_PSW_IRRCV_AON_MSK (((1U << AON_PU_PSW_IRRCV_AON_LEN) - 1) << AON_PU_PSW_IRRCV_AON_POS)
#define AON_PU_PSW_IRRCV_AON_UMSK (~(((1U << AON_PU_PSW_IRRCV_AON_LEN) - 1) << AON_PU_PSW_IRRCV_AON_POS))
#define AON_USB20_RREF_EXT_EN_AON AON_USB20_RREF_EXT_EN_AON
#define AON_USB20_RREF_EXT_EN_AON_POS (19U)
#define AON_USB20_RREF_EXT_EN_AON_LEN (1U)
#define AON_USB20_RREF_EXT_EN_AON_MSK (((1U << AON_USB20_RREF_EXT_EN_AON_LEN) - 1) << AON_USB20_RREF_EXT_EN_AON_POS)
#define AON_USB20_RREF_EXT_EN_AON_UMSK (~(((1U << AON_USB20_RREF_EXT_EN_AON_LEN) - 1) << AON_USB20_RREF_EXT_EN_AON_POS))
#define AON_EN_POR33_AON AON_EN_POR33_AON
#define AON_EN_POR33_AON_POS (20U)
#define AON_EN_POR33_AON_LEN (1U)
#define AON_EN_POR33_AON_MSK (((1U << AON_EN_POR33_AON_LEN) - 1) << AON_EN_POR33_AON_POS)
#define AON_EN_POR33_AON_UMSK (~(((1U << AON_EN_POR33_AON_LEN) - 1) << AON_EN_POR33_AON_POS))
#define AON_USB20_RREF_HIZ_AON AON_USB20_RREF_HIZ_AON
#define AON_USB20_RREF_HIZ_AON_POS (21U)
#define AON_USB20_RREF_HIZ_AON_LEN (1U)
#define AON_USB20_RREF_HIZ_AON_MSK (((1U << AON_USB20_RREF_HIZ_AON_LEN) - 1) << AON_USB20_RREF_HIZ_AON_POS)
#define AON_USB20_RREF_HIZ_AON_UMSK (~(((1U << AON_USB20_RREF_HIZ_AON_LEN) - 1) << AON_USB20_RREF_HIZ_AON_POS))
#define AON_USB20_RCAL_CODE_AON AON_USB20_RCAL_CODE_AON
#define AON_USB20_RCAL_CODE_AON_POS (24U)
#define AON_USB20_RCAL_CODE_AON_LEN (6U)
#define AON_USB20_RCAL_CODE_AON_MSK (((1U << AON_USB20_RCAL_CODE_AON_LEN) - 1) << AON_USB20_RCAL_CODE_AON_POS)
#define AON_USB20_RCAL_CODE_AON_UMSK (~(((1U << AON_USB20_RCAL_CODE_AON_LEN) - 1) << AON_USB20_RCAL_CODE_AON_POS))

/* 0x880 : rf_top_aon */
#define AON_RF_TOP_AON_OFFSET (0x880)
#define AON_PU_MBG_AON AON_PU_MBG_AON
#define AON_PU_MBG_AON_POS (0U)
#define AON_PU_MBG_AON_LEN (1U)
#define AON_PU_MBG_AON_MSK (((1U << AON_PU_MBG_AON_LEN) - 1) << AON_PU_MBG_AON_POS)
#define AON_PU_MBG_AON_UMSK (~(((1U << AON_PU_MBG_AON_LEN) - 1) << AON_PU_MBG_AON_POS))
#define AON_PU_LDO15RF_AON AON_PU_LDO15RF_AON
#define AON_PU_LDO15RF_AON_POS (1U)
#define AON_PU_LDO15RF_AON_LEN (1U)
#define AON_PU_LDO15RF_AON_MSK (((1U << AON_PU_LDO15RF_AON_LEN) - 1) << AON_PU_LDO15RF_AON_POS)
#define AON_PU_LDO15RF_AON_UMSK (~(((1U << AON_PU_LDO15RF_AON_LEN) - 1) << AON_PU_LDO15RF_AON_POS))
#define AON_PU_SFREG_AON AON_PU_SFREG_AON
#define AON_PU_SFREG_AON_POS (2U)
#define AON_PU_SFREG_AON_LEN (1U)
#define AON_PU_SFREG_AON_MSK (((1U << AON_PU_SFREG_AON_LEN) - 1) << AON_PU_SFREG_AON_POS)
#define AON_PU_SFREG_AON_UMSK (~(((1U << AON_PU_SFREG_AON_LEN) - 1) << AON_PU_SFREG_AON_POS))
#define AON_PU_XTAL_BUF_AON AON_PU_XTAL_BUF_AON
#define AON_PU_XTAL_BUF_AON_POS (4U)
#define AON_PU_XTAL_BUF_AON_LEN (1U)
#define AON_PU_XTAL_BUF_AON_MSK (((1U << AON_PU_XTAL_BUF_AON_LEN) - 1) << AON_PU_XTAL_BUF_AON_POS)
#define AON_PU_XTAL_BUF_AON_UMSK (~(((1U << AON_PU_XTAL_BUF_AON_LEN) - 1) << AON_PU_XTAL_BUF_AON_POS))
#define AON_PU_XTAL_AON AON_PU_XTAL_AON
#define AON_PU_XTAL_AON_POS (5U)
#define AON_PU_XTAL_AON_LEN (1U)
#define AON_PU_XTAL_AON_MSK (((1U << AON_PU_XTAL_AON_LEN) - 1) << AON_PU_XTAL_AON_POS)
#define AON_PU_XTAL_AON_UMSK (~(((1U << AON_PU_XTAL_AON_LEN) - 1) << AON_PU_XTAL_AON_POS))
#define AON_LDO15RF_SSTART_SEL_AON AON_LDO15RF_SSTART_SEL_AON
#define AON_LDO15RF_SSTART_SEL_AON_POS (8U)
#define AON_LDO15RF_SSTART_SEL_AON_LEN (1U)
#define AON_LDO15RF_SSTART_SEL_AON_MSK (((1U << AON_LDO15RF_SSTART_SEL_AON_LEN) - 1) << AON_LDO15RF_SSTART_SEL_AON_POS)
#define AON_LDO15RF_SSTART_SEL_AON_UMSK (~(((1U << AON_LDO15RF_SSTART_SEL_AON_LEN) - 1) << AON_LDO15RF_SSTART_SEL_AON_POS))
#define AON_LDO15RF_SSTART_DELAY_AON AON_LDO15RF_SSTART_DELAY_AON
#define AON_LDO15RF_SSTART_DELAY_AON_POS (9U)
#define AON_LDO15RF_SSTART_DELAY_AON_LEN (2U)
#define AON_LDO15RF_SSTART_DELAY_AON_MSK (((1U << AON_LDO15RF_SSTART_DELAY_AON_LEN) - 1) << AON_LDO15RF_SSTART_DELAY_AON_POS)
#define AON_LDO15RF_SSTART_DELAY_AON_UMSK (~(((1U << AON_LDO15RF_SSTART_DELAY_AON_LEN) - 1) << AON_LDO15RF_SSTART_DELAY_AON_POS))
#define AON_LDO15RF_PULLDOWN_AON AON_LDO15RF_PULLDOWN_AON
#define AON_LDO15RF_PULLDOWN_AON_POS (12U)
#define AON_LDO15RF_PULLDOWN_AON_LEN (1U)
#define AON_LDO15RF_PULLDOWN_AON_MSK (((1U << AON_LDO15RF_PULLDOWN_AON_LEN) - 1) << AON_LDO15RF_PULLDOWN_AON_POS)
#define AON_LDO15RF_PULLDOWN_AON_UMSK (~(((1U << AON_LDO15RF_PULLDOWN_AON_LEN) - 1) << AON_LDO15RF_PULLDOWN_AON_POS))
#define AON_LDO15RF_PULLDOWN_SEL_AON AON_LDO15RF_PULLDOWN_SEL_AON
#define AON_LDO15RF_PULLDOWN_SEL_AON_POS (13U)
#define AON_LDO15RF_PULLDOWN_SEL_AON_LEN (1U)
#define AON_LDO15RF_PULLDOWN_SEL_AON_MSK (((1U << AON_LDO15RF_PULLDOWN_SEL_AON_LEN) - 1) << AON_LDO15RF_PULLDOWN_SEL_AON_POS)
#define AON_LDO15RF_PULLDOWN_SEL_AON_UMSK (~(((1U << AON_LDO15RF_PULLDOWN_SEL_AON_LEN) - 1) << AON_LDO15RF_PULLDOWN_SEL_AON_POS))
#define AON_LDO15RF_VOUT_SEL_AON AON_LDO15RF_VOUT_SEL_AON
#define AON_LDO15RF_VOUT_SEL_AON_POS (16U)
#define AON_LDO15RF_VOUT_SEL_AON_LEN (3U)
#define AON_LDO15RF_VOUT_SEL_AON_MSK (((1U << AON_LDO15RF_VOUT_SEL_AON_LEN) - 1) << AON_LDO15RF_VOUT_SEL_AON_POS)
#define AON_LDO15RF_VOUT_SEL_AON_UMSK (~(((1U << AON_LDO15RF_VOUT_SEL_AON_LEN) - 1) << AON_LDO15RF_VOUT_SEL_AON_POS))
#define AON_LDO15RF_CC_AON AON_LDO15RF_CC_AON
#define AON_LDO15RF_CC_AON_POS (24U)
#define AON_LDO15RF_CC_AON_LEN (2U)
#define AON_LDO15RF_CC_AON_MSK (((1U << AON_LDO15RF_CC_AON_LEN) - 1) << AON_LDO15RF_CC_AON_POS)
#define AON_LDO15RF_CC_AON_UMSK (~(((1U << AON_LDO15RF_CC_AON_LEN) - 1) << AON_LDO15RF_CC_AON_POS))
#define AON_LDO15RF_BYPASS_AON AON_LDO15RF_BYPASS_AON
#define AON_LDO15RF_BYPASS_AON_POS (28U)
#define AON_LDO15RF_BYPASS_AON_LEN (1U)
#define AON_LDO15RF_BYPASS_AON_MSK (((1U << AON_LDO15RF_BYPASS_AON_LEN) - 1) << AON_LDO15RF_BYPASS_AON_POS)
#define AON_LDO15RF_BYPASS_AON_UMSK (~(((1U << AON_LDO15RF_BYPASS_AON_LEN) - 1) << AON_LDO15RF_BYPASS_AON_POS))

/* 0x884 : xtal_cfg */
#define AON_XTAL_CFG_OFFSET (0x884)
#define AON_XTAL_BK_AON AON_XTAL_BK_AON
#define AON_XTAL_BK_AON_POS (0U)
#define AON_XTAL_BK_AON_LEN (2U)
#define AON_XTAL_BK_AON_MSK (((1U << AON_XTAL_BK_AON_LEN) - 1) << AON_XTAL_BK_AON_POS)
#define AON_XTAL_BK_AON_UMSK (~(((1U << AON_XTAL_BK_AON_LEN) - 1) << AON_XTAL_BK_AON_POS))
#define AON_XTAL_CAPCODE_EXTRA_AON AON_XTAL_CAPCODE_EXTRA_AON
#define AON_XTAL_CAPCODE_EXTRA_AON_POS (2U)
#define AON_XTAL_CAPCODE_EXTRA_AON_LEN (1U)
#define AON_XTAL_CAPCODE_EXTRA_AON_MSK (((1U << AON_XTAL_CAPCODE_EXTRA_AON_LEN) - 1) << AON_XTAL_CAPCODE_EXTRA_AON_POS)
#define AON_XTAL_CAPCODE_EXTRA_AON_UMSK (~(((1U << AON_XTAL_CAPCODE_EXTRA_AON_LEN) - 1) << AON_XTAL_CAPCODE_EXTRA_AON_POS))
#define AON_XTAL_EXT_SEL_AON AON_XTAL_EXT_SEL_AON
#define AON_XTAL_EXT_SEL_AON_POS (3U)
#define AON_XTAL_EXT_SEL_AON_LEN (1U)
#define AON_XTAL_EXT_SEL_AON_MSK (((1U << AON_XTAL_EXT_SEL_AON_LEN) - 1) << AON_XTAL_EXT_SEL_AON_POS)
#define AON_XTAL_EXT_SEL_AON_UMSK (~(((1U << AON_XTAL_EXT_SEL_AON_LEN) - 1) << AON_XTAL_EXT_SEL_AON_POS))
#define AON_XTAL_BUF_EN_AON AON_XTAL_BUF_EN_AON
#define AON_XTAL_BUF_EN_AON_POS (4U)
#define AON_XTAL_BUF_EN_AON_LEN (4U)
#define AON_XTAL_BUF_EN_AON_MSK (((1U << AON_XTAL_BUF_EN_AON_LEN) - 1) << AON_XTAL_BUF_EN_AON_POS)
#define AON_XTAL_BUF_EN_AON_UMSK (~(((1U << AON_XTAL_BUF_EN_AON_LEN) - 1) << AON_XTAL_BUF_EN_AON_POS))
#define AON_XTAL_BUF_HP_AON AON_XTAL_BUF_HP_AON
#define AON_XTAL_BUF_HP_AON_POS (8U)
#define AON_XTAL_BUF_HP_AON_LEN (4U)
#define AON_XTAL_BUF_HP_AON_MSK (((1U << AON_XTAL_BUF_HP_AON_LEN) - 1) << AON_XTAL_BUF_HP_AON_POS)
#define AON_XTAL_BUF_HP_AON_UMSK (~(((1U << AON_XTAL_BUF_HP_AON_LEN) - 1) << AON_XTAL_BUF_HP_AON_POS))
#define AON_XTAL_FAST_STARTUP_AON AON_XTAL_FAST_STARTUP_AON
#define AON_XTAL_FAST_STARTUP_AON_POS (12U)
#define AON_XTAL_FAST_STARTUP_AON_LEN (1U)
#define AON_XTAL_FAST_STARTUP_AON_MSK (((1U << AON_XTAL_FAST_STARTUP_AON_LEN) - 1) << AON_XTAL_FAST_STARTUP_AON_POS)
#define AON_XTAL_FAST_STARTUP_AON_UMSK (~(((1U << AON_XTAL_FAST_STARTUP_AON_LEN) - 1) << AON_XTAL_FAST_STARTUP_AON_POS))
#define AON_XTAL_SLEEP_AON AON_XTAL_SLEEP_AON
#define AON_XTAL_SLEEP_AON_POS (13U)
#define AON_XTAL_SLEEP_AON_LEN (1U)
#define AON_XTAL_SLEEP_AON_MSK (((1U << AON_XTAL_SLEEP_AON_LEN) - 1) << AON_XTAL_SLEEP_AON_POS)
#define AON_XTAL_SLEEP_AON_UMSK (~(((1U << AON_XTAL_SLEEP_AON_LEN) - 1) << AON_XTAL_SLEEP_AON_POS))
#define AON_XTAL_AMP_CTRL_AON AON_XTAL_AMP_CTRL_AON
#define AON_XTAL_AMP_CTRL_AON_POS (14U)
#define AON_XTAL_AMP_CTRL_AON_LEN (2U)
#define AON_XTAL_AMP_CTRL_AON_MSK (((1U << AON_XTAL_AMP_CTRL_AON_LEN) - 1) << AON_XTAL_AMP_CTRL_AON_POS)
#define AON_XTAL_AMP_CTRL_AON_UMSK (~(((1U << AON_XTAL_AMP_CTRL_AON_LEN) - 1) << AON_XTAL_AMP_CTRL_AON_POS))
#define AON_XTAL_CAPCODE_OUT_AON AON_XTAL_CAPCODE_OUT_AON
#define AON_XTAL_CAPCODE_OUT_AON_POS (16U)
#define AON_XTAL_CAPCODE_OUT_AON_LEN (6U)
#define AON_XTAL_CAPCODE_OUT_AON_MSK (((1U << AON_XTAL_CAPCODE_OUT_AON_LEN) - 1) << AON_XTAL_CAPCODE_OUT_AON_POS)
#define AON_XTAL_CAPCODE_OUT_AON_UMSK (~(((1U << AON_XTAL_CAPCODE_OUT_AON_LEN) - 1) << AON_XTAL_CAPCODE_OUT_AON_POS))
#define AON_XTAL_CAPCODE_IN_AON AON_XTAL_CAPCODE_IN_AON
#define AON_XTAL_CAPCODE_IN_AON_POS (22U)
#define AON_XTAL_CAPCODE_IN_AON_LEN (6U)
#define AON_XTAL_CAPCODE_IN_AON_MSK (((1U << AON_XTAL_CAPCODE_IN_AON_LEN) - 1) << AON_XTAL_CAPCODE_IN_AON_POS)
#define AON_XTAL_CAPCODE_IN_AON_UMSK (~(((1U << AON_XTAL_CAPCODE_IN_AON_LEN) - 1) << AON_XTAL_CAPCODE_IN_AON_POS))
#define AON_XTAL_GM_BOOST_AON AON_XTAL_GM_BOOST_AON
#define AON_XTAL_GM_BOOST_AON_POS (28U)
#define AON_XTAL_GM_BOOST_AON_LEN (2U)
#define AON_XTAL_GM_BOOST_AON_MSK (((1U << AON_XTAL_GM_BOOST_AON_LEN) - 1) << AON_XTAL_GM_BOOST_AON_POS)
#define AON_XTAL_GM_BOOST_AON_UMSK (~(((1U << AON_XTAL_GM_BOOST_AON_LEN) - 1) << AON_XTAL_GM_BOOST_AON_POS))
#define AON_XTAL_RDY_SEL_AON AON_XTAL_RDY_SEL_AON
#define AON_XTAL_RDY_SEL_AON_POS (30U)
#define AON_XTAL_RDY_SEL_AON_LEN (2U)
#define AON_XTAL_RDY_SEL_AON_MSK (((1U << AON_XTAL_RDY_SEL_AON_LEN) - 1) << AON_XTAL_RDY_SEL_AON_POS)
#define AON_XTAL_RDY_SEL_AON_UMSK (~(((1U << AON_XTAL_RDY_SEL_AON_LEN) - 1) << AON_XTAL_RDY_SEL_AON_POS))

/* 0x888 : xtal_cfg2 */
#define AON_XTAL_CFG2_OFFSET (0x888)
#define AON_WIFI_XTAL_LDO33_BYPASS_AON AON_WIFI_XTAL_LDO33_BYPASS_AON
#define AON_WIFI_XTAL_LDO33_BYPASS_AON_POS (0U)
#define AON_WIFI_XTAL_LDO33_BYPASS_AON_LEN (1U)
#define AON_WIFI_XTAL_LDO33_BYPASS_AON_MSK (((1U << AON_WIFI_XTAL_LDO33_BYPASS_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_BYPASS_AON_POS)
#define AON_WIFI_XTAL_LDO33_BYPASS_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO33_BYPASS_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_BYPASS_AON_POS))
#define AON_WIFI_XTAL_LDO33_SEL_AON AON_WIFI_XTAL_LDO33_SEL_AON
#define AON_WIFI_XTAL_LDO33_SEL_AON_POS (1U)
#define AON_WIFI_XTAL_LDO33_SEL_AON_LEN (3U)
#define AON_WIFI_XTAL_LDO33_SEL_AON_MSK (((1U << AON_WIFI_XTAL_LDO33_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_SEL_AON_POS)
#define AON_WIFI_XTAL_LDO33_SEL_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO33_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_SEL_AON_POS))
#define AON_WIFI_XTAL_LDO18_SEL_AON AON_WIFI_XTAL_LDO18_SEL_AON
#define AON_WIFI_XTAL_LDO18_SEL_AON_POS (4U)
#define AON_WIFI_XTAL_LDO18_SEL_AON_LEN (2U)
#define AON_WIFI_XTAL_LDO18_SEL_AON_MSK (((1U << AON_WIFI_XTAL_LDO18_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_SEL_AON_POS)
#define AON_WIFI_XTAL_LDO18_SEL_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO18_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_SEL_AON_POS))
#define AON_WIFI_XTAL_LDO33_PU_AON AON_WIFI_XTAL_LDO33_PU_AON
#define AON_WIFI_XTAL_LDO33_PU_AON_POS (6U)
#define AON_WIFI_XTAL_LDO33_PU_AON_LEN (1U)
#define AON_WIFI_XTAL_LDO33_PU_AON_MSK (((1U << AON_WIFI_XTAL_LDO33_PU_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_PU_AON_POS)
#define AON_WIFI_XTAL_LDO33_PU_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO33_PU_AON_LEN) - 1) << AON_WIFI_XTAL_LDO33_PU_AON_POS))
#define AON_WIFI_XTAL_LDO18_PU_AON AON_WIFI_XTAL_LDO18_PU_AON
#define AON_WIFI_XTAL_LDO18_PU_AON_POS (7U)
#define AON_WIFI_XTAL_LDO18_PU_AON_LEN (1U)
#define AON_WIFI_XTAL_LDO18_PU_AON_MSK (((1U << AON_WIFI_XTAL_LDO18_PU_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_PU_AON_POS)
#define AON_WIFI_XTAL_LDO18_PU_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO18_PU_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_PU_AON_POS))
#define AON_WIFI_XTAL_RESERVE AON_WIFI_XTAL_RESERVE
#define AON_WIFI_XTAL_RESERVE_POS (10U)
#define AON_WIFI_XTAL_RESERVE_LEN (4U)
#define AON_WIFI_XTAL_RESERVE_MSK (((1U << AON_WIFI_XTAL_RESERVE_LEN) - 1) << AON_WIFI_XTAL_RESERVE_POS)
#define AON_WIFI_XTAL_RESERVE_UMSK (~(((1U << AON_WIFI_XTAL_RESERVE_LEN) - 1) << AON_WIFI_XTAL_RESERVE_POS))
#define AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON
#define AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_POS (16U)
#define AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_LEN (1U)
#define AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_MSK (((1U << AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_POS)
#define AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_UMSK (~(((1U << AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_LEN) - 1) << AON_WIFI_XTAL_LDO18_SHORT_FILTER_AON_POS))
#define AON_XTAL_BUF_DRV_AON AON_XTAL_BUF_DRV_AON
#define AON_XTAL_BUF_DRV_AON_POS (30U)
#define AON_XTAL_BUF_DRV_AON_LEN (2U)
#define AON_XTAL_BUF_DRV_AON_MSK (((1U << AON_XTAL_BUF_DRV_AON_LEN) - 1) << AON_XTAL_BUF_DRV_AON_POS)
#define AON_XTAL_BUF_DRV_AON_UMSK (~(((1U << AON_XTAL_BUF_DRV_AON_LEN) - 1) << AON_XTAL_BUF_DRV_AON_POS))

/* 0x88C : xtal_cfg3 */
#define AON_XTAL_CFG3_OFFSET (0x88C)
#define AON_WIFI_XTAL_CLK_INV_EN_AON AON_WIFI_XTAL_CLK_INV_EN_AON
#define AON_WIFI_XTAL_CLK_INV_EN_AON_POS (12U)
#define AON_WIFI_XTAL_CLK_INV_EN_AON_LEN (1U)
#define AON_WIFI_XTAL_CLK_INV_EN_AON_MSK (((1U << AON_WIFI_XTAL_CLK_INV_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CLK_INV_EN_AON_POS)
#define AON_WIFI_XTAL_CLK_INV_EN_AON_UMSK (~(((1U << AON_WIFI_XTAL_CLK_INV_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CLK_INV_EN_AON_POS))
#define AON_WIFI_XTAL_CML_EN_AON AON_WIFI_XTAL_CML_EN_AON
#define AON_WIFI_XTAL_CML_EN_AON_POS (16U)
#define AON_WIFI_XTAL_CML_EN_AON_LEN (1U)
#define AON_WIFI_XTAL_CML_EN_AON_MSK (((1U << AON_WIFI_XTAL_CML_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CML_EN_AON_POS)
#define AON_WIFI_XTAL_CML_EN_AON_UMSK (~(((1U << AON_WIFI_XTAL_CML_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CML_EN_AON_POS))
#define AON_WIFI_XTAL_CML_R_SEL_AON AON_WIFI_XTAL_CML_R_SEL_AON
#define AON_WIFI_XTAL_CML_R_SEL_AON_POS (17U)
#define AON_WIFI_XTAL_CML_R_SEL_AON_LEN (2U)
#define AON_WIFI_XTAL_CML_R_SEL_AON_MSK (((1U << AON_WIFI_XTAL_CML_R_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_CML_R_SEL_AON_POS)
#define AON_WIFI_XTAL_CML_R_SEL_AON_UMSK (~(((1U << AON_WIFI_XTAL_CML_R_SEL_AON_LEN) - 1) << AON_WIFI_XTAL_CML_R_SEL_AON_POS))
#define AON_WIFI_XTAL_CLK_EN_AON AON_WIFI_XTAL_CLK_EN_AON
#define AON_WIFI_XTAL_CLK_EN_AON_POS (20U)
#define AON_WIFI_XTAL_CLK_EN_AON_LEN (1U)
#define AON_WIFI_XTAL_CLK_EN_AON_MSK (((1U << AON_WIFI_XTAL_CLK_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CLK_EN_AON_POS)
#define AON_WIFI_XTAL_CLK_EN_AON_UMSK (~(((1U << AON_WIFI_XTAL_CLK_EN_AON_LEN) - 1) << AON_WIFI_XTAL_CLK_EN_AON_POS))
#define AON_WIFI_XTAL_BUF_DRV_AON AON_WIFI_XTAL_BUF_DRV_AON
#define AON_WIFI_XTAL_BUF_DRV_AON_POS (30U)
#define AON_WIFI_XTAL_BUF_DRV_AON_LEN (2U)
#define AON_WIFI_XTAL_BUF_DRV_AON_MSK (((1U << AON_WIFI_XTAL_BUF_DRV_AON_LEN) - 1) << AON_WIFI_XTAL_BUF_DRV_AON_POS)
#define AON_WIFI_XTAL_BUF_DRV_AON_UMSK (~(((1U << AON_WIFI_XTAL_BUF_DRV_AON_LEN) - 1) << AON_WIFI_XTAL_BUF_DRV_AON_POS))

/* 0x890 : tsen */
#define AON_TSEN_OFFSET (0x890)
#define AON_TSEN_REFCODE_CORNER AON_TSEN_REFCODE_CORNER
#define AON_TSEN_REFCODE_CORNER_POS (0U)
#define AON_TSEN_REFCODE_CORNER_LEN (12U)
#define AON_TSEN_REFCODE_CORNER_MSK (((1U << AON_TSEN_REFCODE_CORNER_LEN) - 1) << AON_TSEN_REFCODE_CORNER_POS)
#define AON_TSEN_REFCODE_CORNER_UMSK (~(((1U << AON_TSEN_REFCODE_CORNER_LEN) - 1) << AON_TSEN_REFCODE_CORNER_POS))
#define AON_TSEN_REFCODE_RFCAL AON_TSEN_REFCODE_RFCAL
#define AON_TSEN_REFCODE_RFCAL_POS (16U)
#define AON_TSEN_REFCODE_RFCAL_LEN (12U)
#define AON_TSEN_REFCODE_RFCAL_MSK (((1U << AON_TSEN_REFCODE_RFCAL_LEN) - 1) << AON_TSEN_REFCODE_RFCAL_POS)
#define AON_TSEN_REFCODE_RFCAL_UMSK (~(((1U << AON_TSEN_REFCODE_RFCAL_LEN) - 1) << AON_TSEN_REFCODE_RFCAL_POS))
#define AON_XTAL_RDY AON_XTAL_RDY
#define AON_XTAL_RDY_POS (28U)
#define AON_XTAL_RDY_LEN (1U)
#define AON_XTAL_RDY_MSK (((1U << AON_XTAL_RDY_LEN) - 1) << AON_XTAL_RDY_POS)
#define AON_XTAL_RDY_UMSK (~(((1U << AON_XTAL_RDY_LEN) - 1) << AON_XTAL_RDY_POS))
#define AON_XTAL_INN_CFG_EN_AON AON_XTAL_INN_CFG_EN_AON
#define AON_XTAL_INN_CFG_EN_AON_POS (29U)
#define AON_XTAL_INN_CFG_EN_AON_LEN (1U)
#define AON_XTAL_INN_CFG_EN_AON_MSK (((1U << AON_XTAL_INN_CFG_EN_AON_LEN) - 1) << AON_XTAL_INN_CFG_EN_AON_POS)
#define AON_XTAL_INN_CFG_EN_AON_UMSK (~(((1U << AON_XTAL_INN_CFG_EN_AON_LEN) - 1) << AON_XTAL_INN_CFG_EN_AON_POS))
#define AON_XTAL_RDY_INT_SEL_AON AON_XTAL_RDY_INT_SEL_AON
#define AON_XTAL_RDY_INT_SEL_AON_POS (30U)
#define AON_XTAL_RDY_INT_SEL_AON_LEN (2U)
#define AON_XTAL_RDY_INT_SEL_AON_MSK (((1U << AON_XTAL_RDY_INT_SEL_AON_LEN) - 1) << AON_XTAL_RDY_INT_SEL_AON_POS)
#define AON_XTAL_RDY_INT_SEL_AON_UMSK (~(((1U << AON_XTAL_RDY_INT_SEL_AON_LEN) - 1) << AON_XTAL_RDY_INT_SEL_AON_POS))

/* 0x8C4 : ldo18io */
#define AON_LDO18IO_OFFSET (0x8C4)
#define AON_LDO18IO_BYPASS_ISO_AON AON_LDO18IO_BYPASS_ISO_AON
#define AON_LDO18IO_BYPASS_ISO_AON_POS (1U)
#define AON_LDO18IO_BYPASS_ISO_AON_LEN (1U)
#define AON_LDO18IO_BYPASS_ISO_AON_MSK (((1U << AON_LDO18IO_BYPASS_ISO_AON_LEN) - 1) << AON_LDO18IO_BYPASS_ISO_AON_POS)
#define AON_LDO18IO_BYPASS_ISO_AON_UMSK (~(((1U << AON_LDO18IO_BYPASS_ISO_AON_LEN) - 1) << AON_LDO18IO_BYPASS_ISO_AON_POS))
#define AON_LDO18IO_PULLDOWN_AON AON_LDO18IO_PULLDOWN_AON
#define AON_LDO18IO_PULLDOWN_AON_POS (2U)
#define AON_LDO18IO_PULLDOWN_AON_LEN (1U)
#define AON_LDO18IO_PULLDOWN_AON_MSK (((1U << AON_LDO18IO_PULLDOWN_AON_LEN) - 1) << AON_LDO18IO_PULLDOWN_AON_POS)
#define AON_LDO18IO_PULLDOWN_AON_UMSK (~(((1U << AON_LDO18IO_PULLDOWN_AON_LEN) - 1) << AON_LDO18IO_PULLDOWN_AON_POS))
#define AON_LDO18IO_PULLDOWN_SEL_AON AON_LDO18IO_PULLDOWN_SEL_AON
#define AON_LDO18IO_PULLDOWN_SEL_AON_POS (3U)
#define AON_LDO18IO_PULLDOWN_SEL_AON_LEN (1U)
#define AON_LDO18IO_PULLDOWN_SEL_AON_MSK (((1U << AON_LDO18IO_PULLDOWN_SEL_AON_LEN) - 1) << AON_LDO18IO_PULLDOWN_SEL_AON_POS)
#define AON_LDO18IO_PULLDOWN_SEL_AON_UMSK (~(((1U << AON_LDO18IO_PULLDOWN_SEL_AON_LEN) - 1) << AON_LDO18IO_PULLDOWN_SEL_AON_POS))
#define AON_LDO18IO_BM_AON AON_LDO18IO_BM_AON
#define AON_LDO18IO_BM_AON_POS (4U)
#define AON_LDO18IO_BM_AON_LEN (3U)
#define AON_LDO18IO_BM_AON_MSK (((1U << AON_LDO18IO_BM_AON_LEN) - 1) << AON_LDO18IO_BM_AON_POS)
#define AON_LDO18IO_BM_AON_UMSK (~(((1U << AON_LDO18IO_BM_AON_LEN) - 1) << AON_LDO18IO_BM_AON_POS))
#define AON_LDO18IO_CC_AON AON_LDO18IO_CC_AON
#define AON_LDO18IO_CC_AON_POS (8U)
#define AON_LDO18IO_CC_AON_LEN (3U)
#define AON_LDO18IO_CC_AON_MSK (((1U << AON_LDO18IO_CC_AON_LEN) - 1) << AON_LDO18IO_CC_AON_POS)
#define AON_LDO18IO_CC_AON_UMSK (~(((1U << AON_LDO18IO_CC_AON_LEN) - 1) << AON_LDO18IO_CC_AON_POS))
#define AON_LDO18IO_OCP_OUT_AON AON_LDO18IO_OCP_OUT_AON
#define AON_LDO18IO_OCP_OUT_AON_POS (11U)
#define AON_LDO18IO_OCP_OUT_AON_LEN (1U)
#define AON_LDO18IO_OCP_OUT_AON_MSK (((1U << AON_LDO18IO_OCP_OUT_AON_LEN) - 1) << AON_LDO18IO_OCP_OUT_AON_POS)
#define AON_LDO18IO_OCP_OUT_AON_UMSK (~(((1U << AON_LDO18IO_OCP_OUT_AON_LEN) - 1) << AON_LDO18IO_OCP_OUT_AON_POS))
#define AON_LDO18IO_OCP_TH_AON AON_LDO18IO_OCP_TH_AON
#define AON_LDO18IO_OCP_TH_AON_POS (12U)
#define AON_LDO18IO_OCP_TH_AON_LEN (3U)
#define AON_LDO18IO_OCP_TH_AON_MSK (((1U << AON_LDO18IO_OCP_TH_AON_LEN) - 1) << AON_LDO18IO_OCP_TH_AON_POS)
#define AON_LDO18IO_OCP_TH_AON_UMSK (~(((1U << AON_LDO18IO_OCP_TH_AON_LEN) - 1) << AON_LDO18IO_OCP_TH_AON_POS))
#define AON_LDO18IO_OCP_EN_AON AON_LDO18IO_OCP_EN_AON
#define AON_LDO18IO_OCP_EN_AON_POS (15U)
#define AON_LDO18IO_OCP_EN_AON_LEN (1U)
#define AON_LDO18IO_OCP_EN_AON_MSK (((1U << AON_LDO18IO_OCP_EN_AON_LEN) - 1) << AON_LDO18IO_OCP_EN_AON_POS)
#define AON_LDO18IO_OCP_EN_AON_UMSK (~(((1U << AON_LDO18IO_OCP_EN_AON_LEN) - 1) << AON_LDO18IO_OCP_EN_AON_POS))
#define AON_LDO18IO_SSTART_DELAY_AON AON_LDO18IO_SSTART_DELAY_AON
#define AON_LDO18IO_SSTART_DELAY_AON_POS (16U)
#define AON_LDO18IO_SSTART_DELAY_AON_LEN (3U)
#define AON_LDO18IO_SSTART_DELAY_AON_MSK (((1U << AON_LDO18IO_SSTART_DELAY_AON_LEN) - 1) << AON_LDO18IO_SSTART_DELAY_AON_POS)
#define AON_LDO18IO_SSTART_DELAY_AON_UMSK (~(((1U << AON_LDO18IO_SSTART_DELAY_AON_LEN) - 1) << AON_LDO18IO_SSTART_DELAY_AON_POS))
#define AON_LDO18IO_SSTART_EN_AON AON_LDO18IO_SSTART_EN_AON
#define AON_LDO18IO_SSTART_EN_AON_POS (19U)
#define AON_LDO18IO_SSTART_EN_AON_LEN (1U)
#define AON_LDO18IO_SSTART_EN_AON_MSK (((1U << AON_LDO18IO_SSTART_EN_AON_LEN) - 1) << AON_LDO18IO_SSTART_EN_AON_POS)
#define AON_LDO18IO_SSTART_EN_AON_UMSK (~(((1U << AON_LDO18IO_SSTART_EN_AON_LEN) - 1) << AON_LDO18IO_SSTART_EN_AON_POS))
#define AON_LDO18IO_VOUT_SEL_AON AON_LDO18IO_VOUT_SEL_AON
#define AON_LDO18IO_VOUT_SEL_AON_POS (20U)
#define AON_LDO18IO_VOUT_SEL_AON_LEN (4U)
#define AON_LDO18IO_VOUT_SEL_AON_MSK (((1U << AON_LDO18IO_VOUT_SEL_AON_LEN) - 1) << AON_LDO18IO_VOUT_SEL_AON_POS)
#define AON_LDO18IO_VOUT_SEL_AON_UMSK (~(((1U << AON_LDO18IO_VOUT_SEL_AON_LEN) - 1) << AON_LDO18IO_VOUT_SEL_AON_POS))
#define AON_LDO18IO_VOUT_TRIM_AON AON_LDO18IO_VOUT_TRIM_AON
#define AON_LDO18IO_VOUT_TRIM_AON_POS (24U)
#define AON_LDO18IO_VOUT_TRIM_AON_LEN (4U)
#define AON_LDO18IO_VOUT_TRIM_AON_MSK (((1U << AON_LDO18IO_VOUT_TRIM_AON_LEN) - 1) << AON_LDO18IO_VOUT_TRIM_AON_POS)
#define AON_LDO18IO_VOUT_TRIM_AON_UMSK (~(((1U << AON_LDO18IO_VOUT_TRIM_AON_LEN) - 1) << AON_LDO18IO_VOUT_TRIM_AON_POS))

/* 0x900 : acomp0_ctrl */
#define AON_ACOMP0_CTRL_OFFSET (0x900)
#define AON_ACOMP0_EN AON_ACOMP0_EN
#define AON_ACOMP0_EN_POS (0U)
#define AON_ACOMP0_EN_LEN (1U)
#define AON_ACOMP0_EN_MSK (((1U << AON_ACOMP0_EN_LEN) - 1) << AON_ACOMP0_EN_POS)
#define AON_ACOMP0_EN_UMSK (~(((1U << AON_ACOMP0_EN_LEN) - 1) << AON_ACOMP0_EN_POS))
#define AON_ACOMP0_HYST_SELN AON_ACOMP0_HYST_SELN
#define AON_ACOMP0_HYST_SELN_POS (4U)
#define AON_ACOMP0_HYST_SELN_LEN (3U)
#define AON_ACOMP0_HYST_SELN_MSK (((1U << AON_ACOMP0_HYST_SELN_LEN) - 1) << AON_ACOMP0_HYST_SELN_POS)
#define AON_ACOMP0_HYST_SELN_UMSK (~(((1U << AON_ACOMP0_HYST_SELN_LEN) - 1) << AON_ACOMP0_HYST_SELN_POS))
#define AON_ACOMP0_HYST_SELP AON_ACOMP0_HYST_SELP
#define AON_ACOMP0_HYST_SELP_POS (7U)
#define AON_ACOMP0_HYST_SELP_LEN (3U)
#define AON_ACOMP0_HYST_SELP_MSK (((1U << AON_ACOMP0_HYST_SELP_LEN) - 1) << AON_ACOMP0_HYST_SELP_POS)
#define AON_ACOMP0_HYST_SELP_UMSK (~(((1U << AON_ACOMP0_HYST_SELP_LEN) - 1) << AON_ACOMP0_HYST_SELP_POS))
#define AON_ACOMP0_BIAS_PROG AON_ACOMP0_BIAS_PROG
#define AON_ACOMP0_BIAS_PROG_POS (10U)
#define AON_ACOMP0_BIAS_PROG_LEN (2U)
#define AON_ACOMP0_BIAS_PROG_MSK (((1U << AON_ACOMP0_BIAS_PROG_LEN) - 1) << AON_ACOMP0_BIAS_PROG_POS)
#define AON_ACOMP0_BIAS_PROG_UMSK (~(((1U << AON_ACOMP0_BIAS_PROG_LEN) - 1) << AON_ACOMP0_BIAS_PROG_POS))
#define AON_ACOMP0_LEVEL_SEL AON_ACOMP0_LEVEL_SEL
#define AON_ACOMP0_LEVEL_SEL_POS (12U)
#define AON_ACOMP0_LEVEL_SEL_LEN (6U)
#define AON_ACOMP0_LEVEL_SEL_MSK (((1U << AON_ACOMP0_LEVEL_SEL_LEN) - 1) << AON_ACOMP0_LEVEL_SEL_POS)
#define AON_ACOMP0_LEVEL_SEL_UMSK (~(((1U << AON_ACOMP0_LEVEL_SEL_LEN) - 1) << AON_ACOMP0_LEVEL_SEL_POS))
#define AON_ACOMP0_NEG_SEL AON_ACOMP0_NEG_SEL
#define AON_ACOMP0_NEG_SEL_POS (18U)
#define AON_ACOMP0_NEG_SEL_LEN (4U)
#define AON_ACOMP0_NEG_SEL_MSK (((1U << AON_ACOMP0_NEG_SEL_LEN) - 1) << AON_ACOMP0_NEG_SEL_POS)
#define AON_ACOMP0_NEG_SEL_UMSK (~(((1U << AON_ACOMP0_NEG_SEL_LEN) - 1) << AON_ACOMP0_NEG_SEL_POS))
#define AON_ACOMP0_POS_SEL AON_ACOMP0_POS_SEL
#define AON_ACOMP0_POS_SEL_POS (22U)
#define AON_ACOMP0_POS_SEL_LEN (4U)
#define AON_ACOMP0_POS_SEL_MSK (((1U << AON_ACOMP0_POS_SEL_LEN) - 1) << AON_ACOMP0_POS_SEL_POS)
#define AON_ACOMP0_POS_SEL_UMSK (~(((1U << AON_ACOMP0_POS_SEL_LEN) - 1) << AON_ACOMP0_POS_SEL_POS))
#define AON_ACOMP0_MUXEN AON_ACOMP0_MUXEN
#define AON_ACOMP0_MUXEN_POS (26U)
#define AON_ACOMP0_MUXEN_LEN (1U)
#define AON_ACOMP0_MUXEN_MSK (((1U << AON_ACOMP0_MUXEN_LEN) - 1) << AON_ACOMP0_MUXEN_POS)
#define AON_ACOMP0_MUXEN_UMSK (~(((1U << AON_ACOMP0_MUXEN_LEN) - 1) << AON_ACOMP0_MUXEN_POS))

/* 0x904 : acomp1_ctrl */
#define AON_ACOMP1_CTRL_OFFSET (0x904)
#define AON_ACOMP1_EN AON_ACOMP1_EN
#define AON_ACOMP1_EN_POS (0U)
#define AON_ACOMP1_EN_LEN (1U)
#define AON_ACOMP1_EN_MSK (((1U << AON_ACOMP1_EN_LEN) - 1) << AON_ACOMP1_EN_POS)
#define AON_ACOMP1_EN_UMSK (~(((1U << AON_ACOMP1_EN_LEN) - 1) << AON_ACOMP1_EN_POS))
#define AON_ACOMP1_HYST_SELN AON_ACOMP1_HYST_SELN
#define AON_ACOMP1_HYST_SELN_POS (4U)
#define AON_ACOMP1_HYST_SELN_LEN (3U)
#define AON_ACOMP1_HYST_SELN_MSK (((1U << AON_ACOMP1_HYST_SELN_LEN) - 1) << AON_ACOMP1_HYST_SELN_POS)
#define AON_ACOMP1_HYST_SELN_UMSK (~(((1U << AON_ACOMP1_HYST_SELN_LEN) - 1) << AON_ACOMP1_HYST_SELN_POS))
#define AON_ACOMP1_HYST_SELP AON_ACOMP1_HYST_SELP
#define AON_ACOMP1_HYST_SELP_POS (7U)
#define AON_ACOMP1_HYST_SELP_LEN (3U)
#define AON_ACOMP1_HYST_SELP_MSK (((1U << AON_ACOMP1_HYST_SELP_LEN) - 1) << AON_ACOMP1_HYST_SELP_POS)
#define AON_ACOMP1_HYST_SELP_UMSK (~(((1U << AON_ACOMP1_HYST_SELP_LEN) - 1) << AON_ACOMP1_HYST_SELP_POS))
#define AON_ACOMP1_BIAS_PROG AON_ACOMP1_BIAS_PROG
#define AON_ACOMP1_BIAS_PROG_POS (10U)
#define AON_ACOMP1_BIAS_PROG_LEN (2U)
#define AON_ACOMP1_BIAS_PROG_MSK (((1U << AON_ACOMP1_BIAS_PROG_LEN) - 1) << AON_ACOMP1_BIAS_PROG_POS)
#define AON_ACOMP1_BIAS_PROG_UMSK (~(((1U << AON_ACOMP1_BIAS_PROG_LEN) - 1) << AON_ACOMP1_BIAS_PROG_POS))
#define AON_ACOMP1_LEVEL_SEL AON_ACOMP1_LEVEL_SEL
#define AON_ACOMP1_LEVEL_SEL_POS (12U)
#define AON_ACOMP1_LEVEL_SEL_LEN (6U)
#define AON_ACOMP1_LEVEL_SEL_MSK (((1U << AON_ACOMP1_LEVEL_SEL_LEN) - 1) << AON_ACOMP1_LEVEL_SEL_POS)
#define AON_ACOMP1_LEVEL_SEL_UMSK (~(((1U << AON_ACOMP1_LEVEL_SEL_LEN) - 1) << AON_ACOMP1_LEVEL_SEL_POS))
#define AON_ACOMP1_NEG_SEL AON_ACOMP1_NEG_SEL
#define AON_ACOMP1_NEG_SEL_POS (18U)
#define AON_ACOMP1_NEG_SEL_LEN (4U)
#define AON_ACOMP1_NEG_SEL_MSK (((1U << AON_ACOMP1_NEG_SEL_LEN) - 1) << AON_ACOMP1_NEG_SEL_POS)
#define AON_ACOMP1_NEG_SEL_UMSK (~(((1U << AON_ACOMP1_NEG_SEL_LEN) - 1) << AON_ACOMP1_NEG_SEL_POS))
#define AON_ACOMP1_POS_SEL AON_ACOMP1_POS_SEL
#define AON_ACOMP1_POS_SEL_POS (22U)
#define AON_ACOMP1_POS_SEL_LEN (4U)
#define AON_ACOMP1_POS_SEL_MSK (((1U << AON_ACOMP1_POS_SEL_LEN) - 1) << AON_ACOMP1_POS_SEL_POS)
#define AON_ACOMP1_POS_SEL_UMSK (~(((1U << AON_ACOMP1_POS_SEL_LEN) - 1) << AON_ACOMP1_POS_SEL_POS))
#define AON_ACOMP1_MUXEN AON_ACOMP1_MUXEN
#define AON_ACOMP1_MUXEN_POS (26U)
#define AON_ACOMP1_MUXEN_LEN (1U)
#define AON_ACOMP1_MUXEN_MSK (((1U << AON_ACOMP1_MUXEN_LEN) - 1) << AON_ACOMP1_MUXEN_POS)
#define AON_ACOMP1_MUXEN_UMSK (~(((1U << AON_ACOMP1_MUXEN_LEN) - 1) << AON_ACOMP1_MUXEN_POS))

/* 0x908 : acomp_ctrl */
#define AON_ACOMP_CTRL_OFFSET (0x908)
#define AON_ACOMP1_RSTN_ANA AON_ACOMP1_RSTN_ANA
#define AON_ACOMP1_RSTN_ANA_POS (0U)
#define AON_ACOMP1_RSTN_ANA_LEN (1U)
#define AON_ACOMP1_RSTN_ANA_MSK (((1U << AON_ACOMP1_RSTN_ANA_LEN) - 1) << AON_ACOMP1_RSTN_ANA_POS)
#define AON_ACOMP1_RSTN_ANA_UMSK (~(((1U << AON_ACOMP1_RSTN_ANA_LEN) - 1) << AON_ACOMP1_RSTN_ANA_POS))
#define AON_ACOMP0_RSTN_ANA AON_ACOMP0_RSTN_ANA
#define AON_ACOMP0_RSTN_ANA_POS (1U)
#define AON_ACOMP0_RSTN_ANA_LEN (1U)
#define AON_ACOMP0_RSTN_ANA_MSK (((1U << AON_ACOMP0_RSTN_ANA_LEN) - 1) << AON_ACOMP0_RSTN_ANA_POS)
#define AON_ACOMP0_RSTN_ANA_UMSK (~(((1U << AON_ACOMP0_RSTN_ANA_LEN) - 1) << AON_ACOMP0_RSTN_ANA_POS))
#define AON_ACOMP1_TEST_EN AON_ACOMP1_TEST_EN
#define AON_ACOMP1_TEST_EN_POS (8U)
#define AON_ACOMP1_TEST_EN_LEN (1U)
#define AON_ACOMP1_TEST_EN_MSK (((1U << AON_ACOMP1_TEST_EN_LEN) - 1) << AON_ACOMP1_TEST_EN_POS)
#define AON_ACOMP1_TEST_EN_UMSK (~(((1U << AON_ACOMP1_TEST_EN_LEN) - 1) << AON_ACOMP1_TEST_EN_POS))
#define AON_ACOMP0_TEST_EN AON_ACOMP0_TEST_EN
#define AON_ACOMP0_TEST_EN_POS (9U)
#define AON_ACOMP0_TEST_EN_LEN (1U)
#define AON_ACOMP0_TEST_EN_MSK (((1U << AON_ACOMP0_TEST_EN_LEN) - 1) << AON_ACOMP0_TEST_EN_POS)
#define AON_ACOMP0_TEST_EN_UMSK (~(((1U << AON_ACOMP0_TEST_EN_LEN) - 1) << AON_ACOMP0_TEST_EN_POS))
#define AON_ACOMP1_TEST_SEL AON_ACOMP1_TEST_SEL
#define AON_ACOMP1_TEST_SEL_POS (10U)
#define AON_ACOMP1_TEST_SEL_LEN (2U)
#define AON_ACOMP1_TEST_SEL_MSK (((1U << AON_ACOMP1_TEST_SEL_LEN) - 1) << AON_ACOMP1_TEST_SEL_POS)
#define AON_ACOMP1_TEST_SEL_UMSK (~(((1U << AON_ACOMP1_TEST_SEL_LEN) - 1) << AON_ACOMP1_TEST_SEL_POS))
#define AON_ACOMP0_TEST_SEL AON_ACOMP0_TEST_SEL
#define AON_ACOMP0_TEST_SEL_POS (12U)
#define AON_ACOMP0_TEST_SEL_LEN (2U)
#define AON_ACOMP0_TEST_SEL_MSK (((1U << AON_ACOMP0_TEST_SEL_LEN) - 1) << AON_ACOMP0_TEST_SEL_POS)
#define AON_ACOMP0_TEST_SEL_UMSK (~(((1U << AON_ACOMP0_TEST_SEL_LEN) - 1) << AON_ACOMP0_TEST_SEL_POS))
#define AON_ACOMP1_OUT_RAW AON_ACOMP1_OUT_RAW
#define AON_ACOMP1_OUT_RAW_POS (17U)
#define AON_ACOMP1_OUT_RAW_LEN (1U)
#define AON_ACOMP1_OUT_RAW_MSK (((1U << AON_ACOMP1_OUT_RAW_LEN) - 1) << AON_ACOMP1_OUT_RAW_POS)
#define AON_ACOMP1_OUT_RAW_UMSK (~(((1U << AON_ACOMP1_OUT_RAW_LEN) - 1) << AON_ACOMP1_OUT_RAW_POS))
#define AON_ACOMP0_OUT_RAW AON_ACOMP0_OUT_RAW
#define AON_ACOMP0_OUT_RAW_POS (19U)
#define AON_ACOMP0_OUT_RAW_LEN (1U)
#define AON_ACOMP0_OUT_RAW_MSK (((1U << AON_ACOMP0_OUT_RAW_LEN) - 1) << AON_ACOMP0_OUT_RAW_POS)
#define AON_ACOMP0_OUT_RAW_UMSK (~(((1U << AON_ACOMP0_OUT_RAW_LEN) - 1) << AON_ACOMP0_OUT_RAW_POS))
#define AON_ACOMP_VREF_SEL AON_ACOMP_VREF_SEL
#define AON_ACOMP_VREF_SEL_POS (24U)
#define AON_ACOMP_VREF_SEL_LEN (6U)
#define AON_ACOMP_VREF_SEL_MSK (((1U << AON_ACOMP_VREF_SEL_LEN) - 1) << AON_ACOMP_VREF_SEL_POS)
#define AON_ACOMP_VREF_SEL_UMSK (~(((1U << AON_ACOMP_VREF_SEL_LEN) - 1) << AON_ACOMP_VREF_SEL_POS))
#define AON_ACOMP_RESERVED AON_ACOMP_RESERVED
#define AON_ACOMP_RESERVED_POS (30U)
#define AON_ACOMP_RESERVED_LEN (2U)
#define AON_ACOMP_RESERVED_MSK (((1U << AON_ACOMP_RESERVED_LEN) - 1) << AON_ACOMP_RESERVED_POS)
#define AON_ACOMP_RESERVED_UMSK (~(((1U << AON_ACOMP_RESERVED_LEN) - 1) << AON_ACOMP_RESERVED_POS))

/* 0x90C : gpadc_reg_cmd */
#define AON_GPADC_REG_CMD_OFFSET (0x90C)
#define AON_GPADC_GLOBAL_EN AON_GPADC_GLOBAL_EN
#define AON_GPADC_GLOBAL_EN_POS (0U)
#define AON_GPADC_GLOBAL_EN_LEN (1U)
#define AON_GPADC_GLOBAL_EN_MSK (((1U << AON_GPADC_GLOBAL_EN_LEN) - 1) << AON_GPADC_GLOBAL_EN_POS)
#define AON_GPADC_GLOBAL_EN_UMSK (~(((1U << AON_GPADC_GLOBAL_EN_LEN) - 1) << AON_GPADC_GLOBAL_EN_POS))
#define AON_GPADC_CONV_START AON_GPADC_CONV_START
#define AON_GPADC_CONV_START_POS (1U)
#define AON_GPADC_CONV_START_LEN (1U)
#define AON_GPADC_CONV_START_MSK (((1U << AON_GPADC_CONV_START_LEN) - 1) << AON_GPADC_CONV_START_POS)
#define AON_GPADC_CONV_START_UMSK (~(((1U << AON_GPADC_CONV_START_LEN) - 1) << AON_GPADC_CONV_START_POS))
#define AON_GPADC_SOFT_RST AON_GPADC_SOFT_RST
#define AON_GPADC_SOFT_RST_POS (2U)
#define AON_GPADC_SOFT_RST_LEN (1U)
#define AON_GPADC_SOFT_RST_MSK (((1U << AON_GPADC_SOFT_RST_LEN) - 1) << AON_GPADC_SOFT_RST_POS)
#define AON_GPADC_SOFT_RST_UMSK (~(((1U << AON_GPADC_SOFT_RST_LEN) - 1) << AON_GPADC_SOFT_RST_POS))
#define AON_GPADC_NEG_SEL AON_GPADC_NEG_SEL
#define AON_GPADC_NEG_SEL_POS (3U)
#define AON_GPADC_NEG_SEL_LEN (5U)
#define AON_GPADC_NEG_SEL_MSK (((1U << AON_GPADC_NEG_SEL_LEN) - 1) << AON_GPADC_NEG_SEL_POS)
#define AON_GPADC_NEG_SEL_UMSK (~(((1U << AON_GPADC_NEG_SEL_LEN) - 1) << AON_GPADC_NEG_SEL_POS))
#define AON_GPADC_POS_SEL AON_GPADC_POS_SEL
#define AON_GPADC_POS_SEL_POS (8U)
#define AON_GPADC_POS_SEL_LEN (5U)
#define AON_GPADC_POS_SEL_MSK (((1U << AON_GPADC_POS_SEL_LEN) - 1) << AON_GPADC_POS_SEL_POS)
#define AON_GPADC_POS_SEL_UMSK (~(((1U << AON_GPADC_POS_SEL_LEN) - 1) << AON_GPADC_POS_SEL_POS))
#define AON_GPADC_NEG_GND AON_GPADC_NEG_GND
#define AON_GPADC_NEG_GND_POS (13U)
#define AON_GPADC_NEG_GND_LEN (1U)
#define AON_GPADC_NEG_GND_MSK (((1U << AON_GPADC_NEG_GND_LEN) - 1) << AON_GPADC_NEG_GND_POS)
#define AON_GPADC_NEG_GND_UMSK (~(((1U << AON_GPADC_NEG_GND_LEN) - 1) << AON_GPADC_NEG_GND_POS))
#define AON_GPADC_MICBIAS_EN AON_GPADC_MICBIAS_EN
#define AON_GPADC_MICBIAS_EN_POS (14U)
#define AON_GPADC_MICBIAS_EN_LEN (1U)
#define AON_GPADC_MICBIAS_EN_MSK (((1U << AON_GPADC_MICBIAS_EN_LEN) - 1) << AON_GPADC_MICBIAS_EN_POS)
#define AON_GPADC_MICBIAS_EN_UMSK (~(((1U << AON_GPADC_MICBIAS_EN_LEN) - 1) << AON_GPADC_MICBIAS_EN_POS))
#define AON_GPADC_MICPGA_EN AON_GPADC_MICPGA_EN
#define AON_GPADC_MICPGA_EN_POS (15U)
#define AON_GPADC_MICPGA_EN_LEN (1U)
#define AON_GPADC_MICPGA_EN_MSK (((1U << AON_GPADC_MICPGA_EN_LEN) - 1) << AON_GPADC_MICPGA_EN_POS)
#define AON_GPADC_MICPGA_EN_UMSK (~(((1U << AON_GPADC_MICPGA_EN_LEN) - 1) << AON_GPADC_MICPGA_EN_POS))
#define AON_GPADC_BYP_MICBOOST AON_GPADC_BYP_MICBOOST
#define AON_GPADC_BYP_MICBOOST_POS (16U)
#define AON_GPADC_BYP_MICBOOST_LEN (1U)
#define AON_GPADC_BYP_MICBOOST_MSK (((1U << AON_GPADC_BYP_MICBOOST_LEN) - 1) << AON_GPADC_BYP_MICBOOST_POS)
#define AON_GPADC_BYP_MICBOOST_UMSK (~(((1U << AON_GPADC_BYP_MICBOOST_LEN) - 1) << AON_GPADC_BYP_MICBOOST_POS))
#define AON_GPADC_RCAL_EN AON_GPADC_RCAL_EN
#define AON_GPADC_RCAL_EN_POS (17U)
#define AON_GPADC_RCAL_EN_LEN (1U)
#define AON_GPADC_RCAL_EN_MSK (((1U << AON_GPADC_RCAL_EN_LEN) - 1) << AON_GPADC_RCAL_EN_POS)
#define AON_GPADC_RCAL_EN_UMSK (~(((1U << AON_GPADC_RCAL_EN_LEN) - 1) << AON_GPADC_RCAL_EN_POS))
#define AON_GPADC_DWA_EN AON_GPADC_DWA_EN
#define AON_GPADC_DWA_EN_POS (18U)
#define AON_GPADC_DWA_EN_LEN (1U)
#define AON_GPADC_DWA_EN_MSK (((1U << AON_GPADC_DWA_EN_LEN) - 1) << AON_GPADC_DWA_EN_POS)
#define AON_GPADC_DWA_EN_UMSK (~(((1U << AON_GPADC_DWA_EN_LEN) - 1) << AON_GPADC_DWA_EN_POS))
#define AON_GPADC_MIC2_DIFF AON_GPADC_MIC2_DIFF
#define AON_GPADC_MIC2_DIFF_POS (19U)
#define AON_GPADC_MIC2_DIFF_LEN (1U)
#define AON_GPADC_MIC2_DIFF_MSK (((1U << AON_GPADC_MIC2_DIFF_LEN) - 1) << AON_GPADC_MIC2_DIFF_POS)
#define AON_GPADC_MIC2_DIFF_UMSK (~(((1U << AON_GPADC_MIC2_DIFF_LEN) - 1) << AON_GPADC_MIC2_DIFF_POS))
#define AON_GPADC_MIC1_DIFF AON_GPADC_MIC1_DIFF
#define AON_GPADC_MIC1_DIFF_POS (20U)
#define AON_GPADC_MIC1_DIFF_LEN (1U)
#define AON_GPADC_MIC1_DIFF_MSK (((1U << AON_GPADC_MIC1_DIFF_LEN) - 1) << AON_GPADC_MIC1_DIFF_POS)
#define AON_GPADC_MIC1_DIFF_UMSK (~(((1U << AON_GPADC_MIC1_DIFF_LEN) - 1) << AON_GPADC_MIC1_DIFF_POS))
#define AON_GPADC_MIC_PGA2_GAIN AON_GPADC_MIC_PGA2_GAIN
#define AON_GPADC_MIC_PGA2_GAIN_POS (21U)
#define AON_GPADC_MIC_PGA2_GAIN_LEN (2U)
#define AON_GPADC_MIC_PGA2_GAIN_MSK (((1U << AON_GPADC_MIC_PGA2_GAIN_LEN) - 1) << AON_GPADC_MIC_PGA2_GAIN_POS)
#define AON_GPADC_MIC_PGA2_GAIN_UMSK (~(((1U << AON_GPADC_MIC_PGA2_GAIN_LEN) - 1) << AON_GPADC_MIC_PGA2_GAIN_POS))
#define AON_GPADC_MICBOOST_32DB_EN AON_GPADC_MICBOOST_32DB_EN
#define AON_GPADC_MICBOOST_32DB_EN_POS (23U)
#define AON_GPADC_MICBOOST_32DB_EN_LEN (1U)
#define AON_GPADC_MICBOOST_32DB_EN_MSK (((1U << AON_GPADC_MICBOOST_32DB_EN_LEN) - 1) << AON_GPADC_MICBOOST_32DB_EN_POS)
#define AON_GPADC_MICBOOST_32DB_EN_UMSK (~(((1U << AON_GPADC_MICBOOST_32DB_EN_LEN) - 1) << AON_GPADC_MICBOOST_32DB_EN_POS))
#define AON_GPADC_CHIP_SEN_PU AON_GPADC_CHIP_SEN_PU
#define AON_GPADC_CHIP_SEN_PU_POS (27U)
#define AON_GPADC_CHIP_SEN_PU_LEN (1U)
#define AON_GPADC_CHIP_SEN_PU_MSK (((1U << AON_GPADC_CHIP_SEN_PU_LEN) - 1) << AON_GPADC_CHIP_SEN_PU_POS)
#define AON_GPADC_CHIP_SEN_PU_UMSK (~(((1U << AON_GPADC_CHIP_SEN_PU_LEN) - 1) << AON_GPADC_CHIP_SEN_PU_POS))
#define AON_GPADC_SEN_SEL AON_GPADC_SEN_SEL
#define AON_GPADC_SEN_SEL_POS (28U)
#define AON_GPADC_SEN_SEL_LEN (3U)
#define AON_GPADC_SEN_SEL_MSK (((1U << AON_GPADC_SEN_SEL_LEN) - 1) << AON_GPADC_SEN_SEL_POS)
#define AON_GPADC_SEN_SEL_UMSK (~(((1U << AON_GPADC_SEN_SEL_LEN) - 1) << AON_GPADC_SEN_SEL_POS))
#define AON_GPADC_SEN_TEST_EN AON_GPADC_SEN_TEST_EN
#define AON_GPADC_SEN_TEST_EN_POS (31U)
#define AON_GPADC_SEN_TEST_EN_LEN (1U)
#define AON_GPADC_SEN_TEST_EN_MSK (((1U << AON_GPADC_SEN_TEST_EN_LEN) - 1) << AON_GPADC_SEN_TEST_EN_POS)
#define AON_GPADC_SEN_TEST_EN_UMSK (~(((1U << AON_GPADC_SEN_TEST_EN_LEN) - 1) << AON_GPADC_SEN_TEST_EN_POS))

/* 0x910 : gpadc_reg_config1 */
#define AON_GPADC_REG_CONFIG1_OFFSET (0x910)
#define AON_GPADC_CAL_OS_EN AON_GPADC_CAL_OS_EN
#define AON_GPADC_CAL_OS_EN_POS (0U)
#define AON_GPADC_CAL_OS_EN_LEN (1U)
#define AON_GPADC_CAL_OS_EN_MSK (((1U << AON_GPADC_CAL_OS_EN_LEN) - 1) << AON_GPADC_CAL_OS_EN_POS)
#define AON_GPADC_CAL_OS_EN_UMSK (~(((1U << AON_GPADC_CAL_OS_EN_LEN) - 1) << AON_GPADC_CAL_OS_EN_POS))
#define AON_GPADC_CONT_CONV_EN AON_GPADC_CONT_CONV_EN
#define AON_GPADC_CONT_CONV_EN_POS (1U)
#define AON_GPADC_CONT_CONV_EN_LEN (1U)
#define AON_GPADC_CONT_CONV_EN_MSK (((1U << AON_GPADC_CONT_CONV_EN_LEN) - 1) << AON_GPADC_CONT_CONV_EN_POS)
#define AON_GPADC_CONT_CONV_EN_UMSK (~(((1U << AON_GPADC_CONT_CONV_EN_LEN) - 1) << AON_GPADC_CONT_CONV_EN_POS))
#define AON_GPADC_RES_SEL AON_GPADC_RES_SEL
#define AON_GPADC_RES_SEL_POS (2U)
#define AON_GPADC_RES_SEL_LEN (3U)
#define AON_GPADC_RES_SEL_MSK (((1U << AON_GPADC_RES_SEL_LEN) - 1) << AON_GPADC_RES_SEL_POS)
#define AON_GPADC_RES_SEL_UMSK (~(((1U << AON_GPADC_RES_SEL_LEN) - 1) << AON_GPADC_RES_SEL_POS))
#define AON_GPADC_VCM_SEL_EN AON_GPADC_VCM_SEL_EN
#define AON_GPADC_VCM_SEL_EN_POS (8U)
#define AON_GPADC_VCM_SEL_EN_LEN (1U)
#define AON_GPADC_VCM_SEL_EN_MSK (((1U << AON_GPADC_VCM_SEL_EN_LEN) - 1) << AON_GPADC_VCM_SEL_EN_POS)
#define AON_GPADC_VCM_SEL_EN_UMSK (~(((1U << AON_GPADC_VCM_SEL_EN_LEN) - 1) << AON_GPADC_VCM_SEL_EN_POS))
#define AON_GPADC_VCM_HYST_SEL AON_GPADC_VCM_HYST_SEL
#define AON_GPADC_VCM_HYST_SEL_POS (9U)
#define AON_GPADC_VCM_HYST_SEL_LEN (1U)
#define AON_GPADC_VCM_HYST_SEL_MSK (((1U << AON_GPADC_VCM_HYST_SEL_LEN) - 1) << AON_GPADC_VCM_HYST_SEL_POS)
#define AON_GPADC_VCM_HYST_SEL_UMSK (~(((1U << AON_GPADC_VCM_HYST_SEL_LEN) - 1) << AON_GPADC_VCM_HYST_SEL_POS))
#define AON_GPADC_LOWV_DET_EN AON_GPADC_LOWV_DET_EN
#define AON_GPADC_LOWV_DET_EN_POS (10U)
#define AON_GPADC_LOWV_DET_EN_LEN (1U)
#define AON_GPADC_LOWV_DET_EN_MSK (((1U << AON_GPADC_LOWV_DET_EN_LEN) - 1) << AON_GPADC_LOWV_DET_EN_POS)
#define AON_GPADC_LOWV_DET_EN_UMSK (~(((1U << AON_GPADC_LOWV_DET_EN_LEN) - 1) << AON_GPADC_LOWV_DET_EN_POS))
#define AON_GPADC_PWM_TRG_EN AON_GPADC_PWM_TRG_EN
#define AON_GPADC_PWM_TRG_EN_POS (11U)
#define AON_GPADC_PWM_TRG_EN_LEN (1U)
#define AON_GPADC_PWM_TRG_EN_MSK (((1U << AON_GPADC_PWM_TRG_EN_LEN) - 1) << AON_GPADC_PWM_TRG_EN_POS)
#define AON_GPADC_PWM_TRG_EN_UMSK (~(((1U << AON_GPADC_PWM_TRG_EN_LEN) - 1) << AON_GPADC_PWM_TRG_EN_POS))
#define AON_GPADC_CLK_ANA_DLY AON_GPADC_CLK_ANA_DLY
#define AON_GPADC_CLK_ANA_DLY_POS (12U)
#define AON_GPADC_CLK_ANA_DLY_LEN (4U)
#define AON_GPADC_CLK_ANA_DLY_MSK (((1U << AON_GPADC_CLK_ANA_DLY_LEN) - 1) << AON_GPADC_CLK_ANA_DLY_POS)
#define AON_GPADC_CLK_ANA_DLY_UMSK (~(((1U << AON_GPADC_CLK_ANA_DLY_LEN) - 1) << AON_GPADC_CLK_ANA_DLY_POS))
#define AON_GPADC_CLK_ANA_DLY_EN AON_GPADC_CLK_ANA_DLY_EN
#define AON_GPADC_CLK_ANA_DLY_EN_POS (16U)
#define AON_GPADC_CLK_ANA_DLY_EN_LEN (1U)
#define AON_GPADC_CLK_ANA_DLY_EN_MSK (((1U << AON_GPADC_CLK_ANA_DLY_EN_LEN) - 1) << AON_GPADC_CLK_ANA_DLY_EN_POS)
#define AON_GPADC_CLK_ANA_DLY_EN_UMSK (~(((1U << AON_GPADC_CLK_ANA_DLY_EN_LEN) - 1) << AON_GPADC_CLK_ANA_DLY_EN_POS))
#define AON_GPADC_CLK_ANA_INV AON_GPADC_CLK_ANA_INV
#define AON_GPADC_CLK_ANA_INV_POS (17U)
#define AON_GPADC_CLK_ANA_INV_LEN (1U)
#define AON_GPADC_CLK_ANA_INV_MSK (((1U << AON_GPADC_CLK_ANA_INV_LEN) - 1) << AON_GPADC_CLK_ANA_INV_POS)
#define AON_GPADC_CLK_ANA_INV_UMSK (~(((1U << AON_GPADC_CLK_ANA_INV_LEN) - 1) << AON_GPADC_CLK_ANA_INV_POS))
#define AON_GPADC_CLK_DIV_RATIO AON_GPADC_CLK_DIV_RATIO
#define AON_GPADC_CLK_DIV_RATIO_POS (18U)
#define AON_GPADC_CLK_DIV_RATIO_LEN (3U)
#define AON_GPADC_CLK_DIV_RATIO_MSK (((1U << AON_GPADC_CLK_DIV_RATIO_LEN) - 1) << AON_GPADC_CLK_DIV_RATIO_POS)
#define AON_GPADC_CLK_DIV_RATIO_UMSK (~(((1U << AON_GPADC_CLK_DIV_RATIO_LEN) - 1) << AON_GPADC_CLK_DIV_RATIO_POS))
#define AON_GPADC_SCAN_LENGTH AON_GPADC_SCAN_LENGTH
#define AON_GPADC_SCAN_LENGTH_POS (21U)
#define AON_GPADC_SCAN_LENGTH_LEN (4U)
#define AON_GPADC_SCAN_LENGTH_MSK (((1U << AON_GPADC_SCAN_LENGTH_LEN) - 1) << AON_GPADC_SCAN_LENGTH_POS)
#define AON_GPADC_SCAN_LENGTH_UMSK (~(((1U << AON_GPADC_SCAN_LENGTH_LEN) - 1) << AON_GPADC_SCAN_LENGTH_POS))
#define AON_GPADC_SCAN_EN AON_GPADC_SCAN_EN
#define AON_GPADC_SCAN_EN_POS (25U)
#define AON_GPADC_SCAN_EN_LEN (1U)
#define AON_GPADC_SCAN_EN_MSK (((1U << AON_GPADC_SCAN_EN_LEN) - 1) << AON_GPADC_SCAN_EN_POS)
#define AON_GPADC_SCAN_EN_UMSK (~(((1U << AON_GPADC_SCAN_EN_LEN) - 1) << AON_GPADC_SCAN_EN_POS))
#define AON_GPADC_DITHER_EN AON_GPADC_DITHER_EN
#define AON_GPADC_DITHER_EN_POS (26U)
#define AON_GPADC_DITHER_EN_LEN (1U)
#define AON_GPADC_DITHER_EN_MSK (((1U << AON_GPADC_DITHER_EN_LEN) - 1) << AON_GPADC_DITHER_EN_POS)
#define AON_GPADC_DITHER_EN_UMSK (~(((1U << AON_GPADC_DITHER_EN_LEN) - 1) << AON_GPADC_DITHER_EN_POS))
#define AON_GPADC_V11_SEL AON_GPADC_V11_SEL
#define AON_GPADC_V11_SEL_POS (27U)
#define AON_GPADC_V11_SEL_LEN (2U)
#define AON_GPADC_V11_SEL_MSK (((1U << AON_GPADC_V11_SEL_LEN) - 1) << AON_GPADC_V11_SEL_POS)
#define AON_GPADC_V11_SEL_UMSK (~(((1U << AON_GPADC_V11_SEL_LEN) - 1) << AON_GPADC_V11_SEL_POS))
#define AON_GPADC_V18_SEL AON_GPADC_V18_SEL
#define AON_GPADC_V18_SEL_POS (29U)
#define AON_GPADC_V18_SEL_LEN (2U)
#define AON_GPADC_V18_SEL_MSK (((1U << AON_GPADC_V18_SEL_LEN) - 1) << AON_GPADC_V18_SEL_POS)
#define AON_GPADC_V18_SEL_UMSK (~(((1U << AON_GPADC_V18_SEL_LEN) - 1) << AON_GPADC_V18_SEL_POS))

/* 0x914 : gpadc_reg_config2 */
#define AON_GPADC_REG_CONFIG2_OFFSET (0x914)
#define AON_GPADC_DIFF_MODE AON_GPADC_DIFF_MODE
#define AON_GPADC_DIFF_MODE_POS (2U)
#define AON_GPADC_DIFF_MODE_LEN (1U)
#define AON_GPADC_DIFF_MODE_MSK (((1U << AON_GPADC_DIFF_MODE_LEN) - 1) << AON_GPADC_DIFF_MODE_POS)
#define AON_GPADC_DIFF_MODE_UMSK (~(((1U << AON_GPADC_DIFF_MODE_LEN) - 1) << AON_GPADC_DIFF_MODE_POS))
#define AON_GPADC_VREF_SEL AON_GPADC_VREF_SEL
#define AON_GPADC_VREF_SEL_POS (3U)
#define AON_GPADC_VREF_SEL_LEN (1U)
#define AON_GPADC_VREF_SEL_MSK (((1U << AON_GPADC_VREF_SEL_LEN) - 1) << AON_GPADC_VREF_SEL_POS)
#define AON_GPADC_VREF_SEL_UMSK (~(((1U << AON_GPADC_VREF_SEL_LEN) - 1) << AON_GPADC_VREF_SEL_POS))
#define AON_GPADC_VBAT_EN AON_GPADC_VBAT_EN
#define AON_GPADC_VBAT_EN_POS (4U)
#define AON_GPADC_VBAT_EN_LEN (1U)
#define AON_GPADC_VBAT_EN_MSK (((1U << AON_GPADC_VBAT_EN_LEN) - 1) << AON_GPADC_VBAT_EN_POS)
#define AON_GPADC_VBAT_EN_UMSK (~(((1U << AON_GPADC_VBAT_EN_LEN) - 1) << AON_GPADC_VBAT_EN_POS))
#define AON_GPADC_TSEXT_SEL AON_GPADC_TSEXT_SEL
#define AON_GPADC_TSEXT_SEL_POS (5U)
#define AON_GPADC_TSEXT_SEL_LEN (1U)
#define AON_GPADC_TSEXT_SEL_MSK (((1U << AON_GPADC_TSEXT_SEL_LEN) - 1) << AON_GPADC_TSEXT_SEL_POS)
#define AON_GPADC_TSEXT_SEL_UMSK (~(((1U << AON_GPADC_TSEXT_SEL_LEN) - 1) << AON_GPADC_TSEXT_SEL_POS))
#define AON_GPADC_TS_EN AON_GPADC_TS_EN
#define AON_GPADC_TS_EN_POS (6U)
#define AON_GPADC_TS_EN_LEN (1U)
#define AON_GPADC_TS_EN_MSK (((1U << AON_GPADC_TS_EN_LEN) - 1) << AON_GPADC_TS_EN_POS)
#define AON_GPADC_TS_EN_UMSK (~(((1U << AON_GPADC_TS_EN_LEN) - 1) << AON_GPADC_TS_EN_POS))
#define AON_GPADC_PGA_VCM AON_GPADC_PGA_VCM
#define AON_GPADC_PGA_VCM_POS (7U)
#define AON_GPADC_PGA_VCM_LEN (2U)
#define AON_GPADC_PGA_VCM_MSK (((1U << AON_GPADC_PGA_VCM_LEN) - 1) << AON_GPADC_PGA_VCM_POS)
#define AON_GPADC_PGA_VCM_UMSK (~(((1U << AON_GPADC_PGA_VCM_LEN) - 1) << AON_GPADC_PGA_VCM_POS))
#define AON_GPADC_PGA_OS_CAL AON_GPADC_PGA_OS_CAL
#define AON_GPADC_PGA_OS_CAL_POS (9U)
#define AON_GPADC_PGA_OS_CAL_LEN (4U)
#define AON_GPADC_PGA_OS_CAL_MSK (((1U << AON_GPADC_PGA_OS_CAL_LEN) - 1) << AON_GPADC_PGA_OS_CAL_POS)
#define AON_GPADC_PGA_OS_CAL_UMSK (~(((1U << AON_GPADC_PGA_OS_CAL_LEN) - 1) << AON_GPADC_PGA_OS_CAL_POS))
#define AON_GPADC_PGA_EN AON_GPADC_PGA_EN
#define AON_GPADC_PGA_EN_POS (13U)
#define AON_GPADC_PGA_EN_LEN (1U)
#define AON_GPADC_PGA_EN_MSK (((1U << AON_GPADC_PGA_EN_LEN) - 1) << AON_GPADC_PGA_EN_POS)
#define AON_GPADC_PGA_EN_UMSK (~(((1U << AON_GPADC_PGA_EN_LEN) - 1) << AON_GPADC_PGA_EN_POS))
#define AON_GPADC_PGA_VCMI_EN AON_GPADC_PGA_VCMI_EN
#define AON_GPADC_PGA_VCMI_EN_POS (14U)
#define AON_GPADC_PGA_VCMI_EN_LEN (1U)
#define AON_GPADC_PGA_VCMI_EN_MSK (((1U << AON_GPADC_PGA_VCMI_EN_LEN) - 1) << AON_GPADC_PGA_VCMI_EN_POS)
#define AON_GPADC_PGA_VCMI_EN_UMSK (~(((1U << AON_GPADC_PGA_VCMI_EN_LEN) - 1) << AON_GPADC_PGA_VCMI_EN_POS))
#define AON_GPADC_CHOP_MODE AON_GPADC_CHOP_MODE
#define AON_GPADC_CHOP_MODE_POS (15U)
#define AON_GPADC_CHOP_MODE_LEN (2U)
#define AON_GPADC_CHOP_MODE_MSK (((1U << AON_GPADC_CHOP_MODE_LEN) - 1) << AON_GPADC_CHOP_MODE_POS)
#define AON_GPADC_CHOP_MODE_UMSK (~(((1U << AON_GPADC_CHOP_MODE_LEN) - 1) << AON_GPADC_CHOP_MODE_POS))
#define AON_GPADC_BIAS_SEL AON_GPADC_BIAS_SEL
#define AON_GPADC_BIAS_SEL_POS (17U)
#define AON_GPADC_BIAS_SEL_LEN (1U)
#define AON_GPADC_BIAS_SEL_MSK (((1U << AON_GPADC_BIAS_SEL_LEN) - 1) << AON_GPADC_BIAS_SEL_POS)
#define AON_GPADC_BIAS_SEL_UMSK (~(((1U << AON_GPADC_BIAS_SEL_LEN) - 1) << AON_GPADC_BIAS_SEL_POS))
#define AON_GPADC_TEST_EN AON_GPADC_TEST_EN
#define AON_GPADC_TEST_EN_POS (18U)
#define AON_GPADC_TEST_EN_LEN (1U)
#define AON_GPADC_TEST_EN_MSK (((1U << AON_GPADC_TEST_EN_LEN) - 1) << AON_GPADC_TEST_EN_POS)
#define AON_GPADC_TEST_EN_UMSK (~(((1U << AON_GPADC_TEST_EN_LEN) - 1) << AON_GPADC_TEST_EN_POS))
#define AON_GPADC_TEST_SEL AON_GPADC_TEST_SEL
#define AON_GPADC_TEST_SEL_POS (19U)
#define AON_GPADC_TEST_SEL_LEN (3U)
#define AON_GPADC_TEST_SEL_MSK (((1U << AON_GPADC_TEST_SEL_LEN) - 1) << AON_GPADC_TEST_SEL_POS)
#define AON_GPADC_TEST_SEL_UMSK (~(((1U << AON_GPADC_TEST_SEL_LEN) - 1) << AON_GPADC_TEST_SEL_POS))
#define AON_GPADC_PGA2_GAIN AON_GPADC_PGA2_GAIN
#define AON_GPADC_PGA2_GAIN_POS (22U)
#define AON_GPADC_PGA2_GAIN_LEN (3U)
#define AON_GPADC_PGA2_GAIN_MSK (((1U << AON_GPADC_PGA2_GAIN_LEN) - 1) << AON_GPADC_PGA2_GAIN_POS)
#define AON_GPADC_PGA2_GAIN_UMSK (~(((1U << AON_GPADC_PGA2_GAIN_LEN) - 1) << AON_GPADC_PGA2_GAIN_POS))
#define AON_GPADC_PGA1_GAIN AON_GPADC_PGA1_GAIN
#define AON_GPADC_PGA1_GAIN_POS (25U)
#define AON_GPADC_PGA1_GAIN_LEN (3U)
#define AON_GPADC_PGA1_GAIN_MSK (((1U << AON_GPADC_PGA1_GAIN_LEN) - 1) << AON_GPADC_PGA1_GAIN_POS)
#define AON_GPADC_PGA1_GAIN_UMSK (~(((1U << AON_GPADC_PGA1_GAIN_LEN) - 1) << AON_GPADC_PGA1_GAIN_POS))
#define AON_GPADC_DLY_SEL AON_GPADC_DLY_SEL
#define AON_GPADC_DLY_SEL_POS (28U)
#define AON_GPADC_DLY_SEL_LEN (3U)
#define AON_GPADC_DLY_SEL_MSK (((1U << AON_GPADC_DLY_SEL_LEN) - 1) << AON_GPADC_DLY_SEL_POS)
#define AON_GPADC_DLY_SEL_UMSK (~(((1U << AON_GPADC_DLY_SEL_LEN) - 1) << AON_GPADC_DLY_SEL_POS))
#define AON_GPADC_TSVBE_LOW AON_GPADC_TSVBE_LOW
#define AON_GPADC_TSVBE_LOW_POS (31U)
#define AON_GPADC_TSVBE_LOW_LEN (1U)
#define AON_GPADC_TSVBE_LOW_MSK (((1U << AON_GPADC_TSVBE_LOW_LEN) - 1) << AON_GPADC_TSVBE_LOW_POS)
#define AON_GPADC_TSVBE_LOW_UMSK (~(((1U << AON_GPADC_TSVBE_LOW_LEN) - 1) << AON_GPADC_TSVBE_LOW_POS))

/* 0x918 : adc converation sequence 1 */
#define AON_GPADC_REG_SCN_POS1_OFFSET (0x918)
#define AON_GPADC_SCAN_POS_0 AON_GPADC_SCAN_POS_0
#define AON_GPADC_SCAN_POS_0_POS (0U)
#define AON_GPADC_SCAN_POS_0_LEN (5U)
#define AON_GPADC_SCAN_POS_0_MSK (((1U << AON_GPADC_SCAN_POS_0_LEN) - 1) << AON_GPADC_SCAN_POS_0_POS)
#define AON_GPADC_SCAN_POS_0_UMSK (~(((1U << AON_GPADC_SCAN_POS_0_LEN) - 1) << AON_GPADC_SCAN_POS_0_POS))
#define AON_GPADC_SCAN_POS_1 AON_GPADC_SCAN_POS_1
#define AON_GPADC_SCAN_POS_1_POS (5U)
#define AON_GPADC_SCAN_POS_1_LEN (5U)
#define AON_GPADC_SCAN_POS_1_MSK (((1U << AON_GPADC_SCAN_POS_1_LEN) - 1) << AON_GPADC_SCAN_POS_1_POS)
#define AON_GPADC_SCAN_POS_1_UMSK (~(((1U << AON_GPADC_SCAN_POS_1_LEN) - 1) << AON_GPADC_SCAN_POS_1_POS))
#define AON_GPADC_SCAN_POS_2 AON_GPADC_SCAN_POS_2
#define AON_GPADC_SCAN_POS_2_POS (10U)
#define AON_GPADC_SCAN_POS_2_LEN (5U)
#define AON_GPADC_SCAN_POS_2_MSK (((1U << AON_GPADC_SCAN_POS_2_LEN) - 1) << AON_GPADC_SCAN_POS_2_POS)
#define AON_GPADC_SCAN_POS_2_UMSK (~(((1U << AON_GPADC_SCAN_POS_2_LEN) - 1) << AON_GPADC_SCAN_POS_2_POS))
#define AON_GPADC_SCAN_POS_3 AON_GPADC_SCAN_POS_3
#define AON_GPADC_SCAN_POS_3_POS (15U)
#define AON_GPADC_SCAN_POS_3_LEN (5U)
#define AON_GPADC_SCAN_POS_3_MSK (((1U << AON_GPADC_SCAN_POS_3_LEN) - 1) << AON_GPADC_SCAN_POS_3_POS)
#define AON_GPADC_SCAN_POS_3_UMSK (~(((1U << AON_GPADC_SCAN_POS_3_LEN) - 1) << AON_GPADC_SCAN_POS_3_POS))
#define AON_GPADC_SCAN_POS_4 AON_GPADC_SCAN_POS_4
#define AON_GPADC_SCAN_POS_4_POS (20U)
#define AON_GPADC_SCAN_POS_4_LEN (5U)
#define AON_GPADC_SCAN_POS_4_MSK (((1U << AON_GPADC_SCAN_POS_4_LEN) - 1) << AON_GPADC_SCAN_POS_4_POS)
#define AON_GPADC_SCAN_POS_4_UMSK (~(((1U << AON_GPADC_SCAN_POS_4_LEN) - 1) << AON_GPADC_SCAN_POS_4_POS))
#define AON_GPADC_SCAN_POS_5 AON_GPADC_SCAN_POS_5
#define AON_GPADC_SCAN_POS_5_POS (25U)
#define AON_GPADC_SCAN_POS_5_LEN (5U)
#define AON_GPADC_SCAN_POS_5_MSK (((1U << AON_GPADC_SCAN_POS_5_LEN) - 1) << AON_GPADC_SCAN_POS_5_POS)
#define AON_GPADC_SCAN_POS_5_UMSK (~(((1U << AON_GPADC_SCAN_POS_5_LEN) - 1) << AON_GPADC_SCAN_POS_5_POS))

/* 0x91C : adc converation sequence 2 */
#define AON_GPADC_REG_SCN_POS2_OFFSET (0x91C)
#define AON_GPADC_SCAN_POS_6 AON_GPADC_SCAN_POS_6
#define AON_GPADC_SCAN_POS_6_POS (0U)
#define AON_GPADC_SCAN_POS_6_LEN (5U)
#define AON_GPADC_SCAN_POS_6_MSK (((1U << AON_GPADC_SCAN_POS_6_LEN) - 1) << AON_GPADC_SCAN_POS_6_POS)
#define AON_GPADC_SCAN_POS_6_UMSK (~(((1U << AON_GPADC_SCAN_POS_6_LEN) - 1) << AON_GPADC_SCAN_POS_6_POS))
#define AON_GPADC_SCAN_POS_7 AON_GPADC_SCAN_POS_7
#define AON_GPADC_SCAN_POS_7_POS (5U)
#define AON_GPADC_SCAN_POS_7_LEN (5U)
#define AON_GPADC_SCAN_POS_7_MSK (((1U << AON_GPADC_SCAN_POS_7_LEN) - 1) << AON_GPADC_SCAN_POS_7_POS)
#define AON_GPADC_SCAN_POS_7_UMSK (~(((1U << AON_GPADC_SCAN_POS_7_LEN) - 1) << AON_GPADC_SCAN_POS_7_POS))
#define AON_GPADC_SCAN_POS_8 AON_GPADC_SCAN_POS_8
#define AON_GPADC_SCAN_POS_8_POS (10U)
#define AON_GPADC_SCAN_POS_8_LEN (5U)
#define AON_GPADC_SCAN_POS_8_MSK (((1U << AON_GPADC_SCAN_POS_8_LEN) - 1) << AON_GPADC_SCAN_POS_8_POS)
#define AON_GPADC_SCAN_POS_8_UMSK (~(((1U << AON_GPADC_SCAN_POS_8_LEN) - 1) << AON_GPADC_SCAN_POS_8_POS))
#define AON_GPADC_SCAN_POS_9 AON_GPADC_SCAN_POS_9
#define AON_GPADC_SCAN_POS_9_POS (15U)
#define AON_GPADC_SCAN_POS_9_LEN (5U)
#define AON_GPADC_SCAN_POS_9_MSK (((1U << AON_GPADC_SCAN_POS_9_LEN) - 1) << AON_GPADC_SCAN_POS_9_POS)
#define AON_GPADC_SCAN_POS_9_UMSK (~(((1U << AON_GPADC_SCAN_POS_9_LEN) - 1) << AON_GPADC_SCAN_POS_9_POS))
#define AON_GPADC_SCAN_POS_10 AON_GPADC_SCAN_POS_10
#define AON_GPADC_SCAN_POS_10_POS (20U)
#define AON_GPADC_SCAN_POS_10_LEN (5U)
#define AON_GPADC_SCAN_POS_10_MSK (((1U << AON_GPADC_SCAN_POS_10_LEN) - 1) << AON_GPADC_SCAN_POS_10_POS)
#define AON_GPADC_SCAN_POS_10_UMSK (~(((1U << AON_GPADC_SCAN_POS_10_LEN) - 1) << AON_GPADC_SCAN_POS_10_POS))
#define AON_GPADC_SCAN_POS_11 AON_GPADC_SCAN_POS_11
#define AON_GPADC_SCAN_POS_11_POS (25U)
#define AON_GPADC_SCAN_POS_11_LEN (5U)
#define AON_GPADC_SCAN_POS_11_MSK (((1U << AON_GPADC_SCAN_POS_11_LEN) - 1) << AON_GPADC_SCAN_POS_11_POS)
#define AON_GPADC_SCAN_POS_11_UMSK (~(((1U << AON_GPADC_SCAN_POS_11_LEN) - 1) << AON_GPADC_SCAN_POS_11_POS))

/* 0x920 : adc converation sequence 3 */
#define AON_GPADC_REG_SCN_NEG1_OFFSET (0x920)
#define AON_GPADC_SCAN_NEG_0 AON_GPADC_SCAN_NEG_0
#define AON_GPADC_SCAN_NEG_0_POS (0U)
#define AON_GPADC_SCAN_NEG_0_LEN (5U)
#define AON_GPADC_SCAN_NEG_0_MSK (((1U << AON_GPADC_SCAN_NEG_0_LEN) - 1) << AON_GPADC_SCAN_NEG_0_POS)
#define AON_GPADC_SCAN_NEG_0_UMSK (~(((1U << AON_GPADC_SCAN_NEG_0_LEN) - 1) << AON_GPADC_SCAN_NEG_0_POS))
#define AON_GPADC_SCAN_NEG_1 AON_GPADC_SCAN_NEG_1
#define AON_GPADC_SCAN_NEG_1_POS (5U)
#define AON_GPADC_SCAN_NEG_1_LEN (5U)
#define AON_GPADC_SCAN_NEG_1_MSK (((1U << AON_GPADC_SCAN_NEG_1_LEN) - 1) << AON_GPADC_SCAN_NEG_1_POS)
#define AON_GPADC_SCAN_NEG_1_UMSK (~(((1U << AON_GPADC_SCAN_NEG_1_LEN) - 1) << AON_GPADC_SCAN_NEG_1_POS))
#define AON_GPADC_SCAN_NEG_2 AON_GPADC_SCAN_NEG_2
#define AON_GPADC_SCAN_NEG_2_POS (10U)
#define AON_GPADC_SCAN_NEG_2_LEN (5U)
#define AON_GPADC_SCAN_NEG_2_MSK (((1U << AON_GPADC_SCAN_NEG_2_LEN) - 1) << AON_GPADC_SCAN_NEG_2_POS)
#define AON_GPADC_SCAN_NEG_2_UMSK (~(((1U << AON_GPADC_SCAN_NEG_2_LEN) - 1) << AON_GPADC_SCAN_NEG_2_POS))
#define AON_GPADC_SCAN_NEG_3 AON_GPADC_SCAN_NEG_3
#define AON_GPADC_SCAN_NEG_3_POS (15U)
#define AON_GPADC_SCAN_NEG_3_LEN (5U)
#define AON_GPADC_SCAN_NEG_3_MSK (((1U << AON_GPADC_SCAN_NEG_3_LEN) - 1) << AON_GPADC_SCAN_NEG_3_POS)
#define AON_GPADC_SCAN_NEG_3_UMSK (~(((1U << AON_GPADC_SCAN_NEG_3_LEN) - 1) << AON_GPADC_SCAN_NEG_3_POS))
#define AON_GPADC_SCAN_NEG_4 AON_GPADC_SCAN_NEG_4
#define AON_GPADC_SCAN_NEG_4_POS (20U)
#define AON_GPADC_SCAN_NEG_4_LEN (5U)
#define AON_GPADC_SCAN_NEG_4_MSK (((1U << AON_GPADC_SCAN_NEG_4_LEN) - 1) << AON_GPADC_SCAN_NEG_4_POS)
#define AON_GPADC_SCAN_NEG_4_UMSK (~(((1U << AON_GPADC_SCAN_NEG_4_LEN) - 1) << AON_GPADC_SCAN_NEG_4_POS))
#define AON_GPADC_SCAN_NEG_5 AON_GPADC_SCAN_NEG_5
#define AON_GPADC_SCAN_NEG_5_POS (25U)
#define AON_GPADC_SCAN_NEG_5_LEN (5U)
#define AON_GPADC_SCAN_NEG_5_MSK (((1U << AON_GPADC_SCAN_NEG_5_LEN) - 1) << AON_GPADC_SCAN_NEG_5_POS)
#define AON_GPADC_SCAN_NEG_5_UMSK (~(((1U << AON_GPADC_SCAN_NEG_5_LEN) - 1) << AON_GPADC_SCAN_NEG_5_POS))

/* 0x924 : adc converation sequence 4 */
#define AON_GPADC_REG_SCN_NEG2_OFFSET (0x924)
#define AON_GPADC_SCAN_NEG_6 AON_GPADC_SCAN_NEG_6
#define AON_GPADC_SCAN_NEG_6_POS (0U)
#define AON_GPADC_SCAN_NEG_6_LEN (5U)
#define AON_GPADC_SCAN_NEG_6_MSK (((1U << AON_GPADC_SCAN_NEG_6_LEN) - 1) << AON_GPADC_SCAN_NEG_6_POS)
#define AON_GPADC_SCAN_NEG_6_UMSK (~(((1U << AON_GPADC_SCAN_NEG_6_LEN) - 1) << AON_GPADC_SCAN_NEG_6_POS))
#define AON_GPADC_SCAN_NEG_7 AON_GPADC_SCAN_NEG_7
#define AON_GPADC_SCAN_NEG_7_POS (5U)
#define AON_GPADC_SCAN_NEG_7_LEN (5U)
#define AON_GPADC_SCAN_NEG_7_MSK (((1U << AON_GPADC_SCAN_NEG_7_LEN) - 1) << AON_GPADC_SCAN_NEG_7_POS)
#define AON_GPADC_SCAN_NEG_7_UMSK (~(((1U << AON_GPADC_SCAN_NEG_7_LEN) - 1) << AON_GPADC_SCAN_NEG_7_POS))
#define AON_GPADC_SCAN_NEG_8 AON_GPADC_SCAN_NEG_8
#define AON_GPADC_SCAN_NEG_8_POS (10U)
#define AON_GPADC_SCAN_NEG_8_LEN (5U)
#define AON_GPADC_SCAN_NEG_8_MSK (((1U << AON_GPADC_SCAN_NEG_8_LEN) - 1) << AON_GPADC_SCAN_NEG_8_POS)
#define AON_GPADC_SCAN_NEG_8_UMSK (~(((1U << AON_GPADC_SCAN_NEG_8_LEN) - 1) << AON_GPADC_SCAN_NEG_8_POS))
#define AON_GPADC_SCAN_NEG_9 AON_GPADC_SCAN_NEG_9
#define AON_GPADC_SCAN_NEG_9_POS (15U)
#define AON_GPADC_SCAN_NEG_9_LEN (5U)
#define AON_GPADC_SCAN_NEG_9_MSK (((1U << AON_GPADC_SCAN_NEG_9_LEN) - 1) << AON_GPADC_SCAN_NEG_9_POS)
#define AON_GPADC_SCAN_NEG_9_UMSK (~(((1U << AON_GPADC_SCAN_NEG_9_LEN) - 1) << AON_GPADC_SCAN_NEG_9_POS))
#define AON_GPADC_SCAN_NEG_10 AON_GPADC_SCAN_NEG_10
#define AON_GPADC_SCAN_NEG_10_POS (20U)
#define AON_GPADC_SCAN_NEG_10_LEN (5U)
#define AON_GPADC_SCAN_NEG_10_MSK (((1U << AON_GPADC_SCAN_NEG_10_LEN) - 1) << AON_GPADC_SCAN_NEG_10_POS)
#define AON_GPADC_SCAN_NEG_10_UMSK (~(((1U << AON_GPADC_SCAN_NEG_10_LEN) - 1) << AON_GPADC_SCAN_NEG_10_POS))
#define AON_GPADC_SCAN_NEG_11 AON_GPADC_SCAN_NEG_11
#define AON_GPADC_SCAN_NEG_11_POS (25U)
#define AON_GPADC_SCAN_NEG_11_LEN (5U)
#define AON_GPADC_SCAN_NEG_11_MSK (((1U << AON_GPADC_SCAN_NEG_11_LEN) - 1) << AON_GPADC_SCAN_NEG_11_POS)
#define AON_GPADC_SCAN_NEG_11_UMSK (~(((1U << AON_GPADC_SCAN_NEG_11_LEN) - 1) << AON_GPADC_SCAN_NEG_11_POS))

/* 0x928 : gpadc_reg_status */
#define AON_GPADC_REG_STATUS_OFFSET (0x928)
#define AON_GPADC_DATA_RDY AON_GPADC_DATA_RDY
#define AON_GPADC_DATA_RDY_POS (0U)
#define AON_GPADC_DATA_RDY_LEN (1U)
#define AON_GPADC_DATA_RDY_MSK (((1U << AON_GPADC_DATA_RDY_LEN) - 1) << AON_GPADC_DATA_RDY_POS)
#define AON_GPADC_DATA_RDY_UMSK (~(((1U << AON_GPADC_DATA_RDY_LEN) - 1) << AON_GPADC_DATA_RDY_POS))
#define AON_GPADC_RESERVED AON_GPADC_RESERVED
#define AON_GPADC_RESERVED_POS (16U)
#define AON_GPADC_RESERVED_LEN (16U)
#define AON_GPADC_RESERVED_MSK (((1U << AON_GPADC_RESERVED_LEN) - 1) << AON_GPADC_RESERVED_POS)
#define AON_GPADC_RESERVED_UMSK (~(((1U << AON_GPADC_RESERVED_LEN) - 1) << AON_GPADC_RESERVED_POS))

/* 0x92C : gpadc_reg_isr */
#define AON_GPADC_REG_ISR_OFFSET (0x92C)
#define AON_GPADC_NEG_SATUR AON_GPADC_NEG_SATUR
#define AON_GPADC_NEG_SATUR_POS (0U)
#define AON_GPADC_NEG_SATUR_LEN (1U)
#define AON_GPADC_NEG_SATUR_MSK (((1U << AON_GPADC_NEG_SATUR_LEN) - 1) << AON_GPADC_NEG_SATUR_POS)
#define AON_GPADC_NEG_SATUR_UMSK (~(((1U << AON_GPADC_NEG_SATUR_LEN) - 1) << AON_GPADC_NEG_SATUR_POS))
#define AON_GPADC_POS_SATUR AON_GPADC_POS_SATUR
#define AON_GPADC_POS_SATUR_POS (1U)
#define AON_GPADC_POS_SATUR_LEN (1U)
#define AON_GPADC_POS_SATUR_MSK (((1U << AON_GPADC_POS_SATUR_LEN) - 1) << AON_GPADC_POS_SATUR_POS)
#define AON_GPADC_POS_SATUR_UMSK (~(((1U << AON_GPADC_POS_SATUR_LEN) - 1) << AON_GPADC_POS_SATUR_POS))
#define AON_GPADC_NEG_SATUR_CLR AON_GPADC_NEG_SATUR_CLR
#define AON_GPADC_NEG_SATUR_CLR_POS (4U)
#define AON_GPADC_NEG_SATUR_CLR_LEN (1U)
#define AON_GPADC_NEG_SATUR_CLR_MSK (((1U << AON_GPADC_NEG_SATUR_CLR_LEN) - 1) << AON_GPADC_NEG_SATUR_CLR_POS)
#define AON_GPADC_NEG_SATUR_CLR_UMSK (~(((1U << AON_GPADC_NEG_SATUR_CLR_LEN) - 1) << AON_GPADC_NEG_SATUR_CLR_POS))
#define AON_GPADC_POS_SATUR_CLR AON_GPADC_POS_SATUR_CLR
#define AON_GPADC_POS_SATUR_CLR_POS (5U)
#define AON_GPADC_POS_SATUR_CLR_LEN (1U)
#define AON_GPADC_POS_SATUR_CLR_MSK (((1U << AON_GPADC_POS_SATUR_CLR_LEN) - 1) << AON_GPADC_POS_SATUR_CLR_POS)
#define AON_GPADC_POS_SATUR_CLR_UMSK (~(((1U << AON_GPADC_POS_SATUR_CLR_LEN) - 1) << AON_GPADC_POS_SATUR_CLR_POS))
#define AON_GPADC_NEG_SATUR_MASK AON_GPADC_NEG_SATUR_MASK
#define AON_GPADC_NEG_SATUR_MASK_POS (8U)
#define AON_GPADC_NEG_SATUR_MASK_LEN (1U)
#define AON_GPADC_NEG_SATUR_MASK_MSK (((1U << AON_GPADC_NEG_SATUR_MASK_LEN) - 1) << AON_GPADC_NEG_SATUR_MASK_POS)
#define AON_GPADC_NEG_SATUR_MASK_UMSK (~(((1U << AON_GPADC_NEG_SATUR_MASK_LEN) - 1) << AON_GPADC_NEG_SATUR_MASK_POS))
#define AON_GPADC_POS_SATUR_MASK AON_GPADC_POS_SATUR_MASK
#define AON_GPADC_POS_SATUR_MASK_POS (9U)
#define AON_GPADC_POS_SATUR_MASK_LEN (1U)
#define AON_GPADC_POS_SATUR_MASK_MSK (((1U << AON_GPADC_POS_SATUR_MASK_LEN) - 1) << AON_GPADC_POS_SATUR_MASK_POS)
#define AON_GPADC_POS_SATUR_MASK_UMSK (~(((1U << AON_GPADC_POS_SATUR_MASK_LEN) - 1) << AON_GPADC_POS_SATUR_MASK_POS))

/* 0x930 : gpadc_reg_result */
#define AON_GPADC_REG_RESULT_OFFSET (0x930)
#define AON_GPADC_DATA_OUT AON_GPADC_DATA_OUT
#define AON_GPADC_DATA_OUT_POS (0U)
#define AON_GPADC_DATA_OUT_LEN (26U)
#define AON_GPADC_DATA_OUT_MSK (((1U << AON_GPADC_DATA_OUT_LEN) - 1) << AON_GPADC_DATA_OUT_POS)
#define AON_GPADC_DATA_OUT_UMSK (~(((1U << AON_GPADC_DATA_OUT_LEN) - 1) << AON_GPADC_DATA_OUT_POS))

/* 0x934 : gpadc_reg_raw_result */
#define AON_GPADC_REG_RAW_RESULT_OFFSET (0x934)
#define AON_GPADC_RAW_DATA AON_GPADC_RAW_DATA
#define AON_GPADC_RAW_DATA_POS (0U)
#define AON_GPADC_RAW_DATA_LEN (12U)
#define AON_GPADC_RAW_DATA_MSK (((1U << AON_GPADC_RAW_DATA_LEN) - 1) << AON_GPADC_RAW_DATA_POS)
#define AON_GPADC_RAW_DATA_UMSK (~(((1U << AON_GPADC_RAW_DATA_LEN) - 1) << AON_GPADC_RAW_DATA_POS))

/* 0x938 : gpadc_reg_define */
#define AON_GPADC_REG_DEFINE_OFFSET (0x938)
#define AON_GPADC_OS_CAL_DATA AON_GPADC_OS_CAL_DATA
#define AON_GPADC_OS_CAL_DATA_POS (0U)
#define AON_GPADC_OS_CAL_DATA_LEN (16U)
#define AON_GPADC_OS_CAL_DATA_MSK (((1U << AON_GPADC_OS_CAL_DATA_LEN) - 1) << AON_GPADC_OS_CAL_DATA_POS)
#define AON_GPADC_OS_CAL_DATA_UMSK (~(((1U << AON_GPADC_OS_CAL_DATA_LEN) - 1) << AON_GPADC_OS_CAL_DATA_POS))

/* 0x93C : hbncore_resv0 */
#define AON_HBNCORE_RESV0_OFFSET (0x93C)
#define AON_HBNCORE_RESV0_DATA AON_HBNCORE_RESV0_DATA
#define AON_HBNCORE_RESV0_DATA_POS (0U)
#define AON_HBNCORE_RESV0_DATA_LEN (32U)
#define AON_HBNCORE_RESV0_DATA_MSK (((1U << AON_HBNCORE_RESV0_DATA_LEN) - 1) << AON_HBNCORE_RESV0_DATA_POS)
#define AON_HBNCORE_RESV0_DATA_UMSK (~(((1U << AON_HBNCORE_RESV0_DATA_LEN) - 1) << AON_HBNCORE_RESV0_DATA_POS))

/* 0x940 : hbncore_resv1 */
#define AON_HBNCORE_RESV1_OFFSET (0x940)
#define AON_HBNCORE_RESV1_DATA AON_HBNCORE_RESV1_DATA
#define AON_HBNCORE_RESV1_DATA_POS (0U)
#define AON_HBNCORE_RESV1_DATA_LEN (32U)
#define AON_HBNCORE_RESV1_DATA_MSK (((1U << AON_HBNCORE_RESV1_DATA_LEN) - 1) << AON_HBNCORE_RESV1_DATA_POS)
#define AON_HBNCORE_RESV1_DATA_UMSK (~(((1U << AON_HBNCORE_RESV1_DATA_LEN) - 1) << AON_HBNCORE_RESV1_DATA_POS))

struct aon_reg {
    /* 0x0  reserved */
    uint8_t RESERVED0x0[2048];

    /* 0x800 : aon */
    union {
        struct {
            uint32_t aon_resv : 8; /* [ 7: 0],        r/w,        0xf */
            uint32_t reserved_8_11 : 4; /* [11: 8],       rsvd,        0x0 */
            uint32_t pu_aon_dc_tbuf : 1; /* [   12],        r/w,        0x0 */
            uint32_t reserved_13_19 : 7; /* [19:13],       rsvd,        0x0 */
            uint32_t ldo11_rt_pulldown : 1; /* [   20],        r/w,        0x0 */
            uint32_t ldo11_rt_pulldown_sel : 1; /* [   21],        r/w,        0x0 */
            uint32_t sw_pu_ldo11_rt : 1; /* [   22],        r/w,        0x1 */
            uint32_t reserved_23_31 : 9; /* [31:23],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } aon;

    /* 0x804 : aon_common */
    union {
        struct {
            uint32_t tmux_aon : 3; /* [ 2: 0],        r/w,        0x0 */
            uint32_t pmip_dc_tp_out_en_aon : 1; /* [    3],        r/w,        0x0 */
            uint32_t ten_bg_sys_aon : 1; /* [    4],        r/w,        0x0 */
            uint32_t ten_dcdc11_0_aon : 1; /* [    5],        r/w,        0x0 */
            uint32_t ten_dcdc11_1_aon : 1; /* [    6],        r/w,        0x0 */
            uint32_t ten_dcdc18_0_aon : 1; /* [    7],        r/w,        0x0 */
            uint32_t ten_dcdc18_1_aon : 1; /* [    8],        r/w,        0x0 */
            uint32_t ten_ldo12uhs : 1; /* [    9],        r/w,        0x0 */
            uint32_t ten_ldo18flash : 1; /* [   10],        r/w,        0x0 */
            uint32_t ten_ldo15cis : 1; /* [   11],        r/w,        0x0 */
            uint32_t ten_ldo18io_aon : 1; /* [   12],        r/w,        0x0 */
            uint32_t ten_ldo28cis : 1; /* [   13],        r/w,        0x0 */
            uint32_t ten_rc32m : 1; /* [   14],        r/w,        0x0 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t ten_ldo15rf_aon : 1; /* [   16],        r/w,        0x0 */
            uint32_t ten_xtal_aon : 1; /* [   17],        r/w,        0x0 */
            uint32_t dten_xtal_aon : 1; /* [   18],        r/w,        0x0 */
            uint32_t ten_mbg_aon : 1; /* [   19],        r/w,        0x0 */
            uint32_t ten_cip_misc_aon : 1; /* [   20],        r/w,        0x0 */
            uint32_t ten_aon : 1; /* [   21],        r/w,        0x0 */
            uint32_t reserved_22_31 : 10; /* [31:22],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } aon_common;

    /* 0x808 : aon_misc */
    union {
        struct {
            uint32_t sw_soc_en_aon : 1; /* [    0],        r/w,        0x1 */
            uint32_t sw_wb_en_aon : 1; /* [    1],        r/w,        0x1 */
            uint32_t reserved_2_31 : 30; /* [31: 2],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } aon_misc;

    /* 0x80c  reserved */
    uint8_t RESERVED0x80c[4];

    /* 0x810 : bg_sys_top */
    union {
        struct {
            uint32_t pu_bg_sys_aon : 1; /* [    0],        r/w,        0x1 */
            uint32_t istart_ctrl_aon : 1; /* [    1],        r/w,        0x1 */
            uint32_t reserved_2_31 : 30; /* [31: 2],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } bg_sys_top;

    /* 0x814 : dcdc_top_0 */
    union {
        struct {
            uint32_t dcdc11_sstart_time_aon : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t dcdc11_stby_lp_cur_aon : 3; /* [ 6: 4],        r/w,        0x2 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t dcdc11_vc_clamp_vth_aon : 3; /* [10: 8],        r/w,        0x4 */
            uint32_t dcdc11_vout_sel_aon : 5; /* [15:11],        r/w,        0x8 */
            uint32_t dcdc11_vout_trim_aon : 4; /* [19:16],        r/w,        0x7 */
            uint32_t dcdc11_vpfm_aon : 4; /* [23:20],        r/w,        0x4 */
            uint32_t dcdc11_zvs_td_opt_aon : 3; /* [26:24],        r/w,        0x4 */
            uint32_t reserved_27 : 1; /* [   27],       rsvd,        0x0 */
            uint32_t dcdc11_vstby_aon : 2; /* [29:28],        r/w,        0x1 */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } dcdc_top_0;

    /* 0x818 : dcdc_top_1 */
    union {
        struct {
            uint32_t dcdc11_nonoverlap_td_aon : 5; /* [ 4: 0],        r/w,        0x0 */
            uint32_t dcdc11_ocp_out_aon : 1; /* [    5],          r,        0x0 */
            uint32_t dcdc11_ocp_rst_aon : 1; /* [    6],        r/w,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t dcdc11_ocp_vth_aon : 3; /* [10: 8],        r/w,        0x4 */
            uint32_t dcdc11_osc_2m_mode_aon : 1; /* [   11],        r/w,        0x0 */
            uint32_t dcdc11_osc_freq_trim_aon : 4; /* [15:12],        r/w,        0x8 */
            uint32_t dcdc11_pulldown_aon : 1; /* [   16],        r/w,        0x0 */
            uint32_t reserved_17_19 : 3; /* [19:17],       rsvd,        0x0 */
            uint32_t dcdc11_rc_sel_aon : 4; /* [23:20],        r/w,        0x8 */
            uint32_t dcdc11_rdy_aon : 1; /* [   24],          r,        0x0 */
            uint32_t reserved_25 : 1; /* [   25],       rsvd,        0x0 */
            uint32_t dcdc11_slope_curr_sel_aon : 5; /* [30:26],        r/w,        0x6 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } dcdc_top_1;

    /* 0x81C : ldo11soc_and_dctest */
    union {
        struct {
            uint32_t reserved_0_3 : 4; /* [ 3: 0],       rsvd,        0x0 */
            uint32_t dcdc11_cfb_sel_aon : 4; /* [ 7: 4],        r/w,        0x8 */
            uint32_t dcdc11_chf_sel_aon : 4; /* [11: 8],        r/w,        0x1 */
            uint32_t dcdc11_comp_gm_sel_aon : 3; /* [14:12],        r/w,        0x4 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t dcdc11_cs_delay_aon : 3; /* [18:16],        r/w,        0x4 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t dcdc11_drv_sr_aon : 2; /* [21:20],        r/w,        0x3 */
            uint32_t dcdc11_en_antiring_aon : 1; /* [   22],        r/w,        0x1 */
            uint32_t dcdc11_en_osc_inhibit_t2_aon : 1; /* [   23],        r/w,        0x1 */
            uint32_t dcdc11_en_slow_osc_aon : 1; /* [   24],        r/w,        0x0 */
            uint32_t dcdc11_en_stby_lp_aon : 1; /* [   25],        r/w,        0x1 */
            uint32_t dcdc11_en_stop_osc_aon : 1; /* [   26],        r/w,        0x1 */
            uint32_t dcdc11_force_en_cs_zvs_aon : 1; /* [   27],        r/w,        0x0 */
            uint32_t dcdc11_isense_trim_aon : 3; /* [30:28],        r/w,        0x4 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } ldo11soc_and_dctest;

    /* 0x820 : move to 0x2000F000[23] */
    union {
        struct {
            uint32_t dcdc18_sstart_time_aon : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t dcdc18_stby_lp_cur_aon : 3; /* [ 6: 4],        r/w,        0x2 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t dcdc18_vc_clamp_vth_aon : 3; /* [10: 8],        r/w,        0x4 */
            uint32_t dcdc18_vout_sel_aon : 5; /* [15:11],        r/w,       0x1b */
            uint32_t dcdc18_vout_trim_aon : 4; /* [19:16],        r/w,        0x7 */
            uint32_t dcdc18_vpfm_aon : 4; /* [23:20],        r/w,        0x4 */
            uint32_t dcdc18_zvs_td_opt_aon : 3; /* [26:24],        r/w,        0x4 */
            uint32_t reserved_27 : 1; /* [   27],       rsvd,        0x0 */
            uint32_t dcdc18_vstby_aon : 2; /* [29:28],        r/w,        0x1 */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } dcdc18_top_0;

    /* 0x824 : dcdc18_top_1 */
    union {
        struct {
            uint32_t dcdc18_nonoverlap_td_aon : 5; /* [ 4: 0],        r/w,        0x0 */
            uint32_t dcdc18_ocp_out_aon : 1; /* [    5],          r,        0x0 */
            uint32_t dcdc18_ocp_rst_aon : 1; /* [    6],        r/w,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t dcdc18_ocp_vth_aon : 3; /* [10: 8],        r/w,        0x4 */
            uint32_t dcdc18_osc_2m_mode_aon : 1; /* [   11],        r/w,        0x0 */
            uint32_t dcdc18_osc_freq_trim_aon : 4; /* [15:12],        r/w,        0x8 */
            uint32_t dcdc18_pulldown_aon : 1; /* [   16],        r/w,        0x0 */
            uint32_t reserved_17_19 : 3; /* [19:17],       rsvd,        0x0 */
            uint32_t dcdc18_rc_sel_aon : 4; /* [23:20],        r/w,        0x8 */
            uint32_t dcdc18_rdy_aon : 1; /* [   24],          r,        0x0 */
            uint32_t reserved_25 : 1; /* [   25],       rsvd,        0x0 */
            uint32_t dcdc18_slope_curr_sel_aon : 5; /* [30:26],        r/w,        0xa */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } dcdc18_top_1;

    /* 0x828 : dcdc18_top_2 */
    union {
        struct {
            uint32_t reserved_0_3 : 4; /* [ 3: 0],       rsvd,        0x0 */
            uint32_t dcdc18_cfb_sel_aon : 4; /* [ 7: 4],        r/w,        0x8 */
            uint32_t dcdc18_chf_sel_aon : 4; /* [11: 8],        r/w,        0x1 */
            uint32_t dcdc18_comp_gm_sel_aon : 3; /* [14:12],        r/w,        0x4 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t dcdc18_cs_delay_aon : 3; /* [18:16],        r/w,        0x4 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t dcdc18_drv_sr_aon : 2; /* [21:20],        r/w,        0x3 */
            uint32_t dcdc18_en_antiring_aon : 1; /* [   22],        r/w,        0x1 */
            uint32_t dcdc18_en_osc_inhibit_t2_aon : 1; /* [   23],        r/w,        0x0 */
            uint32_t dcdc18_en_slow_osc_aon : 1; /* [   24],        r/w,        0x0 */
            uint32_t dcdc18_en_stby_lp_aon : 1; /* [   25],        r/w,        0x1 */
            uint32_t dcdc18_en_stop_osc_aon : 1; /* [   26],        r/w,        0x1 */
            uint32_t dcdc18_force_en_cs_zvs_aon : 1; /* [   27],        r/w,        0x0 */
            uint32_t dcdc18_isense_trim_aon : 3; /* [30:28],        r/w,        0x4 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } dcdc18_top_2;

    /* 0x82C : psw_irrcv */
    union {
        struct {
            uint32_t pu_psw_irrcv_aon : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_18 : 18; /* [18: 1],       rsvd,        0x0 */
            uint32_t usb20_rref_ext_en_aon : 1; /* [   19],        r/w,        0x0 */
            uint32_t en_por33_aon : 1; /* [   20],        r/w,        0x0 */
            uint32_t usb20_rref_hiz_aon : 1; /* [   21],        r/w,        0x0 */
            uint32_t reserved_22_23 : 2; /* [23:22],       rsvd,        0x0 */
            uint32_t usb20_rcal_code_aon : 6; /* [29:24],        r/w,       0x1a */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psw_irrcv;

    /* 0x830  reserved */
    uint8_t RESERVED0x830[80];

    /* 0x880 : rf_top_aon */
    union {
        struct {
            uint32_t pu_mbg_aon : 1; /* [    0],        r/w,        0x1 */
            uint32_t pu_ldo15rf_aon : 1; /* [    1],        r/w,        0x1 */
            uint32_t pu_sfreg_aon : 1; /* [    2],        r/w,        0x1 */
            uint32_t reserved_3 : 1; /* [    3],       rsvd,        0x0 */
            uint32_t pu_xtal_buf_aon : 1; /* [    4],        r/w,        0x1 */
            uint32_t pu_xtal_aon : 1; /* [    5],        r/w,        0x1 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t ldo15rf_sstart_sel_aon : 1; /* [    8],        r/w,        0x1 */
            uint32_t ldo15rf_sstart_delay_aon : 2; /* [10: 9],        r/w,        0x0 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t ldo15rf_pulldown_aon : 1; /* [   12],        r/w,        0x0 */
            uint32_t ldo15rf_pulldown_sel_aon : 1; /* [   13],        r/w,        0x0 */
            uint32_t reserved_14_15 : 2; /* [15:14],       rsvd,        0x0 */
            uint32_t ldo15rf_vout_sel_aon : 3; /* [18:16],        r/w,        0x2 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t ldo15rf_cc_aon : 2; /* [25:24],        r/w,        0x0 */
            uint32_t reserved_26_27 : 2; /* [27:26],       rsvd,        0x0 */
            uint32_t ldo15rf_bypass_aon : 1; /* [   28],        r/w,        0x0 */
            uint32_t reserved_29_31 : 3; /* [31:29],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } rf_top_aon;

    /* 0x884 : xtal_cfg */
    union {
        struct {
            uint32_t xtal_bk_aon : 2; /* [ 1: 0],        r/w,        0x1 */
            uint32_t xtal_capcode_extra_aon : 1; /* [    2],        r/w,        0x0 */
            uint32_t xtal_ext_sel_aon : 1; /* [    3],        r/w,        0x0 */
            uint32_t xtal_buf_en_aon : 4; /* [ 7: 4],        r/w,        0xe */
            uint32_t xtal_buf_hp_aon : 4; /* [11: 8],        r/w,        0x0 */
            uint32_t xtal_fast_startup_aon : 1; /* [   12],        r/w,        0x1 */
            uint32_t xtal_sleep_aon : 1; /* [   13],        r/w,        0x1 */
            uint32_t xtal_amp_ctrl_aon : 2; /* [15:14],        r/w,        0x3 */
            uint32_t xtal_capcode_out_aon : 6; /* [21:16],        r/w,       0x10 */
            uint32_t xtal_capcode_in_aon : 6; /* [27:22],        r/w,       0x10 */
            uint32_t xtal_gm_boost_aon : 2; /* [29:28],        r/w,        0x3 */
            uint32_t xtal_rdy_sel_aon : 2; /* [31:30],        r/w,        0x2 */
        } BF;
        uint32_t WORD;
    } xtal_cfg;

    /* 0x888 : xtal_cfg2 */
    union {
        struct {
            uint32_t wifi_xtal_ldo33_bypass_aon : 1; /* [    0],        r/w,        0x0 */
            uint32_t wifi_xtal_ldo33_sel_aon : 3; /* [ 3: 1],        r/w,        0x0 */
            uint32_t wifi_xtal_ldo18_sel_aon : 2; /* [ 5: 4],        r/w,        0x1 */
            uint32_t wifi_xtal_ldo33_pu_aon : 1; /* [    6],        r/w,        0x1 */
            uint32_t wifi_xtal_ldo18_pu_aon : 1; /* [    7],        r/w,        0x1 */
            uint32_t reserved_8_9 : 2; /* [ 9: 8],       rsvd,        0x0 */
            uint32_t wifi_xtal_reserve : 4; /* [13:10],        r/w,        0x0 */
            uint32_t reserved_14_15 : 2; /* [15:14],       rsvd,        0x0 */
            uint32_t wifi_xtal_ldo18_short_filter_aon : 1; /* [   16],        r/w,        0x0 */
            uint32_t reserved_17_29 : 13; /* [29:17],       rsvd,        0x0 */
            uint32_t xtal_buf_drv_aon : 2; /* [31:30],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } xtal_cfg2;

    /* 0x88C : xtal_cfg3 */
    union {
        struct {
            uint32_t reserved_0_11 : 12; /* [11: 0],       rsvd,        0x0 */
            uint32_t wifi_xtal_clk_inv_en_aon : 1; /* [   12],        r/w,        0x0 */
            uint32_t reserved_13_15 : 3; /* [15:13],       rsvd,        0x0 */
            uint32_t wifi_xtal_cml_en_aon : 1; /* [   16],        r/w,        0x0 */
            uint32_t wifi_xtal_cml_r_sel_aon : 2; /* [18:17],        r/w,        0x1 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t wifi_xtal_clk_en_aon : 1; /* [   20],        r/w,        0x1 */
            uint32_t reserved_21_29 : 9; /* [29:21],       rsvd,        0x0 */
            uint32_t wifi_xtal_buf_drv_aon : 2; /* [31:30],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } xtal_cfg3;

    /* 0x890 : tsen */
    union {
        struct {
            uint32_t tsen_refcode_corner : 12; /* [11: 0],        r/w,      0x8ff */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t tsen_refcode_rfcal : 12; /* [27:16],        r/w,      0x8ff */
            uint32_t xtal_rdy : 1; /* [   28],          r,        0x1 */
            uint32_t xtal_inn_cfg_en_aon : 1; /* [   29],        r/w,        0x1 */
            uint32_t xtal_rdy_int_sel_aon : 2; /* [31:30],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } tsen;

    /* 0x894  reserved */
    uint8_t RESERVED0x894[48];

    /* 0x8C4 : ldo18io */
    union {
        struct {
            uint32_t reserved_0 : 1; /* [    0],       rsvd,        0x0 */
            uint32_t ldo18io_bypass_iso_aon : 1; /* [    1],        r/w,        0x0 */
            uint32_t ldo18io_pulldown_aon : 1; /* [    2],        r/w,        0x0 */
            uint32_t ldo18io_pulldown_sel_aon : 1; /* [    3],        r/w,        0x1 */
            uint32_t ldo18io_bm_aon : 3; /* [ 6: 4],        r/w,        0x3 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t ldo18io_cc_aon : 3; /* [10: 8],        r/w,        0x3 */
            uint32_t ldo18io_ocp_out_aon : 1; /* [   11],          r,        0x0 */
            uint32_t ldo18io_ocp_th_aon : 3; /* [14:12],        r/w,        0x3 */
            uint32_t ldo18io_ocp_en_aon : 1; /* [   15],        r/w,        0x1 */
            uint32_t ldo18io_sstart_delay_aon : 3; /* [18:16],        r/w,        0x3 */
            uint32_t ldo18io_sstart_en_aon : 1; /* [   19],        r/w,        0x1 */
            uint32_t ldo18io_vout_sel_aon : 4; /* [23:20],        r/w,        0x5 */
            uint32_t ldo18io_vout_trim_aon : 4; /* [27:24],        r/w,        0x7 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } ldo18io;

    /* 0x8c8  reserved */
    uint8_t RESERVED0x8c8[56];

    /* 0x900 : acomp0_ctrl */
    union {
        struct {
            uint32_t acomp0_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t acomp0_hyst_seln : 3; /* [ 6: 4],        r/w,        0x0 */
            uint32_t acomp0_hyst_selp : 3; /* [ 9: 7],        r/w,        0x0 */
            uint32_t acomp0_bias_prog : 2; /* [11:10],        r/w,        0x0 */
            uint32_t acomp0_level_sel : 6; /* [17:12],        r/w,        0x0 */
            uint32_t acomp0_neg_sel : 4; /* [21:18],        r/w,        0x0 */
            uint32_t acomp0_pos_sel : 4; /* [25:22],        r/w,        0x0 */
            uint32_t acomp0_muxen : 1; /* [   26],        r/w,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } acomp0_ctrl;

    /* 0x904 : acomp1_ctrl */
    union {
        struct {
            uint32_t acomp1_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t acomp1_hyst_seln : 3; /* [ 6: 4],        r/w,        0x0 */
            uint32_t acomp1_hyst_selp : 3; /* [ 9: 7],        r/w,        0x0 */
            uint32_t acomp1_bias_prog : 2; /* [11:10],        r/w,        0x0 */
            uint32_t acomp1_level_sel : 6; /* [17:12],        r/w,        0x0 */
            uint32_t acomp1_neg_sel : 4; /* [21:18],        r/w,        0x0 */
            uint32_t acomp1_pos_sel : 4; /* [25:22],        r/w,        0x0 */
            uint32_t acomp1_muxen : 1; /* [   26],        r/w,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } acomp1_ctrl;

    /* 0x908 : acomp_ctrl */
    union {
        struct {
            uint32_t acomp1_rstn_ana : 1; /* [    0],        r/w,        0x1 */
            uint32_t acomp0_rstn_ana : 1; /* [    1],        r/w,        0x1 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t acomp1_test_en : 1; /* [    8],        r/w,        0x0 */
            uint32_t acomp0_test_en : 1; /* [    9],        r/w,        0x0 */
            uint32_t acomp1_test_sel : 2; /* [11:10],        r/w,        0x0 */
            uint32_t acomp0_test_sel : 2; /* [13:12],        r/w,        0x0 */
            uint32_t reserved_14_16 : 3; /* [16:14],       rsvd,        0x0 */
            uint32_t acomp1_out_raw : 1; /* [   17],          r,        0x0 */
            uint32_t reserved_18 : 1; /* [   18],       rsvd,        0x0 */
            uint32_t acomp0_out_raw : 1; /* [   19],          r,        0x0 */
            uint32_t reserved_20_23 : 4; /* [23:20],       rsvd,        0x0 */
            uint32_t acomp_vref_sel : 6; /* [29:24],        r/w,        0x0 */
            uint32_t acomp_reserved : 2; /* [31:30],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } acomp_ctrl;

    /* 0x90C : gpadc_reg_cmd */
    union {
        struct {
            uint32_t gpadc_global_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t gpadc_conv_start : 1; /* [    1],        r/w,        0x0 */
            uint32_t gpadc_soft_rst : 1; /* [    2],        r/w,        0x0 */
            uint32_t gpadc_neg_sel : 5; /* [ 7: 3],        r/w,        0xf */
            uint32_t gpadc_pos_sel : 5; /* [12: 8],        r/w,        0xf */
            uint32_t gpadc_neg_gnd : 1; /* [   13],        r/w,        0x0 */
            uint32_t gpadc_micbias_en : 1; /* [   14],        r/w,        0x0 */
            uint32_t gpadc_micpga_en : 1; /* [   15],        r/w,        0x0 */
            uint32_t gpadc_byp_micboost : 1; /* [   16],        r/w,        0x0 */
            uint32_t gpadc_rcal_en : 1; /* [   17],        r/w,        0x0 */
            uint32_t gpadc_dwa_en : 1; /* [   18],        r/w,        0x0 */
            uint32_t gpadc_mic2_diff : 1; /* [   19],        r/w,        0x0 */
            uint32_t gpadc_mic1_diff : 1; /* [   20],        r/w,        0x0 */
            uint32_t gpadc_mic_pga2_gain : 2; /* [22:21],        r/w,        0x0 */
            uint32_t gpadc_micboost_32db_en : 1; /* [   23],        r/w,        0x0 */
            uint32_t reserved_24_26 : 3; /* [26:24],       rsvd,        0x0 */
            uint32_t gpadc_chip_sen_pu : 1; /* [   27],        r/w,        0x0 */
            uint32_t gpadc_sen_sel : 3; /* [30:28],        r/w,        0x0 */
            uint32_t gpadc_sen_test_en : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_cmd;

    /* 0x910 : gpadc_reg_config1 */
    union {
        struct {
            uint32_t gpadc_cal_os_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t gpadc_cont_conv_en : 1; /* [    1],        r/w,        0x1 */
            uint32_t gpadc_res_sel : 3; /* [ 4: 2],        r/w,        0x0 */
            uint32_t reserved_5_7 : 3; /* [ 7: 5],       rsvd,        0x0 */
            uint32_t gpadc_vcm_sel_en : 1; /* [    8],        r/w,        0x0 */
            uint32_t gpadc_vcm_hyst_sel : 1; /* [    9],        r/w,        0x0 */
            uint32_t gpadc_lowv_det_en : 1; /* [   10],        r/w,        0x0 */
            uint32_t gpadc_pwm_trg_en : 1; /* [   11],        r/w,        0x0 */
            uint32_t gpadc_clk_ana_dly : 4; /* [15:12],        r/w,        0x0 */
            uint32_t gpadc_clk_ana_dly_en : 1; /* [   16],        r/w,        0x0 */
            uint32_t gpadc_clk_ana_inv : 1; /* [   17],        r/w,        0x0 */
            uint32_t gpadc_clk_div_ratio : 3; /* [20:18],        r/w,        0x3 */
            uint32_t gpadc_scan_length : 4; /* [24:21],        r/w,        0x0 */
            uint32_t gpadc_scan_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t gpadc_dither_en : 1; /* [   26],        r/w,        0x0 */
            uint32_t gpadc_v11_sel : 2; /* [28:27],        r/w,        0x0 */
            uint32_t gpadc_v18_sel : 2; /* [30:29],        r/w,        0x0 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_config1;

    /* 0x914 : gpadc_reg_config2 */
    union {
        struct {
            uint32_t reserved_0_1 : 2; /* [ 1: 0],       rsvd,        0x0 */
            uint32_t gpadc_diff_mode : 1; /* [    2],        r/w,        0x0 */
            uint32_t gpadc_vref_sel : 1; /* [    3],        r/w,        0x0 */
            uint32_t gpadc_vbat_en : 1; /* [    4],        r/w,        0x0 */
            uint32_t gpadc_tsext_sel : 1; /* [    5],        r/w,        0x0 */
            uint32_t gpadc_ts_en : 1; /* [    6],        r/w,        0x0 */
            uint32_t gpadc_pga_vcm : 2; /* [ 8: 7],        r/w,        0x2 */
            uint32_t gpadc_pga_os_cal : 4; /* [12: 9],        r/w,        0x8 */
            uint32_t gpadc_pga_en : 1; /* [   13],        r/w,        0x0 */
            uint32_t gpadc_pga_vcmi_en : 1; /* [   14],        r/w,        0x0 */
            uint32_t gpadc_chop_mode : 2; /* [16:15],        r/w,        0x3 */
            uint32_t gpadc_bias_sel : 1; /* [   17],        r/w,        0x0 */
            uint32_t gpadc_test_en : 1; /* [   18],        r/w,        0x0 */
            uint32_t gpadc_test_sel : 3; /* [21:19],        r/w,        0x0 */
            uint32_t gpadc_pga2_gain : 3; /* [24:22],        r/w,        0x0 */
            uint32_t gpadc_pga1_gain : 3; /* [27:25],        r/w,        0x0 */
            uint32_t gpadc_dly_sel : 3; /* [30:28],        r/w,        0x0 */
            uint32_t gpadc_tsvbe_low : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_config2;

    /* 0x918 : adc converation sequence 1 */
    union {
        struct {
            uint32_t gpadc_scan_pos_0 : 5; /* [ 4: 0],        r/w,        0xf */
            uint32_t gpadc_scan_pos_1 : 5; /* [ 9: 5],        r/w,        0xf */
            uint32_t gpadc_scan_pos_2 : 5; /* [14:10],        r/w,        0xf */
            uint32_t gpadc_scan_pos_3 : 5; /* [19:15],        r/w,        0xf */
            uint32_t gpadc_scan_pos_4 : 5; /* [24:20],        r/w,        0xf */
            uint32_t gpadc_scan_pos_5 : 5; /* [29:25],        r/w,        0xf */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_pos1;

    /* 0x91C : adc converation sequence 2 */
    union {
        struct {
            uint32_t gpadc_scan_pos_6 : 5; /* [ 4: 0],        r/w,        0xf */
            uint32_t gpadc_scan_pos_7 : 5; /* [ 9: 5],        r/w,        0xf */
            uint32_t gpadc_scan_pos_8 : 5; /* [14:10],        r/w,        0xf */
            uint32_t gpadc_scan_pos_9 : 5; /* [19:15],        r/w,        0xf */
            uint32_t gpadc_scan_pos_10 : 5; /* [24:20],        r/w,        0xf */
            uint32_t gpadc_scan_pos_11 : 5; /* [29:25],        r/w,        0xf */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_pos2;

    /* 0x920 : adc converation sequence 3 */
    union {
        struct {
            uint32_t gpadc_scan_neg_0 : 5; /* [ 4: 0],        r/w,        0xf */
            uint32_t gpadc_scan_neg_1 : 5; /* [ 9: 5],        r/w,        0xf */
            uint32_t gpadc_scan_neg_2 : 5; /* [14:10],        r/w,        0xf */
            uint32_t gpadc_scan_neg_3 : 5; /* [19:15],        r/w,        0xf */
            uint32_t gpadc_scan_neg_4 : 5; /* [24:20],        r/w,        0xf */
            uint32_t gpadc_scan_neg_5 : 5; /* [29:25],        r/w,        0xf */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_neg1;

    /* 0x924 : adc converation sequence 4 */
    union {
        struct {
            uint32_t gpadc_scan_neg_6 : 5; /* [ 4: 0],        r/w,        0xf */
            uint32_t gpadc_scan_neg_7 : 5; /* [ 9: 5],        r/w,        0xf */
            uint32_t gpadc_scan_neg_8 : 5; /* [14:10],        r/w,        0xf */
            uint32_t gpadc_scan_neg_9 : 5; /* [19:15],        r/w,        0xf */
            uint32_t gpadc_scan_neg_10 : 5; /* [24:20],        r/w,        0xf */
            uint32_t gpadc_scan_neg_11 : 5; /* [29:25],        r/w,        0xf */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_neg2;

    /* 0x928 : gpadc_reg_status */
    union {
        struct {
            uint32_t gpadc_data_rdy : 1; /* [    0],          r,        0x0 */
            uint32_t reserved_1_15 : 15; /* [15: 1],       rsvd,        0x0 */
            uint32_t gpadc_reserved : 16; /* [31:16],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_status;

    /* 0x92C : gpadc_reg_isr */
    union {
        struct {
            uint32_t gpadc_neg_satur : 1; /* [    0],          r,        0x0 */
            uint32_t gpadc_pos_satur : 1; /* [    1],          r,        0x0 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t gpadc_neg_satur_clr : 1; /* [    4],        r/w,        0x0 */
            uint32_t gpadc_pos_satur_clr : 1; /* [    5],        r/w,        0x0 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t gpadc_neg_satur_mask : 1; /* [    8],        r/w,        0x0 */
            uint32_t gpadc_pos_satur_mask : 1; /* [    9],        r/w,        0x0 */
            uint32_t reserved_10_31 : 22; /* [31:10],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_isr;

    /* 0x930 : gpadc_reg_result */
    union {
        struct {
            uint32_t gpadc_data_out : 26; /* [25: 0],          r,  0x1ef0000 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_result;

    /* 0x934 : gpadc_reg_raw_result */
    union {
        struct {
            uint32_t gpadc_raw_data : 12; /* [11: 0],          r,        0x0 */
            uint32_t reserved_12_31 : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_raw_result;

    /* 0x938 : gpadc_reg_define */
    union {
        struct {
            uint32_t gpadc_os_cal_data : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reserved_16_31 : 16; /* [31:16],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } gpadc_reg_define;

    /* 0x93C : hbncore_resv0 */
    union {
        struct {
            uint32_t hbncore_resv0_data : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } hbncore_resv0;

    /* 0x940 : hbncore_resv1 */
    union {
        struct {
            uint32_t hbncore_resv1_data : 32; /* [31: 0],        r/w, 0xffffffff */
        } BF;
        uint32_t WORD;
    } hbncore_resv1;
};

typedef volatile struct aon_reg aon_reg_t;
