// Seed: 2070222206
module module_0 (
    input  wor  id_0,
    output wand id_1
);
  wire id_3;
  ;
  logic [-1 'b0 : 1 'b0] id_4;
  assign module_1.id_11 = 0;
  wire id_5 = id_4;
  genvar id_6;
  parameter id_7 = 1 - 1;
endmodule
module module_1 #(
    parameter id_29 = 32'd8
) (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    output supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wire id_13,
    output supply0 id_14,
    input tri id_15,
    input wand id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wire id_19,
    input wor id_20,
    output tri1 id_21,
    input wand id_22
    , id_31,
    input tri1 id_23,
    input tri id_24,
    output tri id_25,
    output wor id_26,
    input tri id_27,
    input supply1 id_28,
    input tri1 _id_29
);
  logic [-1 : id_29] id_32;
  and primCall (
      id_1,
      id_24,
      id_6,
      id_12,
      id_17,
      id_16,
      id_15,
      id_20,
      id_22,
      id_9,
      id_27,
      id_2,
      id_7,
      id_23,
      id_10,
      id_28,
      id_32,
      id_3,
      id_31,
      id_19,
      id_8
  );
  module_0 modCall_1 (
      id_6,
      id_1
  );
endmodule
