<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.800.0.16</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</p>
        <p>Date: Sat Mar 14 17:35:33 2020
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300TS</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_ht, slow_lv_lt, fast_hv_lt</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>6.855</td>
                <td>145.879</td>
                <td>9.000</td>
                <td>111.111</td>
                <td>5.515</td>
                <td>14.098</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>3.734</td>
                <td>267.809</td>
                <td>6.000</td>
                <td>166.667</td>
                <td>N/A</td>
                <td>17.269</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT2</td>
                <td>1.250</td>
                <td>800.000</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</td>
                <td>0.434</td>
                <td>2304.147</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>REF_CLK_0</td>
                <td>2.000</td>
                <td>500.000</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>TCK</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>33.330</td>
                <td>30.003</td>
                <td>7.525</td>
                <td>4.006</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT3</td>
                <td>1.250</td>
                <td>800.000</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>N/A</td>
            </tr>
        </table>
        <h2>Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td>6.847</td>
                <td>2.133</td>
                <td>10.104</td>
                <td>12.237</td>
                <td>0.000</td>
                <td>6.867</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td>6.752</td>
                <td>2.139</td>
                <td>10.024</td>
                <td>12.163</td>
                <td>0.000</td>
                <td>6.861</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td>6.824</td>
                <td>2.149</td>
                <td>10.088</td>
                <td>12.237</td>
                <td>0.000</td>
                <td>6.851</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D</td>
                <td>6.812</td>
                <td>2.157</td>
                <td>10.069</td>
                <td>12.226</td>
                <td>0.000</td>
                <td>6.843</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D</td>
                <td>6.717</td>
                <td>2.163</td>
                <td>9.989</td>
                <td>12.152</td>
                <td>0.000</td>
                <td>6.837</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.237</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.104</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.133</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.357</td>
                <td>1.357</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.178</td>
                <td>1.535</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.164</td>
                <td>1.699</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.386</td>
                <td>2.085</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.177</td>
                <td>2.262</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.398</td>
                <td>2.660</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.061</td>
                <td>2.721</td>
                <td>1232</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.536</td>
                <td>3.257</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.218</td>
                <td>3.475</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_1:A</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]</td>
                <td/>
                <td>+</td>
                <td>0.638</td>
                <td>4.113</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4_IP_ABCD</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.192</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:B[0]</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/B_net[0]</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>4.212</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>2.544</td>
                <td>6.756</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]</td>
                <td/>
                <td>+</td>
                <td>0.006</td>
                <td>6.762</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[11]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>1.749</td>
                <td>8.511</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_28:A</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[28]</td>
                <td/>
                <td>+</td>
                <td>0.496</td>
                <td>9.007</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_28:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.046</td>
                <td>9.053</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:P[1]</td>
                <td>net</td>
                <td>NET_CC_CONFIG5633</td>
                <td/>
                <td>+</td>
                <td>0.014</td>
                <td>9.067</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.370</td>
                <td>9.437</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CI</td>
                <td>net</td>
                <td>CI_TO_CO5520</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.437</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CC[2]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.129</td>
                <td>9.566</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_41:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG5688</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.566</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_41:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.059</td>
                <td>9.625</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[58]:D</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[41]</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>10.032</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[58]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>10.083</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12[58]</td>
                <td/>
                <td>+</td>
                <td>0.021</td>
                <td>10.104</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.104</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.000</td>
                <td>9.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.233</td>
                <td>10.233</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.162</td>
                <td>10.395</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.142</td>
                <td>10.537</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.352</td>
                <td>10.889</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.161</td>
                <td>11.050</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>11.410</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.463</td>
                <td>1232</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.504</td>
                <td>11.967</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.270</td>
                <td>12.237</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>12.237</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.237</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SCL_INOUT</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D</td>
                <td>8.256</td>
                <td/>
                <td>8.256</td>
                <td/>
                <td>0.000</td>
                <td>5.294</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SDA_INOUT</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAI_ff_reg[0]:D</td>
                <td>8.166</td>
                <td/>
                <td>8.166</td>
                <td/>
                <td>0.000</td>
                <td>5.200</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D</td>
                <td>4.860</td>
                <td/>
                <td>4.860</td>
                <td/>
                <td>0.000</td>
                <td>1.938</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>4.699</td>
                <td/>
                <td>4.699</td>
                <td/>
                <td>0.000</td>
                <td>1.764</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D</td>
                <td>4.391</td>
                <td/>
                <td>4.391</td>
                <td/>
                <td>0.000</td>
                <td>1.430</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SCL_INOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.256</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SCL_INOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SCL_0/PF_IO_C0_0/io.se.ioa/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.157</td>
                <td>1.157</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SCL_0/PF_IO_C0_0/I_IOD_0:RX_P</td>
                <td>net</td>
                <td>PF_IO_I2C_SCL_0/PF_IO_C0_0/rx_p</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.157</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SCL_0/PF_IO_C0_0/I_IOD_0:RX_DATA[0]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOD</td>
                <td>+</td>
                <td>1.000</td>
                <td>2.157</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_4[0]:B</td>
                <td>net</td>
                <td>PF_IO_I2C_SCL_0_Y</td>
                <td/>
                <td>+</td>
                <td>5.892</td>
                <td>8.049</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_4[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.181</td>
                <td>8.230</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D</td>
                <td>net</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg_4[0]</td>
                <td/>
                <td>+</td>
                <td>0.026</td>
                <td>8.256</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.256</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.233</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.162</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.142</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.352</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.161</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.359</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>N/C</td>
                <td>1476</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.500</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int:CLK</td>
                <td>SDA_INOUT</td>
                <td>9.670</td>
                <td/>
                <td>12.944</td>
                <td/>
                <td>12.944</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLO_int:CLK</td>
                <td>SCL_INOUT</td>
                <td>9.461</td>
                <td/>
                <td>12.746</td>
                <td/>
                <td>12.746</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[1]:CLK</td>
                <td>GPIO_OUT[1]</td>
                <td>7.687</td>
                <td/>
                <td>10.952</td>
                <td/>
                <td>10.952</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[3]:CLK</td>
                <td>GPIO_OUT[3]</td>
                <td>7.686</td>
                <td/>
                <td>10.951</td>
                <td/>
                <td>10.951</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>7.667</td>
                <td/>
                <td>10.932</td>
                <td/>
                <td>10.932</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SDA_INOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.944</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.357</td>
                <td>1.357</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.178</td>
                <td>1.535</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.164</td>
                <td>1.699</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.386</td>
                <td>2.085</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.177</td>
                <td>2.262</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.397</td>
                <td>2.659</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.061</td>
                <td>2.720</td>
                <td>1476</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>3.274</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.475</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int_RNI2DP8:A</td>
                <td>net</td>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/COREI2C_C0_0_SDAO[0]</td>
                <td/>
                <td>+</td>
                <td>0.687</td>
                <td>4.162</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAO_int_RNI2DP8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.071</td>
                <td>4.233</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/I_IOD_0:OE_DATA[0]</td>
                <td>net</td>
                <td>COREI2C_C0_0_SDAO_i[0]</td>
                <td/>
                <td>+</td>
                <td>5.503</td>
                <td>9.736</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/I_IOD_0:OE</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOD</td>
                <td>+</td>
                <td>0.599</td>
                <td>10.335</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/io.se.ioa/U_IOPAD:E</td>
                <td>net</td>
                <td>PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/oe</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.335</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/io.se.ioa/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>2.609</td>
                <td>12.944</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.944</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.233</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SDA_INOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[6]:ALn</td>
                <td>3.536</td>
                <td>5.147</td>
                <td>6.927</td>
                <td>12.074</td>
                <td>0.209</td>
                <td>3.853</td>
                <td>0.108</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_r[8]:ALn</td>
                <td>3.537</td>
                <td>5.147</td>
                <td>6.928</td>
                <td>12.075</td>
                <td>0.209</td>
                <td>3.853</td>
                <td>0.107</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[5]:ALn</td>
                <td>3.535</td>
                <td>5.148</td>
                <td>6.926</td>
                <td>12.074</td>
                <td>0.209</td>
                <td>3.852</td>
                <td>0.108</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[8]:ALn</td>
                <td>3.536</td>
                <td>5.148</td>
                <td>6.927</td>
                <td>12.075</td>
                <td>0.209</td>
                <td>3.852</td>
                <td>0.107</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_r[11]:ALn</td>
                <td>3.536</td>
                <td>5.148</td>
                <td>6.927</td>
                <td>12.075</td>
                <td>0.209</td>
                <td>3.852</td>
                <td>0.107</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[6]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.074</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.927</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.147</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.429</td>
                <td>1.429</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>1.603</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.770</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.413</td>
                <td>2.183</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.170</td>
                <td>2.353</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.418</td>
                <td>2.771</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>2.830</td>
                <td>358</td>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.561</td>
                <td>3.391</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.209</td>
                <td>3.600</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM:A</td>
                <td>net</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_Z</td>
                <td/>
                <td>+</td>
                <td>0.046</td>
                <td>3.646</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.286</td>
                <td>3.932</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0:A</td>
                <td>net</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_i_0_rep</td>
                <td/>
                <td>+</td>
                <td>1.816</td>
                <td>5.748</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.119</td>
                <td>5.867</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.432</td>
                <td>6.299</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.062</td>
                <td>6.361</td>
                <td>110</td>
                <td>r</td>
            </tr>
            <tr>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[6]:ALn</td>
                <td>net</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>6.927</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.927</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.000</td>
                <td>9.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.295</td>
                <td>10.295</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.158</td>
                <td>10.453</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.145</td>
                <td>10.598</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.376</td>
                <td>10.974</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.155</td>
                <td>11.129</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.387</td>
                <td>11.516</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>11.568</td>
                <td>1196</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[6]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.484</td>
                <td>12.052</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.231</td>
                <td>12.283</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk10.raddr_sc[6]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>12.074</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.074</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>resetn</td>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>6.112</td>
                <td/>
                <td>6.112</td>
                <td/>
                <td>0.197</td>
                <td>3.385</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>resetn</td>
                <td>reset_syn_1_0/reset_syn_1_0/dff_0:ALn</td>
                <td>6.111</td>
                <td/>
                <td>6.111</td>
                <td/>
                <td>0.197</td>
                <td>3.384</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.112</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>resetn</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.518</td>
                <td>0.518</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>resetn_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.518</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.274</td>
                <td>0.792</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/un1_C:A</td>
                <td>net</td>
                <td>resetn_c</td>
                <td/>
                <td>+</td>
                <td>3.192</td>
                <td>3.984</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/un1_C:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.083</td>
                <td>4.067</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>net</td>
                <td>reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i</td>
                <td/>
                <td>+</td>
                <td>2.045</td>
                <td>6.112</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.112</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.233</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.162</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.142</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.352</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.161</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.363</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.458</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.197</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D</td>
                <td>3.689</td>
                <td>2.266</td>
                <td>10.648</td>
                <td>12.914</td>
                <td>0.000</td>
                <td>3.734</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D</td>
                <td>3.688</td>
                <td>2.266</td>
                <td>10.647</td>
                <td>12.913</td>
                <td>0.000</td>
                <td>3.734</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D</td>
                <td>3.687</td>
                <td>2.267</td>
                <td>10.646</td>
                <td>12.913</td>
                <td>0.000</td>
                <td>3.733</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_select:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/pending_cmd:EN</td>
                <td>3.488</td>
                <td>2.267</td>
                <td>10.447</td>
                <td>12.714</td>
                <td>0.136</td>
                <td>3.733</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D</td>
                <td>3.674</td>
                <td>2.280</td>
                <td>10.633</td>
                <td>12.913</td>
                <td>0.000</td>
                <td>3.720</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.914</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.648</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.266</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.673</td>
                <td>4.673</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.226</td>
                <td>4.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>5.040</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.654</td>
                <td>5.694</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.180</td>
                <td>5.874</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>6.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>6.370</td>
                <td>1904</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.589</td>
                <td>6.959</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[5]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.209</td>
                <td>7.168</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a0_3:B</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_990</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>7.460</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a0_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.171</td>
                <td>7.631</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a0_3_RNI0K6I:C</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_577</td>
                <td/>
                <td>+</td>
                <td>0.156</td>
                <td>7.787</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a0_3_RNI0K6I:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.238</td>
                <td>8.025</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a2_1_RNI7CVV:B</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_578</td>
                <td/>
                <td>+</td>
                <td>0.149</td>
                <td>8.174</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a2_1_RNI7CVV:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.128</td>
                <td>8.302</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a2_1_RNIEDDV2:A</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_573</td>
                <td/>
                <td>+</td>
                <td>0.078</td>
                <td>8.380</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lpddr23_mode_regs_a2_1_RNIEDDV2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>8.451</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/mode_req_i_2_tz_RNIGVVP5:B</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_575</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>8.780</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/mode_req_i_2_tz_RNIGVVP5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.116</td>
                <td>8.896</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/mode_req_i:D</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_569</td>
                <td/>
                <td>+</td>
                <td>0.085</td>
                <td>8.981</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/mode_req_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>9.052</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs_c_1_1[0]:C</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_919</td>
                <td/>
                <td>+</td>
                <td>0.576</td>
                <td>9.628</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs_c_1_1[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.681</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs_c_1[0]:B</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_481</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>9.796</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs_c_1[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.090</td>
                <td>9.886</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/un5_precharge_cs_c_1353:A</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_483</td>
                <td/>
                <td>+</td>
                <td>0.075</td>
                <td>9.961</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/un5_precharge_cs_c_1353:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.014</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/prechall_command_ready:A</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_net_702</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>10.278</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/prechall_command_ready:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.142</td>
                <td>10.420</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/precharge_ob_3_cZ[0]:D</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_892</td>
                <td/>
                <td>+</td>
                <td>0.151</td>
                <td>10.571</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/precharge_ob_3_cZ[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>10.623</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_280</td>
                <td/>
                <td>+</td>
                <td>0.025</td>
                <td>10.648</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.648</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.000</td>
                <td>6.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.238</td>
                <td>10.238</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.206</td>
                <td>10.444</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>10.566</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.593</td>
                <td>11.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.164</td>
                <td>11.323</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>11.718</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>11.770</td>
                <td>1904</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.517</td>
                <td>12.287</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.627</td>
                <td>12.914</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>12.914</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.914</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td>CTRLR_READY</td>
                <td>9.643</td>
                <td/>
                <td>16.336</td>
                <td/>
                <td>16.336</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CTRLR_READY</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.561</td>
                <td>4.561</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.228</td>
                <td>4.789</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.137</td>
                <td>4.926</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.590</td>
                <td>5.516</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.188</td>
                <td>5.704</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.405</td>
                <td>6.109</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.061</td>
                <td>6.170</td>
                <td>1904</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.523</td>
                <td>6.693</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>6.894</td>
                <td>13</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>CTRLR_READY_c</td>
                <td/>
                <td>+</td>
                <td>6.761</td>
                <td>13.655</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.763</td>
                <td>14.418</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>CTRLR_READY_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>14.418</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.918</td>
                <td>16.336</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY</td>
                <td>net</td>
                <td>CTRLR_READY</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.336</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.336</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.142</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CTRLR_READY</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:ALn</td>
                <td>2.404</td>
                <td>3.302</td>
                <td>9.356</td>
                <td>12.658</td>
                <td>0.209</td>
                <td>2.698</td>
                <td>0.085</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[0]:ALn</td>
                <td>2.404</td>
                <td>3.302</td>
                <td>9.356</td>
                <td>12.658</td>
                <td>0.209</td>
                <td>2.698</td>
                <td>0.085</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[3]:ALn</td>
                <td>2.405</td>
                <td>3.302</td>
                <td>9.357</td>
                <td>12.659</td>
                <td>0.209</td>
                <td>2.698</td>
                <td>0.084</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[3]:ALn</td>
                <td>2.404</td>
                <td>3.302</td>
                <td>9.356</td>
                <td>12.658</td>
                <td>0.209</td>
                <td>2.698</td>
                <td>0.085</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[6]:ALn</td>
                <td>2.404</td>
                <td>3.303</td>
                <td>9.356</td>
                <td>12.659</td>
                <td>0.209</td>
                <td>2.697</td>
                <td>0.084</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.658</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.356</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.302</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.673</td>
                <td>4.673</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.226</td>
                <td>4.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>5.040</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.654</td>
                <td>5.694</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.180</td>
                <td>5.874</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>6.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>6.370</td>
                <td>1904</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>6.952</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>7.153</td>
                <td>3894</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:ALn</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_net_3</td>
                <td/>
                <td>+</td>
                <td>2.203</td>
                <td>9.356</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.356</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.000</td>
                <td>6.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.238</td>
                <td>10.238</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.206</td>
                <td>10.444</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>10.566</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.593</td>
                <td>11.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.164</td>
                <td>11.323</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>11.718</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>11.770</td>
                <td>1845</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.539</td>
                <td>12.309</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.558</td>
                <td>12.867</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>12.658</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.658</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_0</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</p>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>11.500</td>
                <td>6.986</td>
                <td>11.500</td>
                <td>18.486</td>
                <td>0.000</td>
                <td>19.358</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</td>
                <td>3.776</td>
                <td>8.265</td>
                <td>10.455</td>
                <td>18.720</td>
                <td>0.000</td>
                <td>16.800</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D</td>
                <td>10.220</td>
                <td>10.196</td>
                <td>12.328</td>
                <td>22.524</td>
                <td>0.000</td>
                <td>12.938</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D</td>
                <td>10.217</td>
                <td>10.199</td>
                <td>12.325</td>
                <td>22.524</td>
                <td>0.000</td>
                <td>12.932</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D</td>
                <td>10.210</td>
                <td>10.206</td>
                <td>12.318</td>
                <td>22.524</td>
                <td>0.000</td>
                <td>12.918</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.486</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.500</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.986</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>8.257</td>
                <td>8.257</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.503</td>
                <td>9.760</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.192</td>
                <td>9.952</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>10.138</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.192</td>
                <td>10.330</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.176</td>
                <td>10.506</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.192</td>
                <td>10.698</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:C</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>10.823</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.047</td>
                <td>10.870</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:C</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_Z</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>10.981</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.047</td>
                <td>11.028</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero</td>
                <td/>
                <td>+</td>
                <td>0.402</td>
                <td>11.430</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.051</td>
                <td>11.481</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z</td>
                <td/>
                <td>+</td>
                <td>0.019</td>
                <td>11.500</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.500</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.665</td>
                <td>16.665</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.165</td>
                <td>16.830</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.197</td>
                <td>17.027</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>17.450</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.155</td>
                <td>17.605</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>17.965</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>18.021</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>18.486</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>18.486</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>18.486</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.486</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D</td>
                <td>12.769</td>
                <td/>
                <td>12.769</td>
                <td/>
                <td>0.000</td>
                <td>7.551</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_31:D</td>
                <td>12.731</td>
                <td/>
                <td>12.731</td>
                <td/>
                <td>0.000</td>
                <td>7.512</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td>12.712</td>
                <td/>
                <td>12.712</td>
                <td/>
                <td>0.000</td>
                <td>7.510</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</td>
                <td>12.712</td>
                <td/>
                <td>12.712</td>
                <td/>
                <td>0.000</td>
                <td>7.494</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$:D</td>
                <td>12.558</td>
                <td/>
                <td>12.558</td>
                <td/>
                <td>0.000</td>
                <td>7.339</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.769</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI</td>
                <td>net</td>
                <td>TDI</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.515</td>
                <td>1.515</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>1.683</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.188</td>
                <td>1.871</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.039</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.178</td>
                <td>2.217</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.385</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.504</td>
                <td>2.889</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>2.968</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>3.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>3.167</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>3.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>3.362</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>3.491</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>3.570</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.152</td>
                <td>3.722</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>3.801</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>3.928</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.007</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>4.128</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.207</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>4.342</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.421</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>4.542</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.621</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>4.741</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>4.820</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>4.949</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>5.028</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>2.635</td>
                <td>7.663</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.083</td>
                <td>7.746</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.055</td>
                <td>7.801</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>7.852</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.064</td>
                <td>7.916</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>7.967</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>8.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.139</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>8.251</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.302</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.061</td>
                <td>8.363</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.414</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>8.525</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.576</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.064</td>
                <td>8.640</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.691</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>8.802</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>8.853</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>8.967</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>9.018</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>9.138</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>9.189</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.051</td>
                <td>9.240</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>9.291</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.596</td>
                <td>9.887</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>9.966</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>10.090</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.169</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.140</td>
                <td>10.309</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.388</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.070</td>
                <td>10.458</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.537</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>10.671</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.750</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.069</td>
                <td>10.819</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.898</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>11.031</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.110</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.138</td>
                <td>11.248</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.327</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>11.451</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.530</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>11.656</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.735</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.077</td>
                <td>11.812</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.891</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_1:D</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0_TGT_TDI_0</td>
                <td/>
                <td>+</td>
                <td>0.710</td>
                <td>12.601</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.148</td>
                <td>12.749</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>12.769</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.769</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.158</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.176</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.433</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.163</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.353</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>N/C</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.505</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.105</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.229</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.111</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.365</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>N/C</td>
                <td>311</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0_TGT_TCK_0_i</td>
                <td/>
                <td>+</td>
                <td>0.511</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>TDO</td>
                <td>1.850</td>
                <td/>
                <td>3.880</td>
                <td/>
                <td>3.880</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>TDO</td>
                <td>1.826</td>
                <td/>
                <td>3.856</td>
                <td/>
                <td>3.856</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>0.174</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.203</td>
                <td>0.377</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.476</td>
                <td>0.853</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.179</td>
                <td>1.032</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.390</td>
                <td>1.422</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.061</td>
                <td>1.483</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.547</td>
                <td>2.030</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.218</td>
                <td>2.248</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODRVInt[0]</td>
                <td/>
                <td>+</td>
                <td>0.169</td>
                <td>2.417</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.083</td>
                <td>2.500</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]</td>
                <td/>
                <td>+</td>
                <td>1.380</td>
                <td>3.880</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>3.880</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td>net</td>
                <td>TDO</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.880</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.880</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td>6.204</td>
                <td>12.085</td>
                <td>6.204</td>
                <td>18.289</td>
                <td>0.197</td>
                <td>9.160</td>
                <td>-1.821</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>6.203</td>
                <td>12.086</td>
                <td>6.203</td>
                <td>18.289</td>
                <td>0.197</td>
                <td>9.158</td>
                <td>-1.821</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</td>
                <td>15.693</td>
                <td>22.643</td>
                <td>15.693</td>
                <td>38.336</td>
                <td>0.197</td>
                <td>10.687</td>
                <td>-5.203</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn</td>
                <td>15.693</td>
                <td>22.643</td>
                <td>15.693</td>
                <td>38.336</td>
                <td>0.197</td>
                <td>10.687</td>
                <td>-5.203</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</td>
                <td>15.693</td>
                <td>22.643</td>
                <td>15.693</td>
                <td>38.336</td>
                <td>0.197</td>
                <td>10.687</td>
                <td>-5.203</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.289</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.204</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.085</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>3.341</td>
                <td>3.341</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.684</td>
                <td>5.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>5.193</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.183</td>
                <td>5.376</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>5.544</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>5.733</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>5.901</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst</td>
                <td/>
                <td>+</td>
                <td>0.303</td>
                <td>6.204</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.204</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.665</td>
                <td>16.665</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.165</td>
                <td>16.830</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.197</td>
                <td>17.027</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>17.450</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.155</td>
                <td>17.605</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>17.965</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>18.021</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>18.486</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>18.486</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.197</td>
                <td>18.289</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.289</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
