module top_module (input a, input b, input c, output out);//
    
    wire t;
    assign out = ~t;

    andgate inst1 (t, a,b,c,1,1);

endmodule
