<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Krishna Madhur Akella — Nanotechnology &amp; Semiconductor Research</title>
  <meta name="description"
    content="PhD-track researcher in nanotechnology, ferroelectric devices, MEMS fabrication, and analog IC design. MSE Electrical Engineering at the University of Pennsylvania." />
  <meta name="author" content="Krishna Madhur Akella" />
  <link rel="stylesheet" href="css/style.css" />
</head>

<body>

  <!-- ====== NAVIGATION ====== -->
  <nav class="navbar" id="navbar">
    <div class="nav-container">
      <a href="#hero" class="nav-logo">KMA</a>
      <div class="nav-links">
        <a href="#about">About</a>
        <a href="#education">Education</a>
        <a href="#research">Research</a>
        <a href="#experience">Experience</a>
        <a href="#projects">Projects</a>
        <a href="#skills">Skills</a>
        <a href="#leadership">Leadership</a>
        <a href="#contact">Contact</a>
      </div>
      <div class="nav-hamburger" aria-label="Toggle menu">
        <span></span>
        <span></span>
        <span></span>
      </div>
    </div>
  </nav>

  <!-- ====== HERO ====== -->
  <section class="hero" id="hero">
    <div class="hero-content">
      <h1>Krishna Madhur Akella</h1>
      <p class="hero-tagline">Nanotechnology · Semiconductors · Analog &amp; Mixed-Signal IC Design</p>
      <p class="hero-affiliation">MSE Electrical Engineering · University of Pennsylvania</p>
      <div class="hero-links">
        <a href="mailto:krishna8@seas.upenn.edu">✉ Email</a>
        <a href="https://linkedin.com/in/akrishnamadhur" target="_blank" rel="noopener">LinkedIn</a>
        <a href="https://github.com/KrishnaMadhur" target="_blank" rel="noopener">GitHub</a>
      </div>
    </div>
    <div class="hero-scroll-indicator">
      <span>Scroll</span>
      <div class="arrow"></div>
    </div>
  </section>

  <!-- ====== ABOUT ====== -->
  <section id="about">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">About</h2>
      <p class="section-subtitle">Research Interests &amp; Background</p>
      <p class="about-text">
        I am a graduate researcher at the <strong>University of Pennsylvania</strong>, pursuing an MSE in Electrical
        Engineering with a concentration in <strong>Nanotechnology &amp; Semiconductors</strong>. My research spans
        <strong>ferroelectric memory devices</strong>, <strong>MEMS/NEMS fabrication</strong>, and
        <strong>analog/mixed-signal IC design</strong>. I work at the intersection of device physics, TCAD modelling,
        and cleanroom nanofabrication — characterizing novel materials like <strong>AlScN</strong> for next-generation
        non-volatile memory and fabricating quantum devices at the
        <strong>Singh Center for Nanotechnology</strong>.
      </p>
      <br />
      <p class="about-text">
        Prior to Penn, I spent two years as a hardware engineer at <strong>Silicon Laboratories</strong> designing
        mixed-signal evaluation boards, and interned at <strong>Cadence Design Systems</strong> working on
        3nm device modelling. I am actively preparing for PhD applications in electrical engineering,
        with a focus on semiconductor device research.
      </p>
    </div>
  </section>

  <!-- ====== EDUCATION ====== -->
  <section id="education">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Education</h2>
      <p class="section-subtitle">Academic Background</p>

      <div class="edu-card">
        <div class="edu-main">
          <h3 class="edu-school">University of Pennsylvania</h3>
          <p class="edu-degree">Master of Science in Engineering (MSE) — Electrical Engineering</p>
          <ul class="edu-details">
            <li>Concentration: Nanotechnology &amp; Semiconductors</li>
            <li>Additional Focus: Mixed Signal &amp; RFIC Design</li>
            <li>Coursework: Analog IC Design, Digital IC Design, Nanoscale Science &amp; Engineering, Semiconductor
              Memory Devices, Nanofabrication &amp; Nanocharacterization, MEMS &amp; NEMS</li>
          </ul>
        </div>
        <div class="edu-meta">
          <p class="edu-location">Philadelphia, PA</p>
          <p class="edu-date">Expected May 2027</p>
        </div>
      </div>

      <div class="edu-card">
        <div class="edu-main">
          <h3 class="edu-school">Shiv Nadar Institution of Eminence</h3>
          <p class="edu-degree">Bachelor of Technology — Electronics &amp; Communication Engineering</p>
          <ul class="edu-details">
            <li>Formerly Shiv Nadar University</li>
            <li>Specialization: Microelectronics</li>
          </ul>
        </div>
        <div class="edu-meta">
          <p class="edu-location">Delhi NCR, India</p>
          <p class="edu-date">July 2019 – July 2023</p>
        </div>
      </div>
    </div>
  </section>

  <!-- ====== RESEARCH ====== -->
  <section id="research">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Research</h2>
      <p class="section-subtitle">Active &amp; Past Research Projects</p>

      <div class="research-grid">

        <div class="research-card">
          <div class="research-card-header">
            <h3>Modelling &amp; Characterization of AlScN Ferroelectric Devices</h3>
            <span class="research-date">Aug 2025 – Present</span>
          </div>
          <p class="research-tools">Synopsys Sentaurus TCAD · Keithley SCS-4200</p>
          <ul>
            <li>Modelling AlScN-based FE-FETs in Synopsys Sentaurus TCAD, replacing gate oxides with ferroelectric
              stacks and matching it with real-life wafer configurations.</li>
            <li>Analyzing Energy Band diagrams (E<sub>c</sub> and E<sub>v</sub>) and polarization dynamics to tune
              ON-OFF voltages and scale channel lengths for cleanroom fabrication feasibility.</li>
            <li>Characterizing cylindrical AlScN ferroelectric memory arrays using Keithley SCS-4200 Parameter Analyzer.
            </li>
            <li>Extracting PUND pulse measurements and DC-IV curves across varying device dimensions to evaluate
              switching reliability and scalability.</li>
          </ul>
        </div>

        <div class="research-card">
          <div class="research-card-header">
            <h3>Nanofabrication of MEMS &amp; Quantum Devices</h3>
            <span class="research-date">Spring 2026</span>
          </div>
          <p class="research-tools">Singh Center for Nanotechnology · Photolithography · DRIE · SEM · AFM · TEM</p>
          <ul>
            <li>Fabricated MEMS Cantilever Beams and Comb Drive Arrays using photolithography, DRIE, and wet etching.
            </li>
            <li>Performing device characterization utilizing SEM, AFM, TEM, and Profilometry to analyze etch profiles.
            </li>
            <li>Developing process flows for the fabrication of Graphene Field-Effect Transistors (GFETs) and synthesis
              of CdSe Quantum Dots.</li>
          </ul>
        </div>

        <div class="research-card">
          <div class="research-card-header">
            <h3>Device Modelling &amp; Simulation</h3>
            <span class="research-date">Aug 2021 – Aug 2022</span>
          </div>
          <p class="research-tools">Synopsys Sentaurus TCAD</p>
          <ul>
            <li>Modelled planar 2D SOI-FET and 3D 14nm FinFET, achieving 3% performance improvement over baseline.</li>
            <li>Simulated tunneling effects and applied advanced mobility models to validate device physics.</li>
            <li>Awarded "Research Grade: Excellent" at the Opportunities for Undergraduate Research (OUR) Conference.
            </li>
          </ul>
        </div>

      </div>
    </div>
  </section>

  <!-- ====== EXPERIENCE ====== -->
  <section id="experience">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Experience</h2>
      <p class="section-subtitle">Professional &amp; Academic Positions</p>

      <div class="timeline">

        <div class="timeline-item">
          <div class="timeline-header">
            <h3 class="timeline-company">University of Pennsylvania</h3>
            <span class="timeline-date">Dec 2025 – Present</span>
          </div>
          <p class="timeline-role">ESE Laboratories Staff Member</p>
          <p class="timeline-location">Philadelphia, PA</p>
          <ul>
            <li>Manage and calibrate high-precision electronic instrumentation (Keithley, Agilent) for ESE research
              labs.</li>
            <li>Provide technical support for analog component selection and circuit debugging during active lab
              sessions.</li>
            <li>Maintain inventory and procure critical components for wide-bandgap and RF characterization setups.</li>
          </ul>
        </div>

        <div class="timeline-item">
          <div class="timeline-header">
            <h3 class="timeline-company">Silicon Laboratories</h3>
            <span class="timeline-date">July 2023 – March 2025</span>
          </div>
          <p class="timeline-role">Associate Hardware Engineer</p>
          <p class="timeline-location">Hyderabad, India</p>
          <ul>
            <li>Designed 21 mixed-signal evaluation boards featuring 32-bit &amp; 8-bit Silicon Labs MCUs, focusing on
              RF layout optimization and minimizing switching noise in high-speed digital blocks.</li>
            <li>Designed two development boards currently utilized as standard coursework platforms for ESE 5160 IoT
              Edge Scaling at the University of Pennsylvania.</li>
            <li>Led a team of 6 engineers to test and validate 115 units of production-build FPGA setups, including
              proFPGA motherboards and custom RF-AFE breakout boards.</li>
            <li>Instrumental in the first-time-right (FTR) design and validation of a USB-to-UART bridge converter board
              with robust Signal Integrity (SI).</li>
            <li>Collaborated with firmware and validation teams to define board requirements and debugging interfaces,
              streamlining the post-silicon validation flow.</li>
            <li>Adhered strictly to IPC standards for PCB design, ensuring manufacturability and reliability.</li>
          </ul>
        </div>

        <div class="timeline-item">
          <div class="timeline-header">
            <h3 class="timeline-company">Silicon Laboratories</h3>
            <span class="timeline-date">Jan 2023 – July 2023</span>
          </div>
          <p class="timeline-role">Hardware Engineering Intern</p>
          <p class="timeline-location">Hyderabad, India</p>
          <ul>
            <li>Created schematics for a universal sensor board and aided in preliminary testing of customer-facing
              evaluation boards using Altium NEXUS.</li>
            <li>Performed rigorous component library management and layout reviews to ensure zero-defect fabrication
              hand-offs.</li>
          </ul>
        </div>

        <div class="timeline-item">
          <div class="timeline-header">
            <h3 class="timeline-company">Cadence Design Systems</h3>
            <span class="timeline-date">May 2022 – Sep 2022</span>
          </div>
          <p class="timeline-role">Hardware Engineering Intern</p>
          <p class="timeline-location">Bangalore, India</p>
          <ul>
            <li>Analyzed DDR SDRAM and SerDes schematics in the Memory Interface Group (MIG) using Cadence SerDes PHY.
            </li>
            <li>Performed chip layout, schematic design, device optimization, and simulation on Cadence Virtuoso.</li>
            <li>Worked on 3nm technology node, characterizing Low Threshold Voltage (LVTH) MOSFET performance.</li>
          </ul>
        </div>

      </div>
    </div>
  </section>

  <!-- ====== PROJECTS ====== -->
  <section id="projects">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Projects</h2>
      <p class="section-subtitle">Selected Engineering Projects</p>

      <div class="projects-grid">

        <div class="project-card">
          <h3><a href="#" class="project-title-link" data-report="reports/tia_report.pdf">Wideband Transimpedance
              Amplifier for Optical Receivers</a></h3>
          <p class="project-tools">Cadence Virtuoso · 45nm · Fall 2025</p>
          <ul>
            <li>8-stage cascaded TIA achieving <span class="project-highlight">519 kΩ (114 dBΩ)</span> gain, exceeding
              spec by 3.5×.</li>
            <li>Maintained <span class="project-highlight">311 MHz</span> bandwidth with a 600Ω differential load.</li>
            <li>"Direct Coupling" strategy with tapered loading to eliminate AC coupling.</li>
            <li>Power consumption: <span class="project-highlight">3.5 mW</span> (well below 10 mW budget).</li>
          </ul>
        </div>

        <div class="project-card">
          <h3><a href="#" class="project-title-link" data-report="reports/sram_report.pdf">Low-Power 16×4 SRAM Array
              Design</a></h3>
          <p class="project-tools">Cadence Virtuoso · 45nm CMOS · Fall 2025</p>
          <ul>
            <li>Synchronous SRAM macro: <span class="project-highlight">249 ps (~4 GHz)</span> worst-case write access
              time.</li>
            <li>Robust 6T bitcell with Cell Ratio of 1.5, eliminating read-disturb failures.</li>
            <li>Optimized Area-Power-Delay FOM improvement by <span class="project-highlight">46%</span>.</li>
            <li>Compact layout: <span class="project-highlight">2.42 µm²</span>, 356 µW active power at 1.2V.</li>
          </ul>
        </div>

        <div class="project-card">
          <h3><a href="#" class="project-title-link" data-report="reports/sensor_board_report.pdf">Universal Sensor
              Board Design</a></h3>
          <p class="project-tools">Altium NEXUS · Spring 2023</p>
          <ul>
            <li>Modular 3-PCB system hosting MCU, power management, and peripherals.</li>
            <li>Schematics for 4 memory elements, 7 sensors, and 5 GPIO headers.</li>
            <li>Layout optimized for signal integrity.</li>
          </ul>
        </div>

      </div>
    </div>
  </section>

  <!-- ====== SKILLS ====== -->
  <section id="skills">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Skills</h2>
      <p class="section-subtitle">Technical Competencies</p>

      <div class="skills-grid">

        <div class="skill-group">
          <h3>Simulation &amp; Modelling</h3>
          <div class="skill-tags">
            <span class="skill-tag">Synopsys Sentaurus TCAD</span>
            <span class="skill-tag">Cadence Virtuoso</span>
            <span class="skill-tag">Spectre</span>
            <span class="skill-tag">Device Physics</span>
            <span class="skill-tag">MATLAB</span>
          </div>
        </div>

        <div class="skill-group">
          <h3>Fabrication</h3>
          <div class="skill-tags">
            <span class="skill-tag">Photolithography</span>
            <span class="skill-tag">Wet/Dry Etching (RIE)</span>
            <span class="skill-tag">CVD / PVD</span>
            <span class="skill-tag">Spin Coating</span>
            <span class="skill-tag">SEM</span>
            <span class="skill-tag">AFM</span>
            <span class="skill-tag">TEM</span>
          </div>
        </div>

        <div class="skill-group">
          <h3>Instruments</h3>
          <div class="skill-tags">
            <span class="skill-tag">Keithley SCS-4200</span>
            <span class="skill-tag">VNA</span>
            <span class="skill-tag">Signal Analyzers</span>
            <span class="skill-tag">Oscilloscopes (MDO/DSO)</span>
            <span class="skill-tag">Probe Stations</span>
          </div>
        </div>

        <div class="skill-group">
          <h3>Hardware &amp; EDA</h3>
          <div class="skill-tags">
            <span class="skill-tag">Altium NEXUS</span>
            <span class="skill-tag">OrCAD</span>
            <span class="skill-tag">Cadence SerDes PHY</span>
            <span class="skill-tag">Xilinx Vivado</span>
            <span class="skill-tag">LTSpice</span>
            <span class="skill-tag">ngSpice</span>
          </div>
        </div>

        <div class="skill-group">
          <h3>Programming</h3>
          <div class="skill-tags">
            <span class="skill-tag">Verilog</span>
            <span class="skill-tag">C</span>
            <span class="skill-tag">Embedded C</span>
            <span class="skill-tag">Python</span>
            <span class="skill-tag">MATLAB</span>
            <span class="skill-tag">LaTeX</span>
          </div>
        </div>

        <div class="skill-group">
          <h3>Embedded Platforms</h3>
          <div class="skill-tags">
            <span class="skill-tag">Silicon Labs MCUs</span>
            <span class="skill-tag">STM32</span>
            <span class="skill-tag">FPGA</span>
            <span class="skill-tag">Raspberry Pi</span>
            <span class="skill-tag">Arduino</span>
            <span class="skill-tag">BeagleBone Black</span>
          </div>
        </div>

      </div>
    </div>
  </section>

  <!-- ====== LEADERSHIP ====== -->
  <section id="leadership">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Leadership &amp; Certifications</h2>
      <p class="section-subtitle">Activities &amp; Achievements</p>

      <div class="leadership-list">

        <div class="leadership-item">
          <div>
            <h3 class="leadership-title">Vice-Chairperson</h3>
            <p class="leadership-org">IEEE Student Body</p>
          </div>
          <span class="leadership-date">Jan 2022 – Apr 2023</span>
        </div>

        <div class="leadership-item">
          <div>
            <h3 class="leadership-title">Secretary</h3>
            <p class="leadership-org">Entrepreneurship Cell, Shiv Nadar University</p>
          </div>
          <span class="leadership-date">Sep 2019 – Mar 2022</span>
        </div>

        <div class="leadership-item">
          <div>
            <h3 class="leadership-title">Scholarship Recipient</h3>
            <p class="leadership-org">Oxford Royal Academy Summer School</p>
          </div>
          <span class="leadership-date">Jan 2021</span>
        </div>

        <div class="leadership-item">
          <div>
            <h3 class="leadership-title">Certifications</h3>
            <p class="leadership-org">Introduction to Embedded System Design (NPTEL) · Advances in Freeform Electronics
              (Yonsei University)</p>
          </div>
          <span class="leadership-date">—</span>
        </div>

      </div>
    </div>
  </section>

  <!-- ====== CONTACT ====== -->
  <section id="contact" class="contact-section">
    <div class="container fade-in">
      <div class="section-divider"></div>
      <h2 class="section-title">Get in Touch</h2>
      <p class="section-subtitle">Open to research collaborations &amp; PhD opportunities</p>

      <div class="contact-grid">
        <a href="mailto:krishna8@seas.upenn.edu" class="contact-link">✉ krishna8@seas.upenn.edu</a>
        <a href="https://linkedin.com/in/akrishnamadhur" target="_blank" rel="noopener"
          class="contact-link">LinkedIn</a>
        <a href="https://github.com/KrishnaMadhur" target="_blank" rel="noopener" class="contact-link">GitHub</a>
      </div>
    </div>
  </section>

  <!-- ====== FOOTER ====== -->
  <footer class="footer">
    <p>&copy; 2026 Krishna Madhur Akella. All rights reserved.</p>
  </footer>

  <!-- PDF Preview Modal -->
  <div id="pdf-modal" class="pdf-modal" style="display:none;">
    <div class="pdf-modal-overlay"></div>
    <div class="pdf-modal-content">
      <button class="pdf-modal-close" aria-label="Close">&times;</button>
      <iframe id="pdf-viewer" src="" title="Report Preview"></iframe>
    </div>
  </div>

  <script src="js/main.js"></script>
</body>

</html>