$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Sun Jun 01 18:07:32 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FULL_ADDER_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ EN $end
$var wire 1 % COUT $end
$var wire 1 & O $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . B~combout $end
$var wire 1 / CIN~combout $end
$var wire 1 0 EN~combout $end
$var wire 1 1 A~combout $end
$var wire 1 2 inst5~combout $end
$var wire 1 3 inst4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
1$
1%
0&
x'
0(
1)
x*
1+
1,
1-
1.
0/
10
11
12
03
$end
#250000
1#
1/
0'
13
1&
#750000
0#
0/
1'
03
0&
#1000000
