{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@260:274@HdlStmProcess", "  end else if (up_clear_tl == 1'b1) begin\n    up_measured_transfer_length <= 'h0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_transfer_id_eot_d <= up_transfer_id_eot;\n  end\nend\n\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    response_ready <= 1'b1;\n  end else if (response_ready == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[265, "always @(posedge clk) begin\n"], [266, "  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [267, "    up_transfer_id_eot_d <= up_transfer_id_eot;\n"], [269, "end\n"]], "Add": [[267, "  always @(posedge clk) begin\n"], [267, "    if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], [267, "      up_transfer_id_eot_d <= up_transfer_id_eot;\n"], [267, "    end\n"]]}}