$date
	Thu May 17 13:58:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module flipflop $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # reset $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#1
1"
#4
0#
#5
0!
#10
1$
1!
#12
0"
#15
0!
#18
1"
#20
0$
0"
1!
#25
0!
#26
1"
#30
1$
1!
#31
0"
#34
0$
1#
#35
0!
#40
1!
#44
