Information: Converting capacitance units for library 'sram_32_2048_scn4m_subm_TT_5p0V_25C_lib' since those in library 'NangateOpenCellLibrary' differ. (TIM-106)
Warning: The trip points for the library named sram_32_2048_scn4m_subm_TT_5p0V_25C_lib differ from those in the library named NangateOpenCellLibrary. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'DeltaAcc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : DeltaAcc
Version: O-2018.06
Date   : Wed Jul  8 07:14:05 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_inst/my_Address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]/Q (DFF_X1)     0.01     0.08     0.08 f
  Delta_controller/Delta_controller_weight_manager_inst/N27 (net)     2     0.00     0.08 f
  Delta_controller/Delta_controller_weight_manager_inst/U27/A1 (AND2_X1)     0.01     0.01     0.09 f
  Delta_controller/Delta_controller_weight_manager_inst/U27/ZN (AND2_X1)     0.01     0.03     0.13 f
  Delta_controller/Delta_controller_weight_manager_inst/U39/net244874 (net)     3     0.00     0.13 f
  Delta_controller/Delta_controller_weight_manager_inst/U19/A (CLKBUF_X1)     0.01     0.01     0.13 f
  Delta_controller/Delta_controller_weight_manager_inst/U19/Z (CLKBUF_X1)     0.02     0.05     0.19 f
  Delta_controller/Delta_controller_weight_manager_inst/U39/net1474575 (net)     4     0.00     0.19 f
  Delta_controller/Delta_controller_weight_manager_inst/U326/B2 (AOI22_X1)     0.02     0.02     0.20 f
  Delta_controller/Delta_controller_weight_manager_inst/U326/ZN (AOI22_X1)     0.03     0.06     0.26 r
  Delta_controller/Delta_controller_weight_manager_inst/n193 (net)     1     0.00     0.26 r
  Delta_controller/Delta_controller_weight_manager_inst/U327/A2 (NAND2_X1)     0.03     0.01     0.27 r
  Delta_controller/Delta_controller_weight_manager_inst/U327/ZN (NAND2_X1)     0.02     0.03     0.31 f
  Delta_controller/Delta_controller_weight_manager_inst/N137 (net)     3     0.00     0.31 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/A[3] (Delta_controller_weight_manager_DW01_add_5)     0.00     0.31 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/A[3] (net)     0.00     0.31 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U155/A1 (NAND2_X1)     0.02     0.02     0.32 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U155/ZN (NAND2_X1)     0.02     0.03     0.35 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2198984 (net)     3     0.00     0.35 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U145/A2 (NOR2_X1)     0.02     0.02     0.37 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U145/ZN (NOR2_X1)     0.01     0.01     0.38 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n92 (net)     1     0.00     0.38 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U147/A (AOI21_X1)     0.01     0.01     0.40 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U147/ZN (AOI21_X1)     0.04     0.05     0.45 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n88 (net)     2     0.00     0.45 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U148/B (OAI211_X1)     0.04     0.02     0.47 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U148/ZN (OAI211_X1)     0.02     0.03     0.50 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n86 (net)     1     0.00     0.50 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U40/A2 (NAND2_X1)     0.02     0.01     0.51 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U40/ZN (NAND2_X1)     0.02     0.03     0.55 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2198750 (net)     3     0.00     0.55 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U185/A2 (NAND3_X1)     0.02     0.02     0.56 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U185/ZN (NAND3_X1)     0.01     0.02     0.59 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n111 (net)     1     0.00     0.59 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U181/A1 (NAND2_X1)     0.01     0.01     0.60 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U181/ZN (NAND2_X1)     0.01     0.02     0.62 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194657 (net)     1     0.00     0.62 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U191/A2 (NAND3_X1)     0.01     0.01     0.63 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U191/ZN (NAND3_X1)     0.01     0.03     0.66 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[7] (net)     1     0.00     0.66 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_7/CI (FA_X1)     0.01     0.02     0.68 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_7/CO (FA_X1)     0.02     0.08     0.76 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[8] (net)     3     0.00     0.76 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U189/A1 (NAND2_X1)     0.02     0.02     0.77 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U189/ZN (NAND2_X1)     0.02     0.03     0.80 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194217 (net)     3     0.00     0.80 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U209/A2 (NAND3_X1)     0.02     0.02     0.82 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U209/ZN (NAND3_X1)     0.01     0.02     0.84 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[9] (net)     1     0.00     0.84 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U207/A1 (NAND2_X1)     0.01     0.01     0.86 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U207/ZN (NAND2_X1)     0.02     0.03     0.88 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n118 (net)     3     0.00     0.88 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U200/A2 (NAND3_X1)     0.02     0.02     0.90 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U200/ZN (NAND3_X1)     0.01     0.02     0.93 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[10] (net)     1     0.00     0.93 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U199/A1 (NAND2_X1)     0.01     0.01     0.94 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U199/ZN (NAND2_X1)     0.01     0.02     0.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n121 (net)     1     0.00     0.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U197/A2 (NAND3_X1)     0.01     0.01     0.97 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U197/ZN (NAND3_X1)     0.01     0.03     1.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[11] (net)     1     0.00     1.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_11/CI (FA_X1)     0.01     0.02     1.02 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_11/CO (FA_X1)     0.02     0.08     1.09 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[12] (net)     3     0.00     1.09 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U196/A1 (NAND2_X1)     0.02     0.02     1.11 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U196/ZN (NAND2_X1)     0.02     0.03     1.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194591 (net)     3     0.00     1.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U88/A2 (NAND3_X1)     0.02     0.02     1.16 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U88/ZN (NAND3_X1)     0.01     0.02     1.18 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n52 (net)     1     0.00     1.18 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U87/A1 (NAND2_X1)     0.01     0.01     1.20 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U87/ZN (NAND2_X1)     0.01     0.02     1.21 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n49 (net)     1     0.00     1.21 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U85/A2 (NAND3_X1)     0.01     0.01     1.23 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U85/ZN (NAND3_X1)     0.01     0.03     1.25 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[14] (net)     1     0.00     1.25 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_14/CI (FA_X1)     0.01     0.02     1.27 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_14/CO (FA_X1)     0.02     0.08     1.35 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[15] (net)     3     0.00     1.35 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U82/A1 (NAND2_X1)     0.02     0.02     1.37 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U82/ZN (NAND2_X1)     0.01     0.02     1.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n54 (net)     1     0.00     1.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U79/A2 (NAND3_X1)     0.01     0.01     1.40 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U79/ZN (NAND3_X1)     0.01     0.03     1.43 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[16] (net)     1     0.00     1.43 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_16/CI (FA_X1)     0.01     0.02     1.45 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_16/CO (FA_X1)     0.02     0.08     1.53 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[17] (net)     3     0.00     1.53 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U77/A1 (NAND2_X1)     0.02     0.02     1.54 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U77/ZN (NAND2_X1)     0.02     0.03     1.57 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194928 (net)     3     0.00     1.57 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U214/A2 (NAND3_X1)     0.02     0.02     1.59 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U214/ZN (NAND3_X1)     0.01     0.02     1.62 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n126 (net)     1     0.00     1.62 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U235/A1 (NAND2_X1)     0.01     0.01     1.63 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U235/ZN (NAND2_X1)     0.02     0.03     1.66 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n133 (net)     3     0.00     1.66 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U238/A1 (NAND3_X1)     0.02     0.02     1.67 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U238/ZN (NAND3_X1)     0.02     0.03     1.70 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[19] (net)     2     0.00     1.70 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U130/A1 (NAND2_X1)     0.02     0.02     1.72 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U130/ZN (NAND2_X1)     0.02     0.02     1.74 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n78 (net)     2     0.00     1.74 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U126/A2 (NAND3_X1)     0.02     0.02     1.76 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U126/ZN (NAND3_X1)     0.01     0.02     1.78 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[20] (net)     1     0.00     1.78 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U125/A1 (NAND2_X1)     0.01     0.01     1.79 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U125/ZN (NAND2_X1)     0.02     0.03     1.82 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n73 (net)     3     0.00     1.82 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U69/A1 (NAND3_X1)     0.02     0.02     1.84 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U69/ZN (NAND3_X1)     0.01     0.02     1.86 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n42 (net)     1     0.00     1.86 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U74/A1 (NAND2_X1)     0.01     0.01     1.87 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U74/ZN (NAND2_X1)     0.02     0.02     1.90 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n46 (net)     3     0.00     1.90 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U46/A2 (AND3_X1)     0.02     0.01     1.91 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U46/ZN (AND3_X1)     0.02     0.05     1.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n41 (net)     2     0.00     1.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U116/B2 (OAI21_X1)     0.02     0.02     1.98 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U116/ZN (OAI21_X1)     0.02     0.02     2.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2204210 (net)     1     0.00     2.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U49/S (MUX2_X2)     0.02     0.02     2.02 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U49/Z (MUX2_X2)     0.01     0.07     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/SUM[23] (net)     3     0.00     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/SUM[23] (Delta_controller_weight_manager_DW01_add_5)     0.00     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/Weight_SRAM_addr[23] (net)     0.00     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/B[23] (Delta_controller_weight_manager_DW01_add_3)     0.00     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/B[23] (net)     0.00     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U58/A (BUF_X1)     0.01     0.01     2.10 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U58/Z (BUF_X1)     0.02     0.04     2.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n61 (net)     3     0.00     2.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U41/A2 (NAND2_X1)     0.02     0.02     2.16 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U41/ZN (NAND2_X1)     0.01     0.02     2.17 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n26 (net)     1     0.00     2.17 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U70/A (OAI21_X1)     0.01     0.01     2.19 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U70/ZN (OAI21_X1)     0.03     0.03     2.21 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/net2202741 (net)     2     0.00     2.21 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U61/A (INV_X1)     0.03     0.02     2.23 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U61/ZN (INV_X1)     0.01     0.01     2.24 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n46 (net)     1     0.00     2.24 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U78/B1 (OAI21_X1)     0.01     0.01     2.25 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U78/ZN (OAI21_X1)     0.03     0.04     2.29 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n45 (net)     2     0.00     2.29 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U71/A (INV_X1)     0.03     0.02     2.31 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U71/ZN (INV_X1)     0.01     0.02     2.32 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n56 (net)     2     0.00     2.32 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U73/B1 (OAI21_X1)     0.01     0.01     2.34 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U73/ZN (OAI21_X1)     0.03     0.04     2.38 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n59 (net)     2     0.00     2.38 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U81/A1 (NAND2_X1)     0.03     0.02     2.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U81/ZN (NAND2_X1)     0.02     0.02     2.42 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n63 (net)     2     0.00     2.42 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U76/A (OAI211_X1)     0.02     0.02     2.43 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U76/ZN (OAI211_X1)     0.02     0.03     2.46 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n60 (net)     1     0.00     2.46 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U63/A1 (NAND2_X1)     0.02     0.01     2.47 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U63/ZN (NAND2_X1)     0.01     0.02     2.49 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/net2194208 (net)     1     0.00     2.49 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U204/A1 (NAND3_X1)     0.01     0.01     2.50 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U204/ZN (NAND3_X1)     0.02     0.02     2.52 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/carry[28] (net)     1     0.00     2.52 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U1_28/CI (FA_X1)     0.02     0.02     2.54 r mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U1_28/CO (FA_X1)     0.02     0.06     2.60 r mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_101/carry[29] (net)     3     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U109/A1 (NAND2_X1)     0.02     0.02     2.62 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U109/ZN (NAND2_X1)     0.01     0.02     2.64 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n77 (net)     2     0.00     2.64 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U110/A2 (NAND3_X1)     0.01     0.02     2.66 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U110/ZN (NAND3_X1)     0.02     0.02     2.68 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n79 (net)     2     0.00     2.68 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U107/A1 (NAND2_X1)     0.02     0.02     2.70 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U107/ZN (NAND2_X1)     0.01     0.01     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n73 (net)     1     0.00     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U103/A1 (AND3_X1)     0.01     0.01     2.72 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U103/ZN (AND3_X1)     0.01     0.03     2.75 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/net2200034 (net)     1     0.00     2.75 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U101/A (XNOR2_X1)     0.01     0.02     2.77 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U101/ZN (XNOR2_X1)     0.01     0.04     2.81 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/SUM[31] (net)     1     0.00     2.81 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/SUM[31] (Delta_controller_weight_manager_DW01_add_3)     0.00     2.81 f
  Delta_controller/Delta_controller_weight_manager_inst/DRAM_Address[31] (net)     0.00     2.81 f
  Delta_controller/Delta_controller_weight_manager_inst/DRAM_Address[31] (Delta_controller_weight_manager)     0.00     2.81 f
  Delta_controller/DRAM_Address_weight[31] (net)                    0.00       2.81 f
  Delta_controller/U383/A1 (AOI22_X1)                     0.01      0.01       2.82 f
  Delta_controller/U383/ZN (AOI22_X1)                     0.03      0.03       2.85 r
  Delta_controller/n238 (net)                   1                   0.00       2.85 r
  Delta_controller/U280/A1 (NAND2_X1)                     0.03      0.01       2.87 r
  Delta_controller/U280/ZN (NAND2_X1)                     0.01      0.02       2.89 f
  Delta_controller/DRAM_Address[31] (net)       1                   0.00       2.89 f
  Delta_controller/DRAM_Address[31] (Delta_controller)              0.00       2.89 f
  DRAM_Address[31] (net)                                            0.00       2.89 f
  DRAM_master_inst/Acc_Address[31] (DRAM_master)                    0.00       2.89 f
  DRAM_master_inst/Acc_Address[31] (net)                            0.00       2.89 f
  DRAM_master_inst/U21/A1 (NOR2_X1)                       0.01      0.01       2.90 f
  DRAM_master_inst/U21/ZN (NOR2_X1)                       0.02      0.03       2.93 r
  DRAM_master_inst/n114 (net)                   1                   0.00       2.93 r
  DRAM_master_inst/U22/A1 (NOR2_X1)                       0.02      0.02       2.94 r
  DRAM_master_inst/U22/ZN (NOR2_X1)                       0.01      0.01       2.95 f
  DRAM_master_inst/n307 (net)                   1                   0.00       2.95 f
  DRAM_master_inst/my_Address_reg[31]/D (DFF_X1)          0.01      0.01       2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  DRAM_master_inst/my_Address_reg[31]/CK (DFF_X1)                   0.00       3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/QN (DFF_X1)     0.01     0.07     0.07 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n16 (net)     2     0.00     0.07 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U59/A (BUF_X1)     0.01     0.01     0.08 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U59/Z (BUF_X1)     0.01     0.03     0.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n1 (net)     1     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U3/A2 (AND2_X1)     0.01     0.01     0.11 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U3/ZN (AND2_X1)     0.02     0.04     0.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n372 (net)     6     0.00     0.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/A (CLKBUF_X1)     0.02     0.01     0.17 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/Z (CLKBUF_X1)     0.01     0.04     0.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n391 (net)     3     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U414/A2 (AOI22_X1)     0.01     0.02     0.23 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U414/ZN (AOI22_X1)     0.03     0.04     0.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n305 (net)     1     0.00     0.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U416/A1 (NAND2_X1)     0.03     0.01     0.28 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U416/ZN (NAND2_X1)     0.02     0.03     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N372 (net)     3     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (PU_WB_SRAM_controller_2_DW01_add_2)     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (net)     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/A2 (NAND2_X1)     0.02     0.02     0.33 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/ZN (NAND2_X1)     0.02     0.03     0.36 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n36 (net)     3     0.00     0.36 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U51/A1 (NAND3_X1)     0.02     0.02     0.38 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U51/ZN (NAND3_X1)     0.01     0.02     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[4] (net)     1     0.00     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U74/A1 (NAND2_X1)     0.01     0.01     0.41 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U74/ZN (NAND2_X1)     0.02     0.02     0.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n54 (net)     2     0.00     0.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U76/A2 (NAND3_X1)     0.02     0.02     0.45 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U76/ZN (NAND3_X1)     0.02     0.03     0.48 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[5] (net)     2     0.00     0.48 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U80/A1 (NAND2_X1)     0.02     0.02     0.50 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U80/ZN (NAND2_X1)     0.01     0.02     0.51 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n58 (net)     1     0.00     0.51 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U82/A2 (NAND3_X1)     0.01     0.01     0.53 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U82/ZN (NAND3_X1)     0.01     0.03     0.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[6] (net)     1     0.00     0.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CI (FA_X1)     0.01     0.02     0.57 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CO (FA_X1)     0.02     0.07     0.65 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[7] (net)     1     0.00     0.65 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CI (FA_X1)     0.02     0.02     0.67 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CO (FA_X1)     0.02     0.07     0.74 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[8] (net)     1     0.00     0.74 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_8/CI (FA_X1)     0.02     0.02     0.76 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_8/CO (FA_X1)     0.02     0.07     0.83 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[9] (net)     1     0.00     0.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_9/CI (FA_X1)     0.02     0.02     0.85 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_9/CO (FA_X1)     0.02     0.07     0.93 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[10] (net)     1     0.00     0.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_10/CI (FA_X1)     0.02     0.02     0.95 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_10/CO (FA_X1)     0.02     0.07     1.02 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[11] (net)     1     0.00     1.02 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_11/CI (FA_X1)     0.02     0.02     1.04 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_11/CO (FA_X1)     0.02     0.07     1.11 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[12] (net)     1     0.00     1.11 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CI (FA_X1)     0.02     0.02     1.13 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CO (FA_X1)     0.02     0.08     1.21 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[13] (net)     3     0.00     1.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/A1 (NAND2_X1)     0.02     0.02     1.23 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/ZN (NAND2_X1)     0.02     0.03     1.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n25 (net)     2     0.00     1.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/A2 (NAND3_X1)     0.02     0.02     1.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/ZN (NAND3_X1)     0.02     0.03     1.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n22 (net)     2     0.00     1.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U62/A1 (NAND2_X1)     0.02     0.02     1.32 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U62/ZN (NAND2_X1)     0.02     0.03     1.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n46 (net)     3     0.00     1.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U64/A2 (NAND3_X1)     0.02     0.02     1.37 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U64/ZN (NAND3_X1)     0.01     0.02     1.39 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[15] (net)     1     0.00     1.39 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U68/A1 (NAND2_X1)     0.01     0.01     1.41 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U68/ZN (NAND2_X1)     0.01     0.02     1.42 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n50 (net)     1     0.00     1.42 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/A2 (NAND3_X1)     0.01     0.01     1.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/ZN (NAND3_X1)     0.01     0.03     1.46 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[16] (net)     1     0.00     1.46 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CI (FA_X1)     0.01     0.02     1.48 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CO (FA_X1)     0.02     0.07     1.56 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[17] (net)     1     0.00     1.56 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CI (FA_X1)     0.02     0.02     1.58 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CO (FA_X1)     0.02     0.07     1.65 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[18] (net)     1     0.00     1.65 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CI (FA_X1)     0.02     0.02     1.67 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CO (FA_X1)     0.02     0.08     1.75 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[19] (net)     3     0.00     1.75 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/A1 (NAND2_X1)     0.02     0.02     1.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/ZN (NAND2_X1)     0.01     0.02     1.79 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n10 (net)     1     0.00     1.79 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U13/A2 (NAND3_X1)     0.01     0.01     1.80 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U13/ZN (NAND3_X1)     0.01     0.03     1.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[20] (net)     1     0.00     1.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CI (FA_X1)     0.01     0.02     1.85 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CO (FA_X1)     0.02     0.07     1.92 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[21] (net)     1     0.00     1.92 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CI (FA_X1)     0.02     0.02     1.94 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CO (FA_X1)     0.02     0.08     2.02 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[22] (net)     3     0.00     2.02 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/A1 (NAND2_X1)     0.02     0.02     2.04 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/ZN (NAND2_X1)     0.02     0.03     2.07 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n20 (net)     2     0.00     2.07 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/A2 (NAND3_X1)     0.02     0.02     2.08 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/ZN (NAND3_X1)     0.02     0.03     2.12 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n16 (net)     2     0.00     2.12 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U41/A1 (NAND2_X1)     0.02     0.02     2.13 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U41/ZN (NAND2_X1)     0.02     0.03     2.16 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n31 (net)     2     0.00     2.16 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/A1 (NAND3_X1)     0.02     0.02     2.17 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/ZN (NAND3_X1)     0.01     0.03     2.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n27 (net)     2     0.00     2.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/A1 (NAND2_X1)     0.01     0.02     2.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/ZN (NAND2_X1)     0.01     0.02     2.23 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n41 (net)     1     0.00     2.23 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/A1 (NAND3_X1)     0.01     0.01     2.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/ZN (NAND3_X1)     0.03     0.04     2.28 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[25] (net)     3     0.00     2.28 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/A1 (NAND2_X1)     0.03     0.02     2.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/ZN (NAND2_X1)     0.01     0.02     2.32 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n14 (net)     1     0.00     2.32 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U19/A2 (NAND3_X1)     0.01     0.01     2.33 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U19/ZN (NAND3_X1)     0.01     0.03     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[26] (net)     1     0.00     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CI (FA_X1)     0.01     0.02     2.38 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CO (FA_X1)     0.02     0.07     2.45 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[27] (net)     1     0.00     2.45 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CI (FA_X1)     0.02     0.02     2.47 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CO (FA_X1)     0.02     0.07     2.55 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[28] (net)     1     0.00     2.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_28/CI (FA_X1)     0.02     0.02     2.57 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_28/CO (FA_X1)     0.02     0.07     2.64 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[29] (net)     1     0.00     2.64 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CI (FA_X1)     0.02     0.02     2.66 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CO (FA_X1)     0.02     0.07     2.73 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[30] (net)     1     0.00     2.73 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/CI (FA_X1)     0.02     0.02     2.75 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/CO (FA_X1)     0.01     0.07     2.82 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[31] (net)     1     0.00     2.82 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U29/A (XNOR2_X1)     0.01     0.02     2.84 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U29/ZN (XNOR2_X1)     0.01     0.04     2.88 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (net)     1     0.00     2.88 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (PU_WB_SRAM_controller_2_DW01_add_2)     0.00     2.88 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N191 (net)     0.00     2.88 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U67/A1 (NAND2_X1)     0.01     0.01     2.90 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U67/ZN (NAND2_X1)     0.01     0.02     2.91 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n10 (net)     1     0.00     2.91 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U72/A3 (NAND3_X1)     0.01     0.01     2.93 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U72/ZN (NAND3_X1)     0.01     0.02     2.95 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n479 (net)     1     0.00     2.95 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[1][20]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[1][20]/CK (DFF_X1)        0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[1][20]/Q (DFF_X1)         0.01      0.09       0.09 f
  DRAM_slave_inst/stride[0] (net)               4                   0.00       0.09 f
  DRAM_slave_inst/stride[0] (DRAM_slave)                            0.00       0.09 f
  stride[0] (net)                                                   0.00       0.09 f
  Delta_controller/stride[0] (Delta_controller)                     0.00       0.09 f
  Delta_controller/stride[0] (net)                                  0.00       0.09 f
  Delta_controller/Delta_controller_input_loader_inst/stride[0] (Delta_controller_input_loader)     0.00     0.09 f
  Delta_controller/Delta_controller_input_loader_inst/N2136 (net)     0.00     0.09 f
  Delta_controller/Delta_controller_input_loader_inst/U562/A (INV_X1)     0.01     0.02     0.11 f
  Delta_controller/Delta_controller_input_loader_inst/U562/ZN (INV_X1)     0.01     0.02     0.13 r
  Delta_controller/Delta_controller_input_loader_inst/sub_125/net1162562 (net)     2     0.00     0.13 r
  Delta_controller/Delta_controller_input_loader_inst/U48/A (INV_X1)     0.01     0.02     0.15 r
  Delta_controller/Delta_controller_input_loader_inst/U48/ZN (INV_X1)     0.01     0.01     0.16 f
  Delta_controller/Delta_controller_input_loader_inst/n301 (net)     2     0.00     0.16 f
  Delta_controller/Delta_controller_input_loader_inst/U42/A (BUF_X1)     0.01     0.01     0.17 f
  Delta_controller/Delta_controller_input_loader_inst/U42/Z (BUF_X1)     0.01     0.04     0.21 f
  Delta_controller/Delta_controller_input_loader_inst/n336 (net)     3     0.00     0.21 f
  Delta_controller/Delta_controller_input_loader_inst/U569/B (XNOR2_X1)     0.01     0.03     0.23 f
  Delta_controller/Delta_controller_input_loader_inst/U569/ZN (XNOR2_X1)     0.02     0.05     0.28 f
  Delta_controller/Delta_controller_input_loader_inst/N370 (net)     3     0.00     0.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/B[4] (Delta_controller_input_loader_DW01_add_11)     0.00     0.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/B[4] (net)     0.00     0.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U20/A1 (NAND2_X1)     0.02     0.02     0.30 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U20/ZN (NAND2_X1)     0.02     0.03     0.33 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/n15 (net)     3     0.00     0.33 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U21/A3 (NAND3_X1)     0.02     0.02     0.35 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U21/ZN (NAND3_X1)     0.01     0.02     0.37 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[5] (net)     1     0.00     0.37 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U26/A2 (NAND2_X1)     0.01     0.01     0.39 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U26/ZN (NAND2_X1)     0.01     0.02     0.41 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/n19 (net)     1     0.00     0.41 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U27/A3 (NAND3_X1)     0.01     0.01     0.42 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U27/ZN (NAND3_X1)     0.01     0.03     0.45 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[6] (net)     1     0.00     0.45 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_6/CI (FA_X1)     0.01     0.02     0.47 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_6/CO (FA_X1)     0.02     0.07     0.54 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[7] (net)     1     0.00     0.54 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_7/CI (FA_X1)     0.02     0.02     0.56 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_7/CO (FA_X1)     0.02     0.07     0.63 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[8] (net)     1     0.00     0.63 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_8/CI (FA_X1)     0.02     0.02     0.65 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_8/CO (FA_X1)     0.02     0.07     0.72 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[9] (net)     1     0.00     0.72 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_9/CI (FA_X1)     0.02     0.02     0.74 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_9/CO (FA_X1)     0.02     0.07     0.82 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[10] (net)     1     0.00     0.82 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_10/CI (FA_X1)     0.02     0.02     0.84 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_10/CO (FA_X1)     0.02     0.07     0.91 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[11] (net)     1     0.00     0.91 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_11/CI (FA_X1)     0.02     0.02     0.93 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_11/CO (FA_X1)     0.02     0.07     1.00 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[12] (net)     1     0.00     1.00 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_12/CI (FA_X1)     0.02     0.02     1.02 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_12/CO (FA_X1)     0.02     0.07     1.10 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[13] (net)     1     0.00     1.10 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_13/CI (FA_X1)     0.02     0.02     1.12 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_13/CO (FA_X1)     0.02     0.08     1.20 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[14] (net)     3     0.00     1.20 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U14/A1 (NAND2_X1)     0.02     0.02     1.22 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U14/ZN (NAND2_X1)     0.01     0.02     1.24 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/n10 (net)     1     0.00     1.24 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U16/A2 (NAND3_X1)     0.01     0.01     1.25 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U16/ZN (NAND3_X1)     0.01     0.03     1.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[15] (net)     1     0.00     1.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_15/CI (FA_X1)     0.01     0.02     1.30 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_15/CO (FA_X1)     0.02     0.07     1.37 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[16] (net)     1     0.00     1.37 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_16/CI (FA_X1)     0.02     0.02     1.39 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_16/CO (FA_X1)     0.02     0.07     1.46 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[17] (net)     1     0.00     1.46 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_17/CI (FA_X1)     0.02     0.02     1.48 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_17/CO (FA_X1)     0.02     0.07     1.56 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[18] (net)     1     0.00     1.56 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_18/CI (FA_X1)     0.02     0.02     1.58 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_18/CO (FA_X1)     0.02     0.07     1.65 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[19] (net)     1     0.00     1.65 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_19/CI (FA_X1)     0.02     0.02     1.67 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_19/CO (FA_X1)     0.02     0.07     1.74 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[20] (net)     1     0.00     1.74 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_20/CI (FA_X1)     0.02     0.02     1.76 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_20/CO (FA_X1)     0.02     0.07     1.84 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[21] (net)     1     0.00     1.84 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_21/CI (FA_X1)     0.02     0.02     1.86 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_21/CO (FA_X1)     0.02     0.07     1.93 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[22] (net)     1     0.00     1.93 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_22/CI (FA_X1)     0.02     0.02     1.95 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_22/CO (FA_X1)     0.02     0.07     2.02 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[23] (net)     1     0.00     2.02 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_23/CI (FA_X1)     0.02     0.02     2.04 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_23/CO (FA_X1)     0.02     0.08     2.12 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[24] (net)     3     0.00     2.12 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U8/A1 (NAND2_X1)     0.02     0.02     2.14 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U8/ZN (NAND2_X1)     0.01     0.02     2.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/n6 (net)     1     0.00     2.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U10/A2 (NAND3_X1)     0.01     0.01     2.18 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/U10/ZN (NAND3_X1)     0.01     0.03     2.20 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[25] (net)     1     0.00     2.20 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_25/CI (FA_X1)     0.01     0.02     2.22 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_25/CO (FA_X1)     0.02     0.07     2.30 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[26] (net)     1     0.00     2.30 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_26/CI (FA_X1)     0.02     0.02     2.32 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_26/CO (FA_X1)     0.02     0.07     2.39 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[27] (net)     1     0.00     2.39 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_27/CI (FA_X1)     0.02     0.02     2.41 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_27/CO (FA_X1)     0.02     0.07     2.48 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[28] (net)     1     0.00     2.48 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_28/CI (FA_X1)     0.02     0.02     2.50 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_28/CO (FA_X1)     0.02     0.07     2.57 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[29] (net)     1     0.00     2.57 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_29/CI (FA_X1)     0.02     0.02     2.59 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_29/CO (FA_X1)     0.02     0.07     2.67 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[30] (net)     1     0.00     2.67 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_30/CI (FA_X1)     0.02     0.02     2.69 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_30/CO (FA_X1)     0.02     0.07     2.76 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/carry[31] (net)     1     0.00     2.76 f
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_31/CI (FA_X1)     0.02     0.02     2.78 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/U1_31/S (FA_X1)     0.01     0.11     2.89 r mo 
  Delta_controller/Delta_controller_input_loader_inst/add_85/SUM[31] (net)     1     0.00     2.89 r
  Delta_controller/Delta_controller_input_loader_inst/add_85/SUM[31] (Delta_controller_input_loader_DW01_add_11)     0.00     2.89 r
  Delta_controller/Delta_controller_input_loader_inst/N404 (net)     0.00      2.89 r
  Delta_controller/Delta_controller_input_loader_inst/U663/A1 (AOI22_X1)     0.01     0.01     2.91 r
  Delta_controller/Delta_controller_input_loader_inst/U663/ZN (AOI22_X1)     0.02     0.02     2.93 f
  Delta_controller/Delta_controller_input_loader_inst/n2408 (net)     1     0.00     2.93 f
  Delta_controller/Delta_controller_input_loader_inst/U4561/A1 (NAND2_X1)     0.02     0.01     2.94 f
  Delta_controller/Delta_controller_input_loader_inst/U4561/ZN (NAND2_X1)     0.01     0.02     2.96 r
  Delta_controller/Delta_controller_input_loader_inst/n4628 (net)     1     0.00     2.96 r
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]/D (DFF_X1)     0.01     0.01     2.97 r
  data arrival time                                                            2.97

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.03       2.97
  data required time                                                           2.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.97
  data arrival time                                                           -2.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/QN (DFF_X1)     0.01     0.07     0.07 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n16 (net)     2     0.00     0.07 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U59/A (BUF_X1)     0.01     0.01     0.08 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U59/Z (BUF_X1)     0.01     0.03     0.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n1 (net)     1     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U3/A2 (AND2_X1)     0.01     0.01     0.11 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U3/ZN (AND2_X1)     0.02     0.04     0.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n372 (net)     6     0.00     0.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/A (CLKBUF_X1)     0.02     0.01     0.17 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/Z (CLKBUF_X1)     0.01     0.04     0.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n391 (net)     3     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U414/A2 (AOI22_X1)     0.01     0.02     0.23 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U414/ZN (AOI22_X1)     0.03     0.04     0.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n305 (net)     1     0.00     0.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U416/A1 (NAND2_X1)     0.03     0.01     0.28 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U416/ZN (NAND2_X1)     0.02     0.03     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N372 (net)     3     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (PU_WB_SRAM_controller_2_DW01_add_2)     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (net)     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/A2 (NAND2_X1)     0.02     0.02     0.33 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/ZN (NAND2_X1)     0.02     0.03     0.36 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n36 (net)     3     0.00     0.36 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U51/A1 (NAND3_X1)     0.02     0.02     0.38 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U51/ZN (NAND3_X1)     0.01     0.02     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[4] (net)     1     0.00     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U74/A1 (NAND2_X1)     0.01     0.01     0.41 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U74/ZN (NAND2_X1)     0.02     0.02     0.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n54 (net)     2     0.00     0.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U76/A2 (NAND3_X1)     0.02     0.02     0.45 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U76/ZN (NAND3_X1)     0.02     0.03     0.48 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[5] (net)     2     0.00     0.48 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U80/A1 (NAND2_X1)     0.02     0.02     0.50 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U80/ZN (NAND2_X1)     0.01     0.02     0.51 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n58 (net)     1     0.00     0.51 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U82/A2 (NAND3_X1)     0.01     0.01     0.53 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U82/ZN (NAND3_X1)     0.01     0.03     0.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[6] (net)     1     0.00     0.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CI (FA_X1)     0.01     0.02     0.57 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CO (FA_X1)     0.02     0.07     0.65 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[7] (net)     1     0.00     0.65 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CI (FA_X1)     0.02     0.02     0.67 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CO (FA_X1)     0.02     0.07     0.74 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[8] (net)     1     0.00     0.74 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_8/CI (FA_X1)     0.02     0.02     0.76 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_8/CO (FA_X1)     0.02     0.07     0.83 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[9] (net)     1     0.00     0.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_9/CI (FA_X1)     0.02     0.02     0.85 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_9/CO (FA_X1)     0.02     0.07     0.93 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[10] (net)     1     0.00     0.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_10/CI (FA_X1)     0.02     0.02     0.95 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_10/CO (FA_X1)     0.02     0.07     1.02 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[11] (net)     1     0.00     1.02 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_11/CI (FA_X1)     0.02     0.02     1.04 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_11/CO (FA_X1)     0.02     0.07     1.11 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[12] (net)     1     0.00     1.11 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CI (FA_X1)     0.02     0.02     1.13 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CO (FA_X1)     0.02     0.08     1.21 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[13] (net)     3     0.00     1.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/A1 (NAND2_X1)     0.02     0.02     1.23 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/ZN (NAND2_X1)     0.02     0.03     1.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n25 (net)     2     0.00     1.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/A2 (NAND3_X1)     0.02     0.02     1.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/ZN (NAND3_X1)     0.02     0.03     1.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n22 (net)     2     0.00     1.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U62/A1 (NAND2_X1)     0.02     0.02     1.32 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U62/ZN (NAND2_X1)     0.02     0.03     1.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n46 (net)     3     0.00     1.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U64/A2 (NAND3_X1)     0.02     0.02     1.37 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U64/ZN (NAND3_X1)     0.01     0.02     1.39 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[15] (net)     1     0.00     1.39 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U68/A1 (NAND2_X1)     0.01     0.01     1.41 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U68/ZN (NAND2_X1)     0.01     0.02     1.42 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n50 (net)     1     0.00     1.42 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/A2 (NAND3_X1)     0.01     0.01     1.44 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/ZN (NAND3_X1)     0.01     0.03     1.46 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[16] (net)     1     0.00     1.46 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CI (FA_X1)     0.01     0.02     1.48 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CO (FA_X1)     0.02     0.07     1.56 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[17] (net)     1     0.00     1.56 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CI (FA_X1)     0.02     0.02     1.58 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CO (FA_X1)     0.02     0.07     1.65 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[18] (net)     1     0.00     1.65 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CI (FA_X1)     0.02     0.02     1.67 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CO (FA_X1)     0.02     0.08     1.75 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[19] (net)     3     0.00     1.75 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/A1 (NAND2_X1)     0.02     0.02     1.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/ZN (NAND2_X1)     0.01     0.02     1.79 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n10 (net)     1     0.00     1.79 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U13/A2 (NAND3_X1)     0.01     0.01     1.80 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U13/ZN (NAND3_X1)     0.01     0.03     1.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[20] (net)     1     0.00     1.83 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CI (FA_X1)     0.01     0.02     1.85 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CO (FA_X1)     0.02     0.07     1.92 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[21] (net)     1     0.00     1.92 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CI (FA_X1)     0.02     0.02     1.94 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CO (FA_X1)     0.02     0.08     2.02 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[22] (net)     3     0.00     2.02 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/A1 (NAND2_X1)     0.02     0.02     2.04 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/ZN (NAND2_X1)     0.02     0.03     2.07 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n20 (net)     2     0.00     2.07 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/A2 (NAND3_X1)     0.02     0.02     2.08 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/ZN (NAND3_X1)     0.02     0.03     2.12 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n16 (net)     2     0.00     2.12 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U41/A1 (NAND2_X1)     0.02     0.02     2.13 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U41/ZN (NAND2_X1)     0.02     0.03     2.16 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n31 (net)     2     0.00     2.16 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/A1 (NAND3_X1)     0.02     0.02     2.17 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/ZN (NAND3_X1)     0.01     0.03     2.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n27 (net)     2     0.00     2.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/A1 (NAND2_X1)     0.01     0.02     2.21 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/ZN (NAND2_X1)     0.01     0.02     2.23 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n41 (net)     1     0.00     2.23 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/A1 (NAND3_X1)     0.01     0.01     2.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/ZN (NAND3_X1)     0.03     0.04     2.28 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[25] (net)     3     0.00     2.28 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/A1 (NAND2_X1)     0.03     0.02     2.30 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/ZN (NAND2_X1)     0.01     0.02     2.32 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n14 (net)     1     0.00     2.32 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U19/A2 (NAND3_X1)     0.01     0.01     2.33 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U19/ZN (NAND3_X1)     0.01     0.03     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[26] (net)     1     0.00     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CI (FA_X1)     0.01     0.02     2.38 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CO (FA_X1)     0.02     0.07     2.45 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[27] (net)     1     0.00     2.45 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CI (FA_X1)     0.02     0.02     2.47 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CO (FA_X1)     0.02     0.07     2.55 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[28] (net)     1     0.00     2.55 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_28/CI (FA_X1)     0.02     0.02     2.57 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_28/CO (FA_X1)     0.02     0.07     2.64 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[29] (net)     1     0.00     2.64 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CI (FA_X1)     0.02     0.02     2.66 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CO (FA_X1)     0.02     0.07     2.73 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[30] (net)     1     0.00     2.73 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/CI (FA_X1)     0.02     0.02     2.75 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/S (FA_X1)     0.01     0.11     2.87 r mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[30] (net)     1     0.00     2.87 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[30] (PU_WB_SRAM_controller_2_DW01_add_2)     0.00     2.87 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N190 (net)     0.00     2.87 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U129/A (INV_X1)     0.01     0.01     2.88 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U129/ZN (INV_X1)     0.01     0.01     2.89 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n424 (net)     1     0.00     2.89 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U127/B2 (OAI221_X1)     0.01     0.01     2.90 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U127/ZN (OAI221_X1)     0.03     0.05     2.95 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n480 (net)     1     0.00     2.95 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[30]/D (DFF_X1)     0.03     0.01     2.96 r
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[30]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][23]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][23]/CK (SDFF_X2)       0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][23]/Q (SDFF_X2)        0.03      0.11       0.11 f
  DRAM_slave_inst/weight_num_len[0] (net)      11                   0.00       0.11 f
  DRAM_slave_inst/weight_num_len[0] (DRAM_slave)                    0.00       0.11 f
  weight_num_len[0] (net)                                           0.00       0.11 f
  U6/A (BUF_X2)                                           0.03      0.02       0.13 f
  U6/Z (BUF_X2)                                           0.01      0.05       0.18 f
  n4 (net)                                      8                   0.00       0.18 f
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (processing_unit_3)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (net)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/U9/A (CLKBUF_X1)     0.01     0.01     0.19 f
  processing_unit_generator[0].processing_unit_inst/U9/Z (CLKBUF_X1)     0.01     0.04     0.23 f
  processing_unit_generator[0].processing_unit_inst/n1 (net)     2     0.00     0.23 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/weight_num_len[0] (PU_repetition_weight_buffer_14)     0.00     0.23 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/weight_num_len[0] (net)     0.00     0.23 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U29/A (BUF_X1)     0.01     0.01     0.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U29/Z (BUF_X1)     0.02     0.05     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n65 (net)     6     0.00     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U42/A2 (AND2_X2)     0.02     0.02     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U42/ZN (AND2_X2)     0.01     0.04     0.35 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n66 (net)     5     0.00     0.35 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U33/A (INV_X2)     0.01     0.03     0.39 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U33/ZN (INV_X2)     0.05     0.06     0.45 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n167 (net)    17     0.00     0.45 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2252/B1 (OAI221_X1)     0.05     0.03     0.48 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2252/ZN (OAI221_X1)     0.02     0.03     0.51 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2379 (net)     1     0.00     0.51 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U31/B (MUX2_X1)     0.02     0.01     0.52 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U31/Z (MUX2_X1)     0.01     0.07     0.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/N2795 (net)     2     0.00     0.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/A[0] (PU_repetition_weight_buffer_14_DW01_dec_1)     0.00     0.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/A[0] (net)     0.00     0.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U280/A2 (NOR2_X1)     0.01     0.02     0.61 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U280/ZN (NOR2_X1)     0.03     0.05     0.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n196 (net)     2     0.00     0.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U201/A (INV_X1)     0.03     0.02     0.67 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U201/ZN (INV_X1)     0.01     0.02     0.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n122 (net)     2     0.00     0.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U279/A1 (NOR2_X1)     0.01     0.01     0.70 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U279/ZN (NOR2_X1)     0.03     0.04     0.74 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n187 (net)     2     0.00     0.74 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U189/A (INV_X1)     0.03     0.02     0.76 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U189/ZN (INV_X1)     0.01     0.02     0.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n121 (net)     2     0.00     0.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U278/A1 (NOR2_X1)     0.01     0.01     0.79 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U278/ZN (NOR2_X1)     0.03     0.04     0.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n176 (net)     2     0.00     0.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U190/A (INV_X1)     0.03     0.02     0.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U190/ZN (INV_X1)     0.01     0.02     0.86 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n120 (net)     2     0.00     0.86 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U95/A1 (NOR2_X2)     0.01     0.02     0.89 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U95/ZN (NOR2_X2)     0.02     0.03     0.92 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n164 (net)     3     0.00     0.92 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U93/A1 (AND2_X2)     0.02     0.02     0.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U93/ZN (AND2_X2)     0.02     0.04     0.98 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n156 (net)     4     0.00     0.98 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U131/A1 (NAND2_X1)     0.02     0.02     1.00 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U131/ZN (NAND2_X1)     0.01     0.01     1.01 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n82 (net)     1     0.00     1.01 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U132/A1 (OR2_X1)     0.01     0.01     1.02 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U132/ZN (OR2_X1)     0.01     0.04     1.07 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n84 (net)     1     0.00     1.07 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U125/A1 (OR2_X2)     0.01     0.01     1.08 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U125/ZN (OR2_X2)     0.01     0.05     1.13 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n214 (net)     3     0.00     1.13 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U73/A1 (NOR2_X2)     0.01     0.03     1.15 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U73/ZN (NOR2_X2)     0.02     0.03     1.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n212 (net)     3     0.00     1.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U199/A (INV_X1)     0.02     0.02     1.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U199/ZN (INV_X1)     0.01     0.01     1.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n117 (net)     1     0.00     1.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U48/A1 (NOR2_X2)     0.01     0.02     1.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U48/ZN (NOR2_X2)     0.02     0.03     1.27 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n211 (net)     3     0.00     1.27 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U47/A1 (AND2_X2)     0.02     0.02     1.29 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U47/ZN (AND2_X2)     0.02     0.04     1.33 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n210 (net)     4     0.00     1.33 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U65/A1 (NAND2_X1)     0.02     0.02     1.35 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U65/ZN (NAND2_X1)     0.01     0.01     1.37 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n18 (net)     1     0.00     1.37 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U67/A1 (OR2_X1)     0.01     0.01     1.37 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U67/ZN (OR2_X1)     0.01     0.04     1.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n20 (net)     1     0.00     1.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U68/A1 (OR2_X2)     0.01     0.01     1.43 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U68/ZN (OR2_X2)     0.01     0.05     1.48 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n41 (net)     3     0.00     1.48 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U261/A1 (NOR2_X1)     0.01     0.02     1.49 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U261/ZN (NOR2_X1)     0.03     0.04     1.53 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n204 (net)     2     0.00     1.53 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U186/A (INV_X1)     0.03     0.02     1.55 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U186/ZN (INV_X1)     0.01     0.02     1.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n112 (net)     2     0.00     1.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U109/A1 (NOR2_X2)     0.01     0.02     1.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U109/ZN (NOR2_X2)     0.03     0.04     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n203 (net)     4     0.00     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U107/A1 (NAND2_X1)     0.03     0.02     1.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U107/ZN (NAND2_X1)     0.01     0.02     1.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n49 (net)     1     0.00     1.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U106/A1 (NOR2_X2)     0.01     0.02     1.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U106/ZN (NOR2_X2)     0.04     0.05     1.74 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n200 (net)     5     0.00     1.74 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U52/A1 (NAND2_X1)     0.04     0.02     1.76 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U52/ZN (NAND2_X1)     0.01     0.02     1.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n8 (net)     1     0.00     1.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U53/A1 (NOR2_X1)     0.01     0.01     1.79 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U53/ZN (NOR2_X1)     0.03     0.04     1.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n16 (net)     2     0.00     1.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U60/A1 (NAND2_X1)     0.03     0.02     1.85 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U60/ZN (NAND2_X1)     0.01     0.02     1.86 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n14 (net)     1     0.00     1.86 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U61/A1 (OR2_X2)     0.01     0.01     1.87 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U61/ZN (OR2_X2)     0.01     0.05     1.92 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n74 (net)     4     0.00     1.92 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U24/A1 (NOR2_X2)     0.01     0.03     1.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U24/ZN (NOR2_X2)     0.02     0.03     1.99 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n12 (net)     3     0.00     1.99 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U49/A1 (NAND2_X1)     0.02     0.02     2.00 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U49/ZN (NAND2_X1)     0.01     0.02     2.02 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n6 (net)     1     0.00     2.02 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U50/A1 (OR2_X2)     0.01     0.01     2.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U50/ZN (OR2_X2)     0.01     0.05     2.08 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n76 (net)     3     0.00     2.08 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U126/A1 (NOR2_X2)     0.01     0.03     2.11 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U126/ZN (NOR2_X2)     0.03     0.04     2.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n178 (net)     4     0.00     2.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U90/A1 (NAND2_X1)     0.03     0.02     2.17 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U90/ZN (NAND2_X1)     0.01     0.02     2.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n32 (net)     1     0.00     2.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U91/A1 (OR2_X1)     0.01     0.01     2.19 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U91/ZN (OR2_X1)     0.01     0.05     2.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n28 (net)     1     0.00     2.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U86/A1 (OR2_X2)     0.01     0.01     2.25 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U86/ZN (OR2_X2)     0.01     0.05     2.30 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n36 (net)     3     0.00     2.30 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U96/A1 (NOR2_X2)     0.01     0.03     2.32 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U96/ZN (NOR2_X2)     0.03     0.04     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n171 (net)     4     0.00     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U55/A1 (NAND2_X1)     0.03     0.02     2.38 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U55/ZN (NAND2_X1)     0.01     0.02     2.40 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n10 (net)     1     0.00     2.40 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U56/A1 (NOR2_X2)     0.01     0.02     2.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U56/ZN (NOR2_X2)     0.03     0.04     2.46 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n167 (net)     4     0.00     2.46 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U76/A1 (AND2_X1)     0.03     0.01     2.47 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U76/ZN (AND2_X1)     0.01     0.04     2.51 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n23 (net)     1     0.00     2.51 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U77/A1 (NAND2_X1)     0.01     0.01     2.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U77/ZN (NAND2_X1)     0.01     0.02     2.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n163 (net)     3     0.00     2.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U3/A1 (NOR2_X1)     0.01     0.02     2.56 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U3/ZN (NOR2_X1)     0.04     0.05     2.62 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n161 (net)     3     0.00     2.62 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U213/A1 (NAND2_X1)     0.04     0.02     2.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U213/ZN (NAND2_X1)     0.02     0.04     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n160 (net)     3     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U210/A2 (NOR2_X1)     0.02     0.02     2.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U210/ZN (NOR2_X1)     0.02     0.04     2.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n159 (net)     1     0.00     2.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U209/B (XOR2_X1)     0.02     0.02     2.75 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U209/Z (XOR2_X1)     0.01     0.02     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/SUM[63] (net)     1     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/SUM[63] (PU_repetition_weight_buffer_14_DW01_dec_1)     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/N2922 (net)     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2280/A1 (AOI22_X1)     0.01     0.01     2.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2280/ZN (AOI22_X1)     0.03     0.04     2.82 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2497 (net)     1     0.00     2.82 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2279/A (OAI221_X1)     0.03     0.01     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2279/ZN (OAI221_X1)     0.03     0.04     2.87 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2505 (net)     1     0.00     2.87 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2276/A1 (AOI22_X1)     0.03     0.01     2.88 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2276/ZN (AOI22_X1)     0.03     0.04     2.93 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2506 (net)     1     0.00     2.93 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2265/A (INV_X1)     0.03     0.01     2.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2265/ZN (INV_X1)     0.01     0.01     2.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2043 (net)     1     0.00     2.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[1]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[1]/Q (DFF_X1)     0.01     0.09     0.09 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/N24 (net)     2     0.00     0.09 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U48/A2 (NOR2_X1)     0.01     0.02     0.11 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U48/ZN (NOR2_X1)     0.01     0.02     0.13 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U39/net564563 (net)     5     0.00     0.13 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U40/A (BUF_X2)     0.01     0.02     0.15 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U40/Z (BUF_X2)     0.01     0.04     0.19 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U39/net1658121 (net)     7     0.00     0.19 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U409/B2 (AOI22_X1)     0.01     0.02     0.21 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U409/ZN (AOI22_X1)     0.03     0.05     0.26 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/n293 (net)     1     0.00     0.26 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U410/A1 (NAND2_X1)     0.03     0.01     0.27 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U410/ZN (NAND2_X1)     0.02     0.03     0.30 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/N372 (net)     3     0.00     0.30 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (PU_WB_SRAM_controller_0_DW01_add_2)     0.00     0.30 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[3] (net)     0.00     0.30 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U113/A1 (NAND2_X1)     0.02     0.02     0.32 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U113/ZN (NAND2_X1)     0.02     0.02     0.34 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n81 (net)     1     0.00     0.34 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U114/A3 (NAND3_X1)     0.02     0.01     0.35 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U114/ZN (NAND3_X1)     0.01     0.03     0.38 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[4] (net)     1     0.00     0.38 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_4/CI (FA_X1)     0.01     0.02     0.40 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_4/CO (FA_X1)     0.02     0.07     0.47 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[5] (net)     1     0.00     0.47 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_5/CI (FA_X1)     0.02     0.02     0.49 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_5/CO (FA_X1)     0.02     0.07     0.57 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[6] (net)     1     0.00     0.57 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CI (FA_X1)     0.02     0.02     0.59 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CO (FA_X1)     0.02     0.07     0.66 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[7] (net)     1     0.00     0.66 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CI (FA_X1)     0.02     0.02     0.68 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CO (FA_X1)     0.02     0.08     0.76 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[8] (net)     3     0.00     0.76 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/A1 (NAND2_X1)     0.02     0.02     0.78 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/ZN (NAND2_X1)     0.01     0.02     0.80 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n20 (net)     1     0.00     0.80 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U30/A2 (NAND3_X1)     0.01     0.01     0.81 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U30/ZN (NAND3_X1)     0.03     0.04     0.85 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[9] (net)     3     0.00     0.85 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/A1 (NAND2_X1)     0.03     0.02     0.87 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/ZN (NAND2_X1)     0.02     0.03     0.90 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n31 (net)     2     0.00     0.90 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U31/A2 (NAND3_X1)     0.02     0.02     0.91 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U31/ZN (NAND3_X1)     0.02     0.03     0.95 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n22 (net)     2     0.00     0.95 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/A1 (NAND2_X1)     0.02     0.02     0.96 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/ZN (NAND2_X1)     0.01     0.02     0.98 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n42 (net)     1     0.00     0.98 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U61/A1 (NAND3_X1)     0.01     0.01     1.00 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U61/ZN (NAND3_X1)     0.02     0.03     1.03 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[11] (net)     3     0.00     1.03 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U106/A1 (NAND2_X1)     0.02     0.02     1.04 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U106/ZN (NAND2_X1)     0.01     0.02     1.06 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n76 (net)     1     0.00     1.06 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U108/A2 (NAND3_X1)     0.01     0.01     1.08 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U108/ZN (NAND3_X1)     0.01     0.03     1.10 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[12] (net)     1     0.00     1.10 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CI (FA_X1)     0.01     0.02     1.12 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CO (FA_X1)     0.02     0.08     1.21 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[13] (net)     3     0.00     1.21 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U86/A1 (NAND2_X1)     0.02     0.02     1.22 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U86/ZN (NAND2_X1)     0.01     0.02     1.25 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n62 (net)     2     0.00     1.25 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U88/A2 (NAND3_X1)     0.01     0.02     1.26 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U88/ZN (NAND3_X1)     0.02     0.03     1.29 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[14] (net)     2     0.00     1.29 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U79/A1 (NAND2_X1)     0.02     0.02     1.31 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U79/ZN (NAND2_X1)     0.01     0.02     1.33 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n57 (net)     1     0.00     1.33 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U81/A2 (NAND3_X1)     0.01     0.01     1.34 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U81/ZN (NAND3_X1)     0.03     0.04     1.38 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[15] (net)     3     0.00     1.38 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U18/A1 (NAND2_X1)     0.03     0.02     1.40 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U18/ZN (NAND2_X1)     0.01     0.02     1.42 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n13 (net)     1     0.00     1.42 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/A2 (NAND3_X1)     0.01     0.01     1.43 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U20/ZN (NAND3_X1)     0.03     0.04     1.47 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[16] (net)     3     0.00     1.47 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U4/A1 (NAND2_X1)     0.03     0.02     1.49 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U4/ZN (NAND2_X1)     0.01     0.02     1.51 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n3 (net)     1     0.00     1.51 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U6/A2 (NAND3_X1)     0.01     0.01     1.52 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U6/ZN (NAND3_X1)     0.01     0.03     1.55 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[17] (net)     1     0.00     1.55 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CI (FA_X1)     0.01     0.02     1.57 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_17/CO (FA_X1)     0.02     0.07     1.64 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[18] (net)     1     0.00     1.64 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CI (FA_X1)     0.02     0.02     1.66 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CO (FA_X1)     0.02     0.08     1.75 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[19] (net)     3     0.00     1.75 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U67/A1 (NAND2_X1)     0.02     0.02     1.76 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U67/ZN (NAND2_X1)     0.02     0.03     1.80 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n49 (net)     3     0.00     1.80 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U69/A2 (NAND3_X1)     0.02     0.02     1.81 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U69/ZN (NAND3_X1)     0.01     0.02     1.84 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[20] (net)     1     0.00     1.84 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U73/A1 (NAND2_X1)     0.01     0.01     1.85 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U73/ZN (NAND2_X1)     0.01     0.02     1.87 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n53 (net)     1     0.00     1.87 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U75/A2 (NAND3_X1)     0.01     0.01     1.88 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U75/ZN (NAND3_X1)     0.01     0.03     1.91 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[21] (net)     1     0.00     1.91 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CI (FA_X1)     0.01     0.02     1.93 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_21/CO (FA_X1)     0.02     0.08     2.01 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[22] (net)     3     0.00     2.01 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U100/A1 (NAND2_X1)     0.02     0.02     2.03 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U100/ZN (NAND2_X1)     0.02     0.03     2.06 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n72 (net)     3     0.00     2.06 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U102/A2 (NAND3_X1)     0.02     0.02     2.08 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U102/ZN (NAND3_X1)     0.01     0.02     2.10 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[23] (net)     1     0.00     2.10 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U92/A1 (NAND2_X1)     0.01     0.01     2.12 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U92/ZN (NAND2_X1)     0.02     0.03     2.15 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n66 (net)     3     0.00     2.15 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U94/A2 (NAND3_X1)     0.02     0.02     2.16 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U94/ZN (NAND3_X1)     0.01     0.02     2.19 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[24] (net)     1     0.00     2.19 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U53/A1 (NAND2_X1)     0.01     0.01     2.20 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U53/ZN (NAND2_X1)     0.02     0.03     2.23 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n39 (net)     3     0.00     2.23 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/A2 (NAND3_X1)     0.02     0.02     2.25 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U55/ZN (NAND3_X1)     0.01     0.02     2.27 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[25] (net)     1     0.00     2.27 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U37/A1 (NAND2_X1)     0.01     0.01     2.29 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U37/ZN (NAND2_X1)     0.01     0.02     2.30 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n27 (net)     1     0.00     2.30 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U39/A2 (NAND3_X1)     0.01     0.01     2.32 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U39/ZN (NAND3_X1)     0.01     0.03     2.34 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[26] (net)     1     0.00     2.34 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CI (FA_X1)     0.01     0.02     2.36 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_26/CO (FA_X1)     0.02     0.07     2.44 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[27] (net)     1     0.00     2.44 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CI (FA_X1)     0.02     0.02     2.46 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CO (FA_X1)     0.02     0.08     2.54 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[28] (net)     3     0.00     2.54 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U12/A1 (NAND2_X1)     0.02     0.02     2.56 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U12/ZN (NAND2_X1)     0.01     0.02     2.58 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n9 (net)     1     0.00     2.58 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U14/A2 (NAND3_X1)     0.01     0.01     2.59 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U14/ZN (NAND3_X1)     0.01     0.03     2.62 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[29] (net)     1     0.00     2.62 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CI (FA_X1)     0.01     0.02     2.64 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_29/CO (FA_X1)     0.02     0.07     2.71 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[30] (net)     1     0.00     2.71 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/CI (FA_X1)     0.02     0.02     2.73 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_30/CO (FA_X1)     0.01     0.07     2.80 f mo 
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[31] (net)     1     0.00     2.80 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U24/A (XOR2_X1)     0.01     0.02     2.82 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U24/Z (XOR2_X1)     0.01     0.05     2.87 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (net)     1     0.00     2.87 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (PU_WB_SRAM_controller_0_DW01_add_2)     0.00     2.87 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/N191 (net)     0.00     2.87 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U80/A (INV_X1)     0.01     0.01     2.88 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U80/ZN (INV_X1)     0.01     0.02     2.90 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/net1139555 (net)     1     0.00     2.90 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U54/B1 (OAI221_X1)     0.01     0.01     2.91 r
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/U54/ZN (OAI221_X1)     0.03     0.03     2.94 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/n240 (net)     1     0.00     2.94 f
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFF_X1)     0.03     0.01     2.95 f
  data arrival time                                                            2.95

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[3].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.05       2.95
  data required time                                                           2.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.95
  data arrival time                                                           -2.95
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][23]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][23]/CK (SDFF_X2)       0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][23]/Q (SDFF_X2)        0.04      0.10       0.10 r
  DRAM_slave_inst/weight_num_len[0] (net)      11                   0.00       0.10 r
  DRAM_slave_inst/weight_num_len[0] (DRAM_slave)                    0.00       0.10 r
  weight_num_len[0] (net)                                           0.00       0.10 r
  U1/A (BUF_X2)                                           0.04      0.02       0.13 r
  U1/Z (BUF_X2)                                           0.03      0.05       0.18 r
  n3 (net)                                     10                   0.00       0.18 r
  processing_unit_generator[2].processing_unit_inst/weight_num_len[0] (processing_unit_1)     0.00     0.18 r
  processing_unit_generator[2].processing_unit_inst/weight_num_len[0] (net)     0.00     0.18 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (PU_repetition_weight_buffer_7)     0.00     0.18 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (net)     0.00     0.18 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2289/A (INV_X1)     0.03     0.02     0.20 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2289/ZN (INV_X1)     0.01     0.01     0.22 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2053 (net)     2     0.00     0.22 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U43/A (INV_X1)     0.01     0.02     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U43/ZN (INV_X1)     0.02     0.03     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2052 (net)     3     0.00     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U42/A (CLKBUF_X3)     0.02     0.02     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U42/Z (CLKBUF_X3)     0.02     0.05     0.33 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n70 (net)     9     0.00     0.33 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U33/A1 (NOR2_X1)     0.02     0.03     0.36 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U33/ZN (NOR2_X1)     0.02     0.04     0.39 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n57 (net)     8     0.00     0.39 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2292/B2 (AOI22_X1)     0.02     0.02     0.41 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2292/ZN (AOI22_X1)     0.03     0.06     0.47 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2327 (net)     1     0.00     0.47 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2291/A (OAI221_X1)     0.03     0.01     0.48 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2291/ZN (OAI221_X1)     0.02     0.04     0.52 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2418 (net)     2     0.00     0.52 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2387/B (MUX2_X1)     0.02     0.01     0.53 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2387/Z (MUX2_X1)     0.01     0.07     0.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2796 (net)     3     0.00     0.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[1] (PU_repetition_weight_buffer_7_DW01_dec_1)     0.00     0.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[1] (net)     0.00     0.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U60/A1 (OR2_X1)     0.01     0.01     0.62 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U60/ZN (OR2_X1)     0.01     0.05     0.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n22 (net)     2     0.00     0.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U283/A1 (NOR2_X1)     0.01     0.01     0.68 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U283/ZN (NOR2_X1)     0.03     0.04     0.72 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n193 (net)     2     0.00     0.72 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U196/A (INV_X1)     0.03     0.02     0.74 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U196/ZN (INV_X1)     0.01     0.02     0.76 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n128 (net)     2     0.00     0.76 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U282/A1 (NOR2_X1)     0.01     0.01     0.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U282/ZN (NOR2_X1)     0.03     0.04     0.81 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n182 (net)     2     0.00     0.81 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U189/A (INV_X1)     0.03     0.02     0.83 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U189/ZN (INV_X1)     0.01     0.02     0.84 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n127 (net)     2     0.00     0.84 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U175/A1 (NOR2_X2)     0.01     0.02     0.87 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U175/ZN (NOR2_X2)     0.03     0.04     0.91 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n171 (net)     4     0.00     0.91 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U123/A1 (NAND2_X1)     0.03     0.02     0.93 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U123/ZN (NAND2_X1)     0.01     0.02     0.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n63 (net)     1     0.00     0.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U74/A1 (NOR2_X1)     0.01     0.01     0.96 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U74/ZN (NOR2_X1)     0.02     0.03     0.99 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n28 (net)     2     0.00     0.99 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U14/A1 (AND2_X1)     0.02     0.01     1.00 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U14/ZN (AND2_X1)     0.02     0.05     1.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n65 (net)     3     0.00     1.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U135/A1 (NAND2_X1)     0.02     0.02     1.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U135/ZN (NAND2_X1)     0.02     0.03     1.10 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n75 (net)     5     0.00     1.10 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U47/A1 (OR2_X1)     0.02     0.01     1.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U47/ZN (OR2_X1)     0.01     0.05     1.16 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n13 (net)     1     0.00     1.16 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U1/A1 (NOR2_X2)     0.01     0.02     1.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U1/ZN (NOR2_X2)     0.03     0.04     1.22 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n36 (net)     4     0.00     1.22 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U136/A1 (NAND2_X1)     0.03     0.02     1.24 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U136/ZN (NAND2_X1)     0.01     0.02     1.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n79 (net)     1     0.00     1.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U45/A1 (OR2_X1)     0.01     0.01     1.27 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U45/ZN (OR2_X1)     0.01     0.05     1.32 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n11 (net)     3     0.00     1.32 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U41/A1 (NOR2_X1)     0.01     0.02     1.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U41/ZN (NOR2_X1)     0.01     0.02     1.36 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n8 (net)     1     0.00     1.36 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U42/A1 (AND2_X1)     0.01     0.01     1.37 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U42/ZN (AND2_X1)     0.02     0.05     1.41 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n45 (net)     3     0.00     1.41 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U102/A1 (NAND2_X1)     0.02     0.02     1.43 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U102/ZN (NAND2_X1)     0.02     0.03     1.46 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n83 (net)     3     0.00     1.46 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U12/A1 (NOR2_X1)     0.02     0.02     1.47 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U12/ZN (NOR2_X1)     0.04     0.05     1.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n205 (net)     3     0.00     1.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U114/A1 (NAND2_X1)     0.04     0.02     1.54 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U114/ZN (NAND2_X1)     0.02     0.04     1.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n54 (net)     5     0.00     1.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U53/A1 (OR2_X1)     0.02     0.01     1.60 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U53/ZN (OR2_X1)     0.01     0.05     1.65 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n18 (net)     1     0.00     1.65 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U54/A1 (OR2_X2)     0.01     0.01     1.66 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U54/ZN (OR2_X2)     0.01     0.05     1.71 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n84 (net)     4     0.00     1.71 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U49/A1 (NOR2_X1)     0.01     0.02     1.73 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U49/ZN (NOR2_X1)     0.01     0.02     1.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n15 (net)     1     0.00     1.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U50/A1 (AND2_X1)     0.01     0.01     1.76 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U50/ZN (AND2_X1)     0.02     0.04     1.80 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n197 (net)     2     0.00     1.80 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U193/A (INV_X1)     0.02     0.02     1.81 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U193/ZN (INV_X1)     0.01     0.01     1.83 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n117 (net)     2     0.00     1.83 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U247/A1 (NOR2_X1)     0.01     0.01     1.84 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U247/ZN (NOR2_X1)     0.03     0.04     1.88 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n196 (net)     2     0.00     1.88 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U187/A (INV_X1)     0.03     0.02     1.90 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U187/ZN (INV_X1)     0.01     0.02     1.92 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n116 (net)     2     0.00     1.92 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U103/A1 (NOR2_X2)     0.01     0.02     1.94 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U103/ZN (NOR2_X2)     0.03     0.04     1.98 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n195 (net)     4     0.00     1.98 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U96/A1 (AND2_X1)     0.03     0.01     1.99 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U96/ZN (AND2_X1)     0.01     0.04     2.03 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n41 (net)     2     0.00     2.03 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U93/A1 (NAND2_X1)     0.01     0.02     2.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U93/ZN (NAND2_X1)     0.01     0.02     2.07 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n39 (net)     2     0.00     2.07 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U39/A2 (NOR2_X1)     0.01     0.02     2.08 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U39/ZN (NOR2_X1)     0.04     0.06     2.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n185 (net)     3     0.00     2.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/A1 (NAND2_X1)     0.04     0.02     2.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/ZN (NAND2_X1)     0.02     0.03     2.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n56 (net)     3     0.00     2.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U7/A1 (NOR2_X1)     0.02     0.02     2.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U7/ZN (NOR2_X1)     0.04     0.06     2.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n183 (net)     3     0.00     2.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U121/A1 (NAND2_X1)     0.04     0.02     2.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U121/ZN (NAND2_X1)     0.02     0.04     2.32 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n59 (net)     3     0.00     2.32 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U104/A1 (NOR2_X2)     0.02     0.03     2.35 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U104/ZN (NOR2_X2)     0.03     0.04     2.39 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n180 (net)     4     0.00     2.39 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U65/A1 (NAND2_X1)     0.03     0.02     2.41 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U65/ZN (NAND2_X1)     0.01     0.02     2.43 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n25 (net)     1     0.00     2.43 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U66/A1 (OR2_X2)     0.01     0.01     2.44 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U66/ZN (OR2_X2)     0.01     0.05     2.49 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n96 (net)     5     0.00     2.49 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/A1 (NOR2_X1)     0.01     0.02     2.51 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/ZN (NOR2_X1)     0.02     0.03     2.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n37 (net)     1     0.00     2.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U87/A1 (NAND2_X1)     0.02     0.01     2.55 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U87/ZN (NAND2_X1)     0.01     0.01     2.56 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n49 (net)     1     0.00     2.56 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U108/A1 (OR2_X1)     0.01     0.01     2.57 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U108/ZN (OR2_X1)     0.01     0.04     2.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n47 (net)     1     0.00     2.61 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U106/A1 (OR2_X2)     0.01     0.01     2.63 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U106/ZN (OR2_X2)     0.01     0.05     2.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n167 (net)     3     0.00     2.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U212/A2 (NOR2_X1)     0.01     0.02     2.69 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U212/ZN (NOR2_X1)     0.02     0.04     2.73 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n166 (net)     1     0.00     2.73 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U211/B (XOR2_X1)     0.02     0.02     2.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U211/Z (XOR2_X1)     0.01     0.02     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[63] (net)     1     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[63] (PU_repetition_weight_buffer_7_DW01_dec_1)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2922 (net)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2299/A1 (AOI22_X1)     0.01     0.01     2.78 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2299/ZN (AOI22_X1)     0.03     0.04     2.82 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2514 (net)     1     0.00     2.82 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2298/A (OAI221_X1)     0.03     0.01     2.83 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2298/ZN (OAI221_X1)     0.03     0.04     2.87 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2522 (net)     1     0.00     2.87 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2293/A1 (AOI22_X1)     0.03     0.01     2.88 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2293/ZN (AOI22_X1)     0.03     0.04     2.93 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2523 (net)     1     0.00     2.93 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2290/A (INV_X1)     0.03     0.01     2.94 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2290/ZN (INV_X1)     0.01     0.01     2.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2128 (net)     1     0.00     2.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][24]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][24]/CK (DFF_X2)        0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][24]/Q (DFF_X2)         0.02      0.10       0.10 f
  DRAM_slave_inst/weight_num_len[1] (net)      11                   0.00       0.10 f
  DRAM_slave_inst/weight_num_len[1] (DRAM_slave)                    0.00       0.10 f
  weight_num_len[1] (net)                                           0.00       0.10 f
  U7/A (CLKBUF_X1)                                        0.02      0.01       0.12 f
  U7/Z (CLKBUF_X1)                                        0.03      0.06       0.17 f
  n5 (net)                                      5                   0.00       0.17 f
  processing_unit_generator[2].processing_unit_inst/weight_num_len[1] (processing_unit_1)     0.00     0.17 f
  processing_unit_generator[2].processing_unit_inst/weight_num_len[1] (net)     0.00     0.17 f
  processing_unit_generator[2].processing_unit_inst/U9/A (BUF_X1)     0.03     0.01     0.19 f
  processing_unit_generator[2].processing_unit_inst/U9/Z (BUF_X1)     0.01     0.04     0.23 f
  processing_unit_generator[2].processing_unit_inst/n1 (net)     2     0.00     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/weight_num_len[1] (PU_repetition_weight_buffer_5)     0.00     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/weight_num_len[1] (net)     0.00     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U23/A (INV_X1)     0.01     0.02     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U23/ZN (INV_X1)     0.03     0.04     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2039 (net)     5     0.00     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U40/A1 (NOR2_X1)     0.03     0.02     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U40/ZN (NOR2_X1)     0.02     0.03     0.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n57 (net)     5     0.00     0.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2239/A (INV_X1)     0.02     0.02     0.35 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2239/ZN (INV_X1)     0.02     0.03     0.38 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n167 (net)     3     0.00     0.38 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U34/A (CLKBUF_X3)     0.02     0.02     0.40 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U34/Z (CLKBUF_X3)     0.02     0.05     0.44 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n73 (net)     7     0.00     0.44 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2274/B1 (OAI221_X1)     0.02     0.02     0.47 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2274/ZN (OAI221_X1)     0.02     0.03     0.50 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2407 (net)     2     0.00     0.50 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U41/B (MUX2_X1)     0.02     0.01     0.51 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U41/Z (MUX2_X1)     0.01     0.07     0.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/N2796 (net)     2     0.00     0.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/A[1] (PU_repetition_weight_buffer_5_DW01_dec_1)     0.00     0.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/A[1] (net)     0.00     0.58 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U75/A2 (OR2_X2)     0.01     0.02     0.59 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U75/ZN (OR2_X2)     0.01     0.05     0.65 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n18 (net)     3     0.00     0.65 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U276/A1 (NOR2_X1)     0.01     0.02     0.66 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U276/ZN (NOR2_X1)     0.03     0.04     0.70 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n182 (net)     2     0.00     0.70 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U193/A (INV_X1)     0.03     0.02     0.72 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U193/ZN (INV_X1)     0.01     0.02     0.73 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n121 (net)     2     0.00     0.73 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U48/A1 (OR2_X2)     0.01     0.01     0.75 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U48/ZN (OR2_X2)     0.01     0.05     0.80 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n5 (net)     3     0.00     0.80 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U275/A1 (NOR2_X1)     0.01     0.02     0.81 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U275/ZN (NOR2_X1)     0.03     0.04     0.85 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n160 (net)     2     0.00     0.85 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U199/A (INV_X1)     0.03     0.02     0.87 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U199/ZN (INV_X1)     0.01     0.02     0.88 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n120 (net)     2     0.00     0.88 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U274/A1 (NOR2_X1)     0.01     0.01     0.90 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U274/ZN (NOR2_X1)     0.03     0.04     0.94 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n154 (net)     2     0.00     0.94 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U178/A (INV_X1)     0.03     0.02     0.95 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U178/ZN (INV_X1)     0.01     0.02     0.97 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n119 (net)     2     0.00     0.97 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U142/A1 (OR2_X2)     0.01     0.01     0.98 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U142/ZN (OR2_X2)     0.01     0.05     1.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n87 (net)     4     0.00     1.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U76/A1 (NOR2_X1)     0.01     0.02     1.05 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U76/ZN (NOR2_X1)     0.03     0.03     1.08 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n19 (net)     2     0.00     1.08 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U46/A2 (AND2_X1)     0.03     0.01     1.09 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U46/ZN (AND2_X1)     0.01     0.04     1.13 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n25 (net)     1     0.00     1.13 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U84/A1 (NAND2_X1)     0.01     0.01     1.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U84/ZN (NAND2_X1)     0.02     0.03     1.17 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n44 (net)     3     0.00     1.17 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U1/A1 (NOR2_X2)     0.02     0.03     1.20 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U1/ZN (NOR2_X2)     0.02     0.04     1.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n38 (net)     3     0.00     1.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U105/A1 (NAND2_X1)     0.02     0.02     1.25 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U105/ZN (NAND2_X1)     0.02     0.03     1.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n47 (net)     3     0.00     1.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U121/A1 (NOR2_X2)     0.02     0.03     1.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U121/ZN (NOR2_X2)     0.03     0.04     1.35 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n205 (net)     4     0.00     1.35 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U109/A1 (NAND2_X1)     0.03     0.02     1.37 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U109/ZN (NAND2_X1)     0.01     0.02     1.39 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n58 (net)     1     0.00     1.39 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U110/A1 (NOR2_X2)     0.01     0.02     1.42 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U110/ZN (NOR2_X2)     0.02     0.04     1.45 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n202 (net)     3     0.00     1.45 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U113/A1 (AND2_X2)     0.02     0.02     1.47 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U113/ZN (AND2_X2)     0.01     0.04     1.51 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n201 (net)     3     0.00     1.51 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U114/A1 (AND2_X2)     0.01     0.02     1.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U114/ZN (AND2_X2)     0.01     0.04     1.56 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n200 (net)     3     0.00     1.56 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U115/A1 (AND2_X2)     0.01     0.02     1.58 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U115/ZN (AND2_X2)     0.02     0.04     1.62 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n199 (net)     4     0.00     1.62 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U80/A1 (NAND2_X1)     0.02     0.02     1.64 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U80/ZN (NAND2_X1)     0.01     0.02     1.66 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n22 (net)     1     0.00     1.66 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U81/A1 (NOR2_X1)     0.01     0.01     1.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U81/ZN (NOR2_X1)     0.02     0.03     1.69 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n28 (net)     1     0.00     1.69 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U86/A1 (AND2_X2)     0.02     0.01     1.71 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U86/ZN (AND2_X2)     0.02     0.04     1.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n194 (net)     4     0.00     1.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U92/A1 (NAND2_X1)     0.02     0.02     1.77 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U92/ZN (NAND2_X1)     0.01     0.02     1.79 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n33 (net)     1     0.00     1.79 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U93/A1 (NOR2_X2)     0.01     0.02     1.81 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U93/ZN (NOR2_X2)     0.02     0.03     1.84 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n190 (net)     3     0.00     1.84 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U106/A1 (NAND2_X1)     0.02     0.02     1.86 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U106/ZN (NAND2_X1)     0.02     0.03     1.89 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n49 (net)     3     0.00     1.89 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U2/A1 (NOR2_X2)     0.02     0.03     1.92 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U2/ZN (NOR2_X2)     0.02     0.04     1.96 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n188 (net)     3     0.00     1.96 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U99/A1 (NAND2_X1)     0.02     0.02     1.97 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U99/ZN (NAND2_X1)     0.02     0.03     2.00 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n39 (net)     3     0.00     2.00 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U83/A1 (NOR2_X2)     0.02     0.03     2.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U83/ZN (NOR2_X2)     0.03     0.04     2.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n186 (net)     4     0.00     2.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U57/A1 (NAND2_X1)     0.03     0.02     2.09 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U57/ZN (NAND2_X1)     0.01     0.02     2.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n10 (net)     1     0.00     2.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U56/A1 (NOR2_X1)     0.01     0.01     2.12 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U56/ZN (NOR2_X1)     0.03     0.04     2.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n36 (net)     2     0.00     2.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U49/A1 (NAND2_X1)     0.03     0.02     2.17 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U49/ZN (NAND2_X1)     0.01     0.01     2.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n6 (net)     1     0.00     2.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U50/A1 (OR2_X1)     0.01     0.01     2.20 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U50/ZN (OR2_X1)     0.01     0.05     2.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n12 (net)     1     0.00     2.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U62/A1 (OR2_X2)     0.01     0.01     2.25 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U62/ZN (OR2_X2)     0.01     0.05     2.30 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n41 (net)     3     0.00     2.30 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U64/A1 (NOR2_X2)     0.01     0.03     2.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U64/ZN (NOR2_X2)     0.03     0.04     2.37 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n173 (net)     4     0.00     2.37 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U53/A1 (NAND2_X1)     0.03     0.02     2.39 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U53/ZN (NAND2_X1)     0.01     0.02     2.41 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n8 (net)     1     0.00     2.41 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U54/A1 (OR2_X2)     0.01     0.01     2.42 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U54/ZN (OR2_X2)     0.01     0.05     2.47 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n56 (net)     5     0.00     2.47 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U68/A1 (NOR2_X1)     0.01     0.02     2.49 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U68/ZN (NOR2_X1)     0.02     0.03     2.51 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n14 (net)     1     0.00     2.51 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U69/A1 (NAND2_X1)     0.02     0.01     2.53 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U69/ZN (NAND2_X1)     0.02     0.03     2.55 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n159 (net)     3     0.00     2.55 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U4/A1 (NOR2_X1)     0.02     0.02     2.57 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U4/ZN (NOR2_X1)     0.04     0.05     2.62 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n157 (net)     3     0.00     2.62 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U210/A1 (NAND2_X1)     0.04     0.02     2.64 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U210/ZN (NAND2_X1)     0.02     0.04     2.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n156 (net)     3     0.00     2.67 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U207/A2 (NOR2_X1)     0.02     0.02     2.69 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U207/ZN (NOR2_X1)     0.02     0.04     2.73 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n155 (net)     1     0.00     2.73 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U206/A (XOR2_X1)     0.02     0.02     2.75 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U206/Z (XOR2_X1)     0.01     0.02     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/SUM[63] (net)     1     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/SUM[63] (PU_repetition_weight_buffer_5_DW01_dec_1)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/N2922 (net)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2280/A1 (AOI22_X1)     0.01     0.01     2.78 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2280/ZN (AOI22_X1)     0.03     0.03     2.82 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2503 (net)     1     0.00     2.82 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2279/A (OAI221_X1)     0.03     0.01     2.83 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2279/ZN (OAI221_X1)     0.03     0.04     2.87 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2511 (net)     1     0.00     2.87 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2253/A1 (AOI22_X1)     0.03     0.01     2.88 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2253/ZN (AOI22_X1)     0.03     0.04     2.93 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2512 (net)     1     0.00     2.93 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2266/A (INV_X1)     0.03     0.01     2.94 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2266/ZN (INV_X1)     0.01     0.01     2.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2117 (net)     1     0.00     2.95 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[63]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[63]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][23]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[60]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][23]/CK (SDFF_X2)       0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][23]/Q (SDFF_X2)        0.03      0.11       0.11 f
  DRAM_slave_inst/weight_num_len[0] (net)      11                   0.00       0.11 f
  DRAM_slave_inst/weight_num_len[0] (DRAM_slave)                    0.00       0.11 f
  weight_num_len[0] (net)                                           0.00       0.11 f
  U6/A (BUF_X2)                                           0.03      0.02       0.13 f
  U6/Z (BUF_X2)                                           0.01      0.05       0.18 f
  n4 (net)                                      8                   0.00       0.18 f
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (processing_unit_3)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (net)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (PU_repetition_weight_buffer_15)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (net)     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U41/A (INV_X1)     0.01     0.02     0.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U41/ZN (INV_X1)     0.01     0.02     0.22 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n59 (net)     1     0.00     0.22 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2358/A (INV_X1)     0.01     0.01     0.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2358/ZN (INV_X1)     0.01     0.02     0.25 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2033 (net)     5     0.00     0.25 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U3/A2 (AND2_X1)     0.01     0.01     0.27 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U3/ZN (AND2_X1)     0.01     0.04     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n65 (net)     4     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2335/A (INV_X1)     0.01     0.02     0.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2335/ZN (INV_X1)     0.06     0.07     0.40 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n166 (net)     9     0.00     0.40 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1823/B1 (OAI221_X1)     0.06     0.03     0.43 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1823/ZN (OAI221_X1)     0.03     0.04     0.47 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2408 (net)     2     0.00     0.47 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U44/A1 (NAND2_X1)     0.03     0.02     0.48 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U44/ZN (NAND2_X1)     0.01     0.02     0.51 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n63 (net)     1     0.00     0.51 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U45/A2 (NAND2_X1)     0.01     0.01     0.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U45/ZN (NAND2_X1)     0.01     0.02     0.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2801 (net)     3     0.00     0.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[6] (PU_repetition_weight_buffer_15_DW01_dec_1)     0.00     0.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[6] (net)     0.00     0.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U111/A2 (NOR2_X1)     0.01     0.02     0.56 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U111/ZN (NOR2_X1)     0.03     0.04     0.61 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n55 (net)     2     0.00     0.61 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U62/A2 (NAND2_X1)     0.03     0.02     0.62 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U62/ZN (NAND2_X1)     0.01     0.02     0.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n20 (net)     1     0.00     0.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U92/A2 (NOR2_X1)     0.01     0.01     0.65 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U92/ZN (NOR2_X1)     0.01     0.03     0.68 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n38 (net)     1     0.00     0.68 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U68/A2 (AND2_X1)     0.01     0.01     0.69 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U68/ZN (AND2_X1)     0.02     0.04     0.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n24 (net)     2     0.00     0.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U65/A2 (AND2_X2)     0.02     0.02     0.75 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U65/ZN (AND2_X2)     0.01     0.04     0.79 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n211 (net)     3     0.00     0.79 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U270/A1 (NAND2_X1)     0.01     0.02     0.80 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U270/ZN (NAND2_X1)     0.01     0.02     0.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n210 (net)     3     0.00     0.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U4/A1 (OR2_X1)     0.01     0.01     0.84 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U4/ZN (OR2_X1)     0.01     0.05     0.89 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n11 (net)     2     0.00     0.89 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U77/A1 (OR2_X2)     0.01     0.01     0.90 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U77/ZN (OR2_X2)     0.01     0.05     0.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n27 (net)     3     0.00     0.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U125/A1 (NOR2_X2)     0.01     0.03     0.98 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U125/ZN (NOR2_X2)     0.02     0.03     1.01 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n206 (net)     3     0.00     1.01 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U134/A1 (NAND2_X1)     0.02     0.02     1.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U134/ZN (NAND2_X1)     0.02     0.03     1.06 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n66 (net)     3     0.00     1.06 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U52/A1 (OR2_X2)     0.02     0.02     1.07 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U52/ZN (OR2_X2)     0.01     0.05     1.12 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n8 (net)     3     0.00     1.12 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U94/A1 (NOR2_X2)     0.01     0.03     1.15 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U94/ZN (NOR2_X2)     0.02     0.03     1.18 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n203 (net)     3     0.00     1.18 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U109/A1 (AND2_X2)     0.02     0.02     1.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U109/ZN (AND2_X2)     0.01     0.04     1.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n202 (net)     3     0.00     1.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U105/A1 (AND2_X2)     0.01     0.02     1.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U105/ZN (AND2_X2)     0.01     0.04     1.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n47 (net)     3     0.00     1.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U135/A1 (NAND2_X1)     0.01     0.02     1.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U135/ZN (NAND2_X1)     0.02     0.02     1.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n70 (net)     3     0.00     1.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U51/A1 (OR2_X2)     0.02     0.02     1.36 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U51/ZN (OR2_X2)     0.01     0.05     1.41 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n7 (net)     4     0.00     1.41 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U39/A1 (NOR2_X1)     0.01     0.02     1.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U39/ZN (NOR2_X1)     0.01     0.02     1.45 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n2 (net)     1     0.00     1.45 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U40/A1 (AND2_X1)     0.01     0.01     1.45 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U40/ZN (AND2_X1)     0.01     0.03     1.49 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n29 (net)     1     0.00     1.49 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U78/A1 (NAND2_X1)     0.01     0.01     1.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U78/ZN (NAND2_X1)     0.01     0.02     1.52 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n28 (net)     2     0.00     1.52 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U10/A1 (NOR2_X1)     0.01     0.01     1.53 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U10/ZN (NOR2_X1)     0.04     0.05     1.58 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n193 (net)     3     0.00     1.58 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U71/A1 (AND2_X1)     0.04     0.01     1.59 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U71/ZN (AND2_X1)     0.01     0.04     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n36 (net)     1     0.00     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U89/A1 (NAND2_X1)     0.01     0.01     1.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U89/ZN (NAND2_X1)     0.02     0.03     1.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n76 (net)     4     0.00     1.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U102/A1 (NOR2_X1)     0.02     0.02     1.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U102/ZN (NOR2_X1)     0.02     0.03     1.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n45 (net)     1     0.00     1.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U103/A1 (NAND2_X1)     0.02     0.01     1.74 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U103/ZN (NAND2_X1)     0.02     0.03     1.76 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n78 (net)     3     0.00     1.76 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U18/A1 (NOR2_X1)     0.02     0.02     1.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U18/ZN (NOR2_X1)     0.04     0.05     1.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n186 (net)     3     0.00     1.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U88/A1 (AND2_X1)     0.04     0.01     1.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U88/ZN (AND2_X1)     0.01     0.04     1.88 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n43 (net)     1     0.00     1.88 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U100/A1 (NAND2_X1)     0.01     0.01     1.89 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U100/ZN (NAND2_X1)     0.02     0.03     1.92 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n80 (net)     4     0.00     1.92 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U96/A1 (OR2_X2)     0.02     0.02     1.94 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U96/ZN (OR2_X2)     0.01     0.05     1.99 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n41 (net)     3     0.00     1.99 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U61/A1 (NOR2_X2)     0.01     0.03     2.01 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U61/ZN (NOR2_X2)     0.02     0.03     2.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n178 (net)     3     0.00     2.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U50/A1 (NAND2_X1)     0.02     0.02     2.06 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U50/ZN (NAND2_X1)     0.02     0.03     2.09 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n16 (net)     3     0.00     2.09 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U7/A1 (NOR2_X1)     0.02     0.02     2.11 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U7/ZN (NOR2_X1)     0.04     0.05     2.16 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n176 (net)     3     0.00     2.16 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U110/A1 (NAND2_X1)     0.04     0.02     2.18 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U110/ZN (NAND2_X1)     0.02     0.04     2.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n52 (net)     3     0.00     2.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U56/A1 (NOR2_X2)     0.02     0.03     2.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U56/ZN (NOR2_X2)     0.03     0.04     2.29 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n174 (net)     4     0.00     2.29 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U53/A1 (NAND2_X1)     0.03     0.02     2.31 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U53/ZN (NAND2_X1)     0.01     0.02     2.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n9 (net)     1     0.00     2.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U54/A1 (NOR2_X1)     0.01     0.01     2.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U54/ZN (NOR2_X1)     0.01     0.02     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n34 (net)     1     0.00     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/A1 (AND2_X1)     0.01     0.01     2.37 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/ZN (AND2_X1)     0.02     0.04     2.41 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n167 (net)     2     0.00     2.41 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U187/A (INV_X1)     0.02     0.02     2.43 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U187/ZN (INV_X1)     0.01     0.02     2.44 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n95 (net)     2     0.00     2.44 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U123/A1 (NOR2_X2)     0.01     0.02     2.47 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U123/ZN (NOR2_X2)     0.03     0.04     2.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n166 (net)     4     0.00     2.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U43/A1 (NAND2_X1)     0.03     0.02     2.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U43/ZN (NAND2_X1)     0.01     0.02     2.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n5 (net)     1     0.00     2.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U44/A1 (OR2_X2)     0.01     0.01     2.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U44/ZN (OR2_X2)     0.01     0.05     2.60 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n86 (net)     5     0.00     2.60 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/A1 (NOR2_X1)     0.01     0.02     2.62 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/ZN (NOR2_X1)     0.03     0.04     2.66 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n58 (net)     2     0.00     2.66 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U215/A1 (NAND2_X1)     0.03     0.02     2.68 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U215/ZN (NAND2_X1)     0.01     0.02     2.70 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n160 (net)     2     0.00     2.70 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U212/B1 (AOI21_X1)     0.01     0.01     2.71 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U212/ZN (AOI21_X1)     0.03     0.03     2.75 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n159 (net)     1     0.00     2.75 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U211/A (INV_X1)     0.03     0.01     2.76 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U211/ZN (INV_X1)     0.01     0.01     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[60] (net)     1     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[60] (PU_repetition_weight_buffer_15_DW01_dec_1)     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2919 (net)     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1558/A1 (AOI22_X1)     0.01     0.01     2.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1558/ZN (AOI22_X1)     0.03     0.03     2.82 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n454 (net)     1     0.00     2.82 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1556/A (OAI221_X1)     0.03     0.01     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1556/ZN (OAI221_X1)     0.03     0.04     2.87 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n450 (net)     1     0.00     2.87 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1882/A1 (AOI22_X1)     0.03     0.01     2.88 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1882/ZN (AOI22_X1)     0.03     0.04     2.92 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n449 (net)     1     0.00     2.92 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1881/A (INV_X1)     0.03     0.01     2.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U1881/ZN (INV_X1)     0.01     0.01     2.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2049 (net)     1     0.00     2.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[60]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[60]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/Q (DFF_X1)     0.01     0.09     0.09 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N23 (net)     4     0.00     0.09 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U72/A1 (AND2_X1)     0.01     0.01     0.10 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U72/ZN (AND2_X1)     0.01     0.03     0.13 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n372 (net)     3     0.00     0.13 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U78/A (BUF_X1)     0.01     0.01     0.14 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U78/Z (BUF_X1)     0.01     0.03     0.18 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n384 (net)     3     0.00     0.18 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U500/B1 (AOI22_X1)     0.01     0.02     0.20 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U500/ZN (AOI22_X1)     0.03     0.04     0.24 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n367 (net)     1     0.00     0.24 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U502/A2 (NAND2_X1)     0.03     0.01     0.26 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U502/ZN (NAND2_X1)     0.01     0.02     0.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N576 (net)     2     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/A[2] (PU_WB_SRAM_controller_1_DW01_add_4)     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/A[2] (net)     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U145/A2 (AND2_X1)     0.01     0.01     0.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U145/ZN (AND2_X1)     0.01     0.04     0.33 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n102 (net)     3     0.00     0.33 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U131/A1 (NAND2_X1)     0.01     0.02     0.35 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U131/ZN (NAND2_X1)     0.02     0.03     0.38 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n92 (net)     3     0.00     0.38 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U134/A2 (NAND3_X1)     0.02     0.02     0.40 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U134/ZN (NAND3_X1)     0.01     0.02     0.42 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[4] (net)     1     0.00     0.42 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U126/A1 (NAND2_X1)     0.01     0.01     0.43 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U126/ZN (NAND2_X1)     0.01     0.02     0.45 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n89 (net)     1     0.00     0.45 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U128/A2 (NAND3_X1)     0.01     0.01     0.47 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U128/ZN (NAND3_X1)     0.01     0.03     0.49 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[5] (net)     1     0.00     0.49 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U1_5/CI (FA_X1)     0.01     0.02     0.51 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U1_5/CO (FA_X1)     0.02     0.08     0.59 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[6] (net)     3     0.00     0.59 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U43/A1 (NAND2_X1)     0.02     0.02     0.61 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U43/ZN (NAND2_X1)     0.01     0.02     0.63 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n32 (net)     1     0.00     0.63 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U45/A2 (NAND3_X1)     0.01     0.01     0.65 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U45/ZN (NAND3_X1)     0.03     0.04     0.68 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[7] (net)     3     0.00     0.68 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U49/A1 (NAND2_X1)     0.03     0.02     0.70 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U49/ZN (NAND2_X1)     0.01     0.02     0.72 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n36 (net)     1     0.00     0.72 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U51/A2 (NAND3_X1)     0.01     0.01     0.74 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U51/ZN (NAND3_X1)     0.03     0.04     0.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[8] (net)     3     0.00     0.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U61/A1 (NAND2_X1)     0.03     0.02     0.79 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U61/ZN (NAND2_X1)     0.01     0.02     0.81 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n44 (net)     1     0.00     0.81 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U63/A2 (NAND3_X1)     0.01     0.01     0.83 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U63/ZN (NAND3_X1)     0.03     0.04     0.87 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[9] (net)     3     0.00     0.87 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U73/A1 (NAND2_X1)     0.03     0.02     0.88 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U73/ZN (NAND2_X1)     0.01     0.02     0.91 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n52 (net)     1     0.00     0.91 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U75/A2 (NAND3_X1)     0.01     0.01     0.92 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U75/ZN (NAND3_X1)     0.02     0.03     0.95 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[10] (net)     3     0.00     0.95 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U85/A1 (NAND2_X1)     0.02     0.02     0.97 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U85/ZN (NAND2_X1)     0.02     0.03     1.00 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n60 (net)     2     0.00     1.00 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U87/A2 (NAND3_X1)     0.02     0.02     1.01 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U87/ZN (NAND3_X1)     0.02     0.03     1.04 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[11] (net)     2     0.00     1.04 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U91/A1 (NAND2_X1)     0.02     0.02     1.06 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U91/ZN (NAND2_X1)     0.01     0.02     1.08 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n64 (net)     1     0.00     1.08 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U93/A2 (NAND3_X1)     0.01     0.01     1.09 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U93/ZN (NAND3_X1)     0.03     0.04     1.13 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[12] (net)     3     0.00     1.13 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U104/A1 (NAND2_X1)     0.03     0.02     1.15 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U104/ZN (NAND2_X1)     0.01     0.02     1.17 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n73 (net)     1     0.00     1.17 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U106/A2 (NAND3_X1)     0.01     0.01     1.19 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U106/ZN (NAND3_X1)     0.03     0.04     1.22 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[13] (net)     3     0.00     1.22 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U162/A1 (NAND2_X1)     0.03     0.02     1.24 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U162/ZN (NAND2_X1)     0.02     0.03     1.27 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n114 (net)     2     0.00     1.27 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U143/A2 (NAND3_X1)     0.02     0.02     1.29 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U143/ZN (NAND3_X1)     0.02     0.03     1.32 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n100 (net)     2     0.00     1.32 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U173/A1 (NAND2_X1)     0.02     0.02     1.33 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U173/ZN (NAND2_X1)     0.02     0.03     1.36 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n121 (net)     2     0.00     1.36 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U176/A1 (NAND3_X1)     0.02     0.02     1.37 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U176/ZN (NAND3_X1)     0.02     0.03     1.40 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[15] (net)     2     0.00     1.40 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U148/A1 (NAND2_X1)     0.02     0.02     1.42 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U148/ZN (NAND2_X1)     0.02     0.03     1.45 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n104 (net)     2     0.00     1.45 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U108/A1 (NAND3_X1)     0.02     0.02     1.46 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U108/ZN (NAND3_X1)     0.02     0.03     1.49 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n76 (net)     2     0.00     1.49 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U119/A1 (NAND2_X1)     0.02     0.02     1.51 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U119/ZN (NAND2_X1)     0.01     0.02     1.53 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n84 (net)     1     0.00     1.53 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U122/A1 (NAND3_X1)     0.01     0.01     1.54 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U122/ZN (NAND3_X1)     0.01     0.02     1.56 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[17] (net)     1     0.00     1.56 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U1_17/CI (FA_X1)     0.01     0.02     1.58 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U1_17/CO (FA_X1)     0.02     0.08     1.66 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[18] (net)     3     0.00     1.66 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U55/A1 (NAND2_X1)     0.02     0.02     1.68 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U55/ZN (NAND2_X1)     0.01     0.02     1.70 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n40 (net)     1     0.00     1.70 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U57/A2 (NAND3_X1)     0.01     0.01     1.72 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U57/ZN (NAND3_X1)     0.02     0.03     1.75 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[19] (net)     3     0.00     1.75 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U67/A1 (NAND2_X1)     0.02     0.02     1.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U67/ZN (NAND2_X1)     0.02     0.03     1.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n48 (net)     3     0.00     1.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U69/A2 (NAND3_X1)     0.02     0.02     1.82 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U69/ZN (NAND3_X1)     0.01     0.02     1.84 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[20] (net)     1     0.00     1.84 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U79/A1 (NAND2_X1)     0.01     0.01     1.86 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U79/ZN (NAND2_X1)     0.02     0.02     1.88 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n56 (net)     2     0.00     1.88 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U81/A2 (NAND3_X1)     0.02     0.02     1.89 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U81/ZN (NAND3_X1)     0.02     0.03     1.93 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[21] (net)     2     0.00     1.93 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U97/A1 (NAND2_X1)     0.02     0.02     1.94 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U97/ZN (NAND2_X1)     0.01     0.02     1.96 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n68 (net)     1     0.00     1.96 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U99/A2 (NAND3_X1)     0.01     0.01     1.98 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U99/ZN (NAND3_X1)     0.03     0.04     2.01 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[22] (net)     3     0.00     2.01 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U140/A1 (NAND2_X1)     0.03     0.02     2.03 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U140/ZN (NAND2_X1)     0.02     0.03     2.06 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n98 (net)     2     0.00     2.06 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U135/A2 (NAND3_X1)     0.02     0.02     2.08 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U135/ZN (NAND3_X1)     0.02     0.03     2.11 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n95 (net)     2     0.00     2.11 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U155/A1 (NAND2_X1)     0.02     0.02     2.12 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U155/ZN (NAND2_X1)     0.02     0.03     2.15 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n109 (net)     2     0.00     2.15 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U152/A1 (NAND3_X1)     0.02     0.02     2.17 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U152/ZN (NAND3_X1)     0.02     0.03     2.20 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n107 (net)     2     0.00     2.20 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U167/A1 (NAND2_X1)     0.02     0.02     2.21 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U167/ZN (NAND2_X1)     0.02     0.03     2.24 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n117 (net)     2     0.00     2.24 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U107/A1 (NAND3_X1)     0.02     0.02     2.25 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U107/ZN (NAND3_X1)     0.02     0.03     2.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n75 (net)     2     0.00     2.28 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U114/A1 (NAND2_X1)     0.02     0.02     2.30 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U114/ZN (NAND2_X1)     0.01     0.02     2.32 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n81 (net)     1     0.00     2.32 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U116/A1 (NAND3_X1)     0.01     0.01     2.33 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U116/ZN (NAND3_X1)     0.02     0.03     2.36 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[26] (net)     3     0.00     2.36 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U37/A1 (NAND2_X1)     0.02     0.02     2.38 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U37/ZN (NAND2_X1)     0.01     0.02     2.40 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n28 (net)     1     0.00     2.40 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U39/A2 (NAND3_X1)     0.01     0.01     2.41 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U39/ZN (NAND3_X1)     0.02     0.03     2.44 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[27] (net)     3     0.00     2.44 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U31/A1 (NAND2_X1)     0.02     0.02     2.46 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U31/ZN (NAND2_X1)     0.01     0.02     2.48 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n24 (net)     1     0.00     2.48 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U33/A2 (NAND3_X1)     0.01     0.01     2.50 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U33/ZN (NAND3_X1)     0.03     0.04     2.53 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[28] (net)     3     0.00     2.53 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U25/A1 (NAND2_X1)     0.03     0.02     2.55 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U25/ZN (NAND2_X1)     0.02     0.03     2.58 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n20 (net)     2     0.00     2.58 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U27/A2 (NAND3_X1)     0.02     0.02     2.60 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U27/ZN (NAND3_X1)     0.02     0.03     2.63 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[29] (net)     2     0.00     2.63 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U19/A1 (NAND2_X1)     0.02     0.02     2.64 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U19/ZN (NAND2_X1)     0.01     0.02     2.66 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n16 (net)     1     0.00     2.66 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U21/A2 (NAND3_X1)     0.01     0.01     2.68 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U21/ZN (NAND3_X1)     0.03     0.04     2.72 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[30] (net)     3     0.00     2.72 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U13/A1 (NAND2_X1)     0.03     0.02     2.73 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U13/ZN (NAND2_X1)     0.01     0.02     2.76 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/n12 (net)     1     0.00     2.76 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U15/A2 (NAND3_X1)     0.01     0.01     2.77 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U15/ZN (NAND3_X1)     0.01     0.02     2.79 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/carry[31] (net)     1     0.00     2.79 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U136/A (XNOR2_X1)     0.01     0.02     2.81 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/U136/ZN (XNOR2_X1)     0.01     0.04     2.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/SUM[31] (net)     1     0.00     2.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r142/SUM[31] (PU_WB_SRAM_controller_1_DW01_add_4)     0.00     2.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N257 (net)     0.00     2.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U64/B1 (AOI22_X1)     0.01     0.01     2.86 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U64/ZN (AOI22_X1)     0.03     0.05     2.91 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n594 (net)     1     0.00     2.91 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U66/A1 (NAND3_X1)     0.03     0.01     2.92 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U66/ZN (NAND3_X1)     0.01     0.02     2.95 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n481 (net)     1     0.00     2.95 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFF_X1)     0.01     0.01     2.96 f
  data arrival time                                                            2.96

  clock clock (rise edge)                                           3.00       3.00
  clock network delay (ideal)                                       0.00       3.00
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFF_X1)     0.00     3.00 r
  library setup time                                               -0.04       2.96
  data required time                                                           2.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.96
  data arrival time                                                           -2.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U190/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U190/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n213 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U296/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U296/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n248 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[0] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U188/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U188/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n203 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U297/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U297/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n249 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[1] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U187/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U187/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n205 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U298/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U298/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n250 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[2] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U186/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U186/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n206 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U299/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U299/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n251 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[3] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U185/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U185/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n207 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U300/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U300/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n252 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[4] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U184/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U184/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n208 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U301/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U301/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n253 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[5] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U183/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U183/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n209 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U302/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U302/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n254 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[6] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U195/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U195/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n210 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U303/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U303/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n255 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[7] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U182/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U182/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n211 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U304/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U304/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n256 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[8] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U181/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U181/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n212 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U305/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U305/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n257 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[9] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[29]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U247/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U247/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n338 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U506/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U506/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n333 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U551/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U551/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n470 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[29]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[29]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[29] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[29] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[29] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[29] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[28]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U248/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U248/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n344 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U510/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U510/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n339 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U561/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U561/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n471 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[28]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[28]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[28] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[28] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[28] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[28] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[27]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U249/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U249/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n350 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U513/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U513/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n345 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U571/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U571/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n472 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[27]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[27]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[27] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[27] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[27] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[27] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[26]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U250/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U250/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n356 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U516/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U516/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n351 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U581/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U581/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n473 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[26]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[26]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[26] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[26] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[26] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[26] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[3]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U266/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U266/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n313 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U590/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U590/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n308 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U509/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U509/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n497 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[3]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[3]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[3] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[3] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[3] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[3] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[2]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U267/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U267/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n332 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U576/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U576/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n327 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U541/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U541/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n498 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[2]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[2]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[2] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[2] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[2] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[2] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[16]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U63/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U63/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U254/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U254/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n419 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U539/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U539/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n414 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U693/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U693/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n483 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[16]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[16]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[16] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[16] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[16] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[16] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[15]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n406 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U255/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U255/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n425 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U543/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U543/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n420 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U703/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U703/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n484 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[15]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[15]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[15] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[15] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[15] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[15] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[14]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n406 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U256/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U256/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n431 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U546/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U546/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n426 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U713/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U713/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n485 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[14]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[14]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[14] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[14] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[14] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[14] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[1]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U599/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U599/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n934 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U109/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U109/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n227 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U116/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U116/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n406 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U268/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U268/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n395 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U594/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U594/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n390 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U653/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U653/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n499 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[1]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[1]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[1] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[1] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[1] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[1] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.49


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[13]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[13]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[13]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[13] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[13] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[13] (net)                                     0.00       0.61 f
  DRAM_master_Address[13] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[12]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[12]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[12]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[12] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[12] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[12] (net)                                     0.00       0.61 f
  DRAM_master_Address[12] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[11]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[11]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[11]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[11] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[11] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[11] (net)                                     0.00       0.61 f
  DRAM_master_Address[11] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[10]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[10]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[10]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[10] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[10] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[10] (net)                                     0.00       0.61 f
  DRAM_master_Address[10] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[9]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[9]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[9]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[9] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[9] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[9] (net)                                      0.00       0.61 f
  DRAM_master_Address[9] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[7]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[7]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[7]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[7] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[7] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[7] (net)                                      0.00       0.61 f
  DRAM_master_Address[7] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[5]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[5]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[5]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[5] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[5] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[5] (net)                                      0.00       0.61 f
  DRAM_master_Address[5] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[3]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[3]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[3]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[3] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[3] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[3] (net)                                      0.00       0.61 f
  DRAM_master_Address[3] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[1]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[1]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[1]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[1] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[1] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[1] (net)                                      0.00       0.61 f
  DRAM_master_Address[1] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[0]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n36 (net)                    2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425651 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[0]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[0]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[0] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[0] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[0] (net)                                      0.00       0.61 f
  DRAM_master_Address[0] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         3.00       3.00
  output external delay                                             0.00       3.00
  data required time                                                           3.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.00
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


1
