#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 21 10:15:49 2022
# Process ID: 145884
# Current directory: /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skillet/git/ECE530/Lab09/Uart2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1656.555 ; gain = 0.000 ; free physical = 1475 ; free virtual = 23549
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/LED/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/LED/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/LED/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/LED/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/UART_TX/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/UART_TX/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/UART_TX/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/UART_TX/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/BUFF_FULL/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/BUFF_FULL/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/BUFF_FULL/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/BUFF_FULL/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/constrs_1/new/Lab09p2aCon.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.srcs/constrs_1/new/Lab09p2aCon.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.973 ; gain = 0.000 ; free physical = 1361 ; free virtual = 23435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.973 ; gain = 516.992 ; free physical = 1361 ; free virtual = 23435
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.125 ; gain = 20.152 ; free physical = 1348 ; free virtual = 23423

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 119c4d7dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2329.125 ; gain = 357.000 ; free physical = 910 ; free virtual = 22985

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c699e8e9

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 796 ; free virtual = 22871
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10b71254a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 64 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16cd3cbfb

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 224 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16cd3cbfb

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16cd3cbfb

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1592922bc

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              58  |                                              1  |
|  Constant propagation         |               4  |              64  |                                              0  |
|  Sweep                        |               4  |             224  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870
Ending Logic Optimization Task | Checksum: 1cf1d4426

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 795 ; free virtual = 22870

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cf1d4426

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 794 ; free virtual = 22869

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf1d4426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 794 ; free virtual = 22869

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 794 ; free virtual = 22869
Ending Netlist Obfuscation Task | Checksum: 1cf1d4426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 794 ; free virtual = 22869
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.062 ; gain = 534.090 ; free physical = 794 ; free virtual = 22869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 794 ; free virtual = 22869
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.078 ; gain = 0.000 ; free physical = 787 ; free virtual = 22864
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fee1f0c3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf69c465

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 756 ; free virtual = 22833

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16072df70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16072df70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848
Phase 1 Placer Initialization | Checksum: 16072df70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 771 ; free virtual = 22848

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11473b978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 756 ; free virtual = 22833

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 47 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 21 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 779 ; free virtual = 22855

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bb3b7508

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 779 ; free virtual = 22855
Phase 2.2 Global Placement Core | Checksum: bebd9f6c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 778 ; free virtual = 22855
Phase 2 Global Placement | Checksum: bebd9f6c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 778 ; free virtual = 22855

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1271c624e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 779 ; free virtual = 22855

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e09582c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 778 ; free virtual = 22855

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18170f411

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 778 ; free virtual = 22855

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b7a02b23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 778 ; free virtual = 22855

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c4354921

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 776 ; free virtual = 22852

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 110fe5e9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 776 ; free virtual = 22852

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 116cf87cb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 776 ; free virtual = 22852
Phase 3 Detail Placement | Checksum: 116cf87cb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 776 ; free virtual = 22852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1461de72a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1461de72a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22852
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.172. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 129b7a35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22852
Phase 4.1 Post Commit Optimization | Checksum: 129b7a35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22852

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 129b7a35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22852

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 129b7a35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22851

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22851
Phase 4.4 Final Placement Cleanup | Checksum: 18b4a6379

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22851
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b4a6379

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22851
Ending Placer Task | Checksum: 11154faba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 775 ; free virtual = 22851
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 779 ; free virtual = 22856
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 765 ; free virtual = 22846
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 765 ; free virtual = 22843
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 774 ; free virtual = 22853
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 751 ; free virtual = 22829
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2631.902 ; gain = 0.000 ; free physical = 741 ; free virtual = 22823
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 22988f18 ConstDB: 0 ShapeSum: eebc6ba2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147b6e047

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 676 ; free virtual = 22756
Post Restoration Checksum: NetGraph: 5e3fb5df NumContArr: e9772a68 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147b6e047

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 678 ; free virtual = 22757

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147b6e047

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 646 ; free virtual = 22726

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147b6e047

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 646 ; free virtual = 22726
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150321a3f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 637 ; free virtual = 22717
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.309  | TNS=0.000  | WHS=-0.239 | THS=-20.027|

Phase 2 Router Initialization | Checksum: 84f96413

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 637 ; free virtual = 22717

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1586
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d0ebf479

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.407  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1264f9494

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.407  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16bf0140d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716
Phase 4 Rip-up And Reroute | Checksum: 16bf0140d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16bf0140d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16bf0140d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716
Phase 5 Delay and Skew Optimization | Checksum: 16bf0140d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1abf5f574

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.407  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19829b5c0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716
Phase 6 Post Hold Fix | Checksum: 19829b5c0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.536177 %
  Global Horizontal Routing Utilization  = 0.755055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1969a1f91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 636 ; free virtual = 22716

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1969a1f91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 633 ; free virtual = 22713

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164621074

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 633 ; free virtual = 22713

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.407  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 164621074

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 633 ; free virtual = 22713
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 664 ; free virtual = 22744

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2684.062 ; gain = 52.160 ; free physical = 664 ; free virtual = 22744
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 666 ; free virtual = 22746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2684.062 ; gain = 0.000 ; free physical = 653 ; free virtual = 22738
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/skillet/git/ECE530/Lab09/Lab09p2b/Lab09p2b.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 10:16:43 2022...
