Design Entry;SmartDesign Check||(null)||SmartDesign 'mss_based_isp' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'mss_based_isp' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mss_based_isp.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/49||tamper_comps.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v'/linenumber/19
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mss_based_isp.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/57||mss_based_isp_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\mss_based_isp_MSS\mss_based_isp_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CL169||@W:Pruning unused register tpsram_test_complete. Make sure that there are no unused intermediate registers.||mss_based_isp.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/66||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||CL169||@W:Pruning unused register tpsram_pass. Make sure that there are no unused intermediate registers.||mss_based_isp.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/67||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_tpsram_access.||mss_based_isp.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/140||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist mss_based_isp ||mss_based_isp.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/284||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock mss_based_isp|MCCC_CLK_BASE which controls 67 sequential elements including Dev_Restart_after_ISP_blk_0.Ram_intferface_0.next_data[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||mss_based_isp.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/314||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||mss_based_isp.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/316||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance next_data[7:0] ||mss_based_isp.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/382||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance expected_data[7:0] ||mss_based_isp.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/383||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance counter[15:0] ||mss_based_isp.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/384||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||FP130||@N: Promoting Net MCCC_CLK_BASE_c on CLKINT  I_75 ||mss_based_isp.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/417||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mss_based_isp_MSS_0.MSS_RESET_N_M2F on CLKINT  I_76 ||mss_based_isp.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/418||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||mss_based_isp.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/446||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mss_based_isp|MCCC_CLK_BASE with period 10.00ns. Please declare a user-defined clock on port MCCC_CLK_BASE.||mss_based_isp.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mss_based_isp.srr'/linenumber/457||null;null
Implementation;Place and Route;RootName:mss_based_isp
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||mss_based_isp_layout_log.log;liberoaction://open_report/file/mss_based_isp_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||mss_based_isp_generateBitstream.log;liberoaction://open_report/file/mss_based_isp_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:mss_based_isp
