Time resolution is 1 ps
DRC Error : A RESET cycle must be observed before the first use of the FIFO instance top_tb.u_top.u_memory.u_FIFO36E1.INT_FIFO which occurs at time               240000.
$finish called at time : 240001 ps : File "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FIFO36E1.v" Line 1321
