<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Netlist Optimizations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Node</TH>
<TH>Action</TH>
<TH>Operation</TH>
<TH>Reason</TH>
<TH>Node Port</TH>
<TH>Node Port Name</TH>
<TH>Destination Node</TH>
<TH>Destination Port</TH>
<TH>Destination Port Name</TH>
</TR>
</thead><tbody><TR >
<TD >CLOCK_50~inputCLKENA0</TD>
<TD >Created</TD>
<TD >Placement</TD>
<TD >Fitter Periphery Placement</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >UART:UART_inst|TX:C1|INDEX[0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >UART:UART_inst|TX:C1|INDEX[1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >UART:UART_inst|TX:C1|INDEX[3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >UART:UART_inst|TX:C1|PRSCL[8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[11]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >UART:UART_inst|TX:C1|PRSCL[11]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|\fsm_proc:rom_addr_counter[6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_PARAMS~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
