#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15b730810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b731450 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v0x15b750590_0 .var "clk", 0 0;
v0x15b750630_0 .var/i "cycle_count", 31 0;
v0x15b7506d0_0 .net "parity_error", 0 0, L_0x15b751ab0;  1 drivers
v0x15b7507c0_0 .net "pc_value", 31 0, v0x15b74d880_0;  1 drivers
v0x15b750850_0 .var "rst", 0 0;
S_0x15b73add0 .scope autotask, "display_registers" "display_registers" 3 26, 3 26 0, S_0x15b731450;
 .timescale -9 -12;
v0x15b740560_0 .var/i "i", 31 0;
TD_cpu_tb.display_registers ;
    %vpi_call/w 3 29 "$display", "Register file snapshot:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b740560_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15b740560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x15b740560_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 32 "$write", "   " {0 0 0};
T_0.2 ;
    %vpi_call/w 3 34 "$write", "R%0d=%h ", v0x15b740560_0, &A<v0x15b74ec80, v0x15b740560_0 > {0 0 0};
    %load/vec4 v0x15b740560_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call/w 3 36 "$display", "\000" {0 0 0};
T_0.4 ;
    %load/vec4 v0x15b740560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b740560_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %end;
S_0x15b74a120 .scope module, "dut" "cpu_top" 3 11, 4 1 0, S_0x15b731450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_value";
    .port_info 3 /OUTPUT 1 "parity_error";
v0x15b74f240_0 .net *"_ivl_1", 0 0, L_0x15b751ba0;  1 drivers
v0x15b74f300_0 .net *"_ivl_11", 15 0, L_0x15b752210;  1 drivers
v0x15b74f3a0_0 .net *"_ivl_2", 15 0, L_0x15b751c40;  1 drivers
L_0x160078130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b74f430_0 .net/2u *"_ivl_6", 15 0, L_0x160078130;  1 drivers
v0x15b74f4d0_0 .net "alu_ctrl", 3 0, v0x15b74c180_0;  1 drivers
v0x15b74f5f0_0 .net "alu_operand_b", 31 0, L_0x15b7523e0;  1 drivers
v0x15b74f680_0 .net "alu_result", 31 0, v0x15b74bc90_0;  1 drivers
v0x15b74f730_0 .net "alu_src_imm", 0 0, v0x15b74c250_0;  1 drivers
v0x15b74f7e0_0 .net "clk", 0 0, v0x15b750590_0;  1 drivers
v0x15b74f8f0_0 .net "imm16", 15 0, L_0x15b750c20;  1 drivers
v0x15b74f980_0 .net "imm_ext", 31 0, L_0x15b751e30;  1 drivers
v0x15b74fa10_0 .net "imm_high_merge", 31 0, L_0x15b7522e0;  1 drivers
v0x15b74fab0_0 .net "imm_low", 31 0, L_0x15b752130;  1 drivers
v0x15b74fb60_0 .net "instruction", 31 0, v0x15b74d390_0;  1 drivers
v0x15b74fc40_0 .net "opcode", 3 0, L_0x15b750920;  1 drivers
v0x15b74fd20_0 .net "parity_error", 0 0, L_0x15b751ab0;  alias, 1 drivers
v0x15b74fdb0_0 .net "pc_value", 31 0, v0x15b74d880_0;  alias, 1 drivers
v0x15b74ff80_0 .net "rd", 3 0, L_0x15b7509c0;  1 drivers
v0x15b750010_0 .net "reg_write", 0 0, v0x15b74c3a0_0;  1 drivers
v0x15b7500a0_0 .net "rs1", 3 0, L_0x15b750ae0;  1 drivers
v0x15b750170_0 .net "rs1_data", 31 0, L_0x15b750ef0;  1 drivers
v0x15b750240_0 .net "rs2", 3 0, L_0x15b750b80;  1 drivers
v0x15b750310_0 .net "rs2_data", 31 0, L_0x15b7511e0;  1 drivers
v0x15b7503a0_0 .net "rst", 0 0, v0x15b750850_0;  1 drivers
v0x15b750470_0 .var "write_back_data", 31 0;
v0x15b750500_0 .net "writeback_sel", 1 0, v0x15b74c440_0;  1 drivers
E_0x15b74a350 .event anyedge, v0x15b74c440_0, v0x15b74bc90_0, v0x15b74fab0_0, v0x15b74fa10_0;
L_0x15b751ba0 .part L_0x15b750c20, 15, 1;
LS_0x15b751c40_0_0 .concat [ 1 1 1 1], L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0;
LS_0x15b751c40_0_4 .concat [ 1 1 1 1], L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0;
LS_0x15b751c40_0_8 .concat [ 1 1 1 1], L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0;
LS_0x15b751c40_0_12 .concat [ 1 1 1 1], L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0, L_0x15b751ba0;
L_0x15b751c40 .concat [ 4 4 4 4], LS_0x15b751c40_0_0, LS_0x15b751c40_0_4, LS_0x15b751c40_0_8, LS_0x15b751c40_0_12;
L_0x15b751e30 .concat [ 16 16 0 0], L_0x15b750c20, L_0x15b751c40;
L_0x15b752130 .concat [ 16 16 0 0], L_0x15b750c20, L_0x160078130;
L_0x15b752210 .part L_0x15b750ef0, 0, 16;
L_0x15b7522e0 .concat [ 16 16 0 0], L_0x15b752210, L_0x15b750c20;
L_0x15b7523e0 .functor MUXZ 32, L_0x15b7511e0, L_0x15b751e30, v0x15b74c250_0, C4<>;
S_0x15b74a3b0 .scope module, "alu_i" "alu" 4 75, 5 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x15b74a670_0 .net/s *"_ivl_16", 15 0, L_0x15b752c60;  1 drivers
v0x15b74a730_0 .net/s *"_ivl_18", 15 0, L_0x15b752d90;  1 drivers
v0x15b74a7e0_0 .net/s *"_ivl_22", 15 0, L_0x15b752fb0;  1 drivers
v0x15b74a8a0_0 .net/s *"_ivl_24", 15 0, L_0x15b753050;  1 drivers
v0x15b74a950_0 .net/s *"_ivl_28", 15 0, L_0x15b753280;  1 drivers
v0x15b74aa40_0 .net/s *"_ivl_30", 15 0, L_0x15b7533e0;  1 drivers
v0x15b74aaf0_0 .net/s *"_ivl_34", 15 0, L_0x15b753630;  1 drivers
v0x15b74aba0_0 .net/s *"_ivl_36", 15 0, L_0x15b7536d0;  1 drivers
v0x15b74ac50_0 .net/s *"_ivl_40", 31 0, L_0x15b7538b0;  1 drivers
v0x15b74ad60_0 .net/s *"_ivl_42", 31 0, L_0x15b753770;  1 drivers
v0x15b74ae10_0 .net/s *"_ivl_44", 31 0, L_0x15b753a40;  1 drivers
v0x15b74aec0_0 .net/s *"_ivl_46", 31 0, L_0x15b753c40;  1 drivers
v0x15b74af70_0 .net/s *"_ivl_48", 31 0, L_0x15b753ce0;  1 drivers
v0x15b74b020_0 .net/s *"_ivl_50", 31 0, L_0x15b753e50;  1 drivers
v0x15b74b0d0_0 .net "a", 31 0, L_0x15b750ef0;  alias, 1 drivers
v0x15b74b180_0 .net/s "a_lane0", 7 0, L_0x15b7525c0;  1 drivers
v0x15b74b230_0 .net/s "a_lane1", 7 0, L_0x15b752660;  1 drivers
v0x15b74b3c0_0 .net/s "a_lane2", 7 0, L_0x15b752700;  1 drivers
v0x15b74b450_0 .net/s "a_lane3", 7 0, L_0x15b7528a0;  1 drivers
v0x15b74b500_0 .net "b", 31 0, L_0x15b7523e0;  alias, 1 drivers
v0x15b74b5b0_0 .net/s "b_lane0", 7 0, L_0x15b752940;  1 drivers
v0x15b74b660_0 .net/s "b_lane1", 7 0, L_0x15b7529e0;  1 drivers
v0x15b74b710_0 .net/s "b_lane2", 7 0, L_0x15b752b00;  1 drivers
v0x15b74b7c0_0 .net/s "b_lane3", 7 0, L_0x15b752ba0;  1 drivers
v0x15b74b870_0 .net/s "mac4_result", 31 0, L_0x15b753ef0;  1 drivers
v0x15b74b920_0 .net "opcode", 3 0, v0x15b74c180_0;  alias, 1 drivers
v0x15b74b9d0_0 .net/s "prod0", 15 0, L_0x15b752e30;  1 drivers
v0x15b74ba80_0 .net/s "prod1", 15 0, L_0x15b7531a0;  1 drivers
v0x15b74bb30_0 .net/s "prod2", 15 0, L_0x15b753480;  1 drivers
v0x15b74bbe0_0 .net/s "prod3", 15 0, L_0x15b753810;  1 drivers
v0x15b74bc90_0 .var "result", 31 0;
E_0x15b74a600 .event anyedge, v0x15b74b920_0, v0x15b74b0d0_0, v0x15b74b500_0, v0x15b74b870_0;
L_0x15b7525c0 .part L_0x15b750ef0, 0, 8;
L_0x15b752660 .part L_0x15b750ef0, 8, 8;
L_0x15b752700 .part L_0x15b750ef0, 16, 8;
L_0x15b7528a0 .part L_0x15b750ef0, 24, 8;
L_0x15b752940 .part L_0x15b7523e0, 0, 8;
L_0x15b7529e0 .part L_0x15b7523e0, 8, 8;
L_0x15b752b00 .part L_0x15b7523e0, 16, 8;
L_0x15b752ba0 .part L_0x15b7523e0, 24, 8;
L_0x15b752c60 .extend/s 16, L_0x15b7525c0;
L_0x15b752d90 .extend/s 16, L_0x15b752940;
L_0x15b752e30 .arith/mult 16, L_0x15b752c60, L_0x15b752d90;
L_0x15b752fb0 .extend/s 16, L_0x15b752660;
L_0x15b753050 .extend/s 16, L_0x15b7529e0;
L_0x15b7531a0 .arith/mult 16, L_0x15b752fb0, L_0x15b753050;
L_0x15b753280 .extend/s 16, L_0x15b752700;
L_0x15b7533e0 .extend/s 16, L_0x15b752b00;
L_0x15b753480 .arith/mult 16, L_0x15b753280, L_0x15b7533e0;
L_0x15b753630 .extend/s 16, L_0x15b7528a0;
L_0x15b7536d0 .extend/s 16, L_0x15b752ba0;
L_0x15b753810 .arith/mult 16, L_0x15b753630, L_0x15b7536d0;
L_0x15b7538b0 .extend/s 32, L_0x15b752e30;
L_0x15b753770 .extend/s 32, L_0x15b7531a0;
L_0x15b753a40 .arith/sum 32, L_0x15b7538b0, L_0x15b753770;
L_0x15b753c40 .extend/s 32, L_0x15b753480;
L_0x15b753ce0 .arith/sum 32, L_0x15b753a40, L_0x15b753c40;
L_0x15b753e50 .extend/s 32, L_0x15b753810;
L_0x15b753ef0 .arith/sum 32, L_0x15b753ce0, L_0x15b753e50;
S_0x15b74bda0 .scope module, "ctrl_i" "control_unit" 4 48, 6 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src_imm";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 2 "writeback_sel";
P_0x15b74bf10 .param/l "WB_ALU" 1 6 8, C4<00>;
P_0x15b74bf50 .param/l "WB_IMM_HIGH" 1 6 10, C4<10>;
P_0x15b74bf90 .param/l "WB_IMM_LOW" 1 6 9, C4<01>;
v0x15b74c180_0 .var "alu_op", 3 0;
v0x15b74c250_0 .var "alu_src_imm", 0 0;
v0x15b74c2e0_0 .net "opcode", 3 0, L_0x15b750920;  alias, 1 drivers
v0x15b74c3a0_0 .var "reg_write", 0 0;
v0x15b74c440_0 .var "writeback_sel", 1 0;
E_0x15b74c140 .event anyedge, v0x15b74c2e0_0;
S_0x15b74c5b0 .scope module, "decoder_i" "decoder" 4 39, 7 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2";
    .port_info 5 /OUTPUT 16 "imm16";
v0x15b74c800_0 .net "imm16", 15 0, L_0x15b750c20;  alias, 1 drivers
v0x15b74c8b0_0 .net "instruction", 31 0, v0x15b74d390_0;  alias, 1 drivers
v0x15b74c960_0 .net "opcode", 3 0, L_0x15b750920;  alias, 1 drivers
v0x15b74ca30_0 .net "rd", 3 0, L_0x15b7509c0;  alias, 1 drivers
v0x15b74cad0_0 .net "rs1", 3 0, L_0x15b750ae0;  alias, 1 drivers
v0x15b74cbc0_0 .net "rs2", 3 0, L_0x15b750b80;  alias, 1 drivers
L_0x15b750920 .part v0x15b74d390_0, 28, 4;
L_0x15b7509c0 .part v0x15b74d390_0, 24, 4;
L_0x15b750ae0 .part v0x15b74d390_0, 20, 4;
L_0x15b750b80 .part v0x15b74d390_0, 16, 4;
L_0x15b750c20 .part v0x15b74d390_0, 0, 16;
S_0x15b74cd00 .scope module, "imem_i" "instruction_memory" 4 34, 8 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x15b74cec0 .param/l "OP_ADD" 1 8 5, C4<0000>;
P_0x15b74cf00 .param/l "OP_AND" 1 8 7, C4<0010>;
P_0x15b74cf40 .param/l "OP_LOADHI" 1 8 11, C4<0110>;
P_0x15b74cf80 .param/l "OP_LOADI" 1 8 10, C4<0101>;
P_0x15b74cfc0 .param/l "OP_MAC4" 1 8 12, C4<1000>;
P_0x15b74d000 .param/l "OP_OR" 1 8 8, C4<0011>;
P_0x15b74d040 .param/l "OP_SUB" 1 8 6, C4<0001>;
P_0x15b74d080 .param/l "OP_XOR" 1 8 9, C4<0100>;
v0x15b74d390_0 .var "instruction", 31 0;
v0x15b74d460_0 .net "pc", 31 0, v0x15b74d880_0;  alias, 1 drivers
E_0x15b74d330 .event anyedge, v0x15b74d460_0;
S_0x15b74d530 .scope module, "pc_i" "pc" 4 28, 9 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_out";
v0x15b74d7d0_0 .net "clk", 0 0, v0x15b750590_0;  alias, 1 drivers
v0x15b74d880_0 .var "pc_out", 31 0;
v0x15b74d940_0 .net "rst", 0 0, v0x15b750850_0;  alias, 1 drivers
E_0x15b74d780 .event posedge, v0x15b74d7d0_0;
S_0x15b74da30 .scope module, "regfile_i" "regfile" 4 56, 10 1 0, S_0x15b74a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
    .port_info 9 /OUTPUT 1 "parity_error";
L_0x15b750ef0 .functor BUFZ 32, L_0x15b750cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b7511e0 .functor BUFZ 32, L_0x15b750fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b7515e0 .functor XOR 1, L_0x15b7512d0, L_0x15b7514c0, C4<0>, C4<0>;
L_0x15b751980 .functor XOR 1, L_0x15b7516f0, L_0x15b7518e0, C4<0>, C4<0>;
L_0x15b751ab0 .functor OR 1, L_0x15b7515e0, L_0x15b751980, C4<0>, C4<0>;
v0x15b74dd30_0 .net *"_ivl_0", 31 0, L_0x15b750cf0;  1 drivers
v0x15b74ddf0_0 .net *"_ivl_10", 5 0, L_0x15b751060;  1 drivers
L_0x160078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b74de90_0 .net *"_ivl_13", 1 0, L_0x160078058;  1 drivers
v0x15b74df40_0 .net *"_ivl_16", 0 0, L_0x15b7512d0;  1 drivers
v0x15b74dff0_0 .net *"_ivl_18", 5 0, L_0x15b7513a0;  1 drivers
v0x15b74e0e0_0 .net *"_ivl_2", 5 0, L_0x15b750d90;  1 drivers
L_0x1600780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b74e190_0 .net *"_ivl_21", 1 0, L_0x1600780a0;  1 drivers
v0x15b74e240_0 .net *"_ivl_23", 0 0, L_0x15b7514c0;  1 drivers
v0x15b74e2e0_0 .net *"_ivl_26", 0 0, L_0x15b7516f0;  1 drivers
v0x15b74e3f0_0 .net *"_ivl_28", 5 0, L_0x15b751790;  1 drivers
L_0x1600780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b74e4a0_0 .net *"_ivl_31", 1 0, L_0x1600780e8;  1 drivers
v0x15b74e550_0 .net *"_ivl_33", 0 0, L_0x15b7518e0;  1 drivers
L_0x160078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b74e5f0_0 .net *"_ivl_5", 1 0, L_0x160078010;  1 drivers
v0x15b74e6a0_0 .net *"_ivl_8", 31 0, L_0x15b750fa0;  1 drivers
v0x15b74e750_0 .net "clk", 0 0, v0x15b750590_0;  alias, 1 drivers
v0x15b74e800_0 .var/i "i", 31 0;
v0x15b74e890 .array "parity_bits", 15 0, 0 0;
v0x15b74ea20_0 .net "parity_error", 0 0, L_0x15b751ab0;  alias, 1 drivers
v0x15b74eab0_0 .net "rd", 3 0, L_0x15b7509c0;  alias, 1 drivers
v0x15b74eb60_0 .net "rd1", 31 0, L_0x15b750ef0;  alias, 1 drivers
v0x15b74ebf0_0 .net "rd2", 31 0, L_0x15b7511e0;  alias, 1 drivers
v0x15b74ec80 .array "regs", 15 0, 31 0;
v0x15b74ed10_0 .net "rs1", 3 0, L_0x15b750ae0;  alias, 1 drivers
v0x15b74eda0_0 .net "rs1_parity_mismatch", 0 0, L_0x15b7515e0;  1 drivers
v0x15b74ee30_0 .net "rs2", 3 0, L_0x15b750b80;  alias, 1 drivers
v0x15b74eee0_0 .net "rs2_parity_mismatch", 0 0, L_0x15b751980;  1 drivers
v0x15b74ef70_0 .net "rst", 0 0, v0x15b750850_0;  alias, 1 drivers
v0x15b74f020_0 .net "wd", 31 0, v0x15b750470_0;  1 drivers
v0x15b74f0b0_0 .net "we", 0 0, v0x15b74c3a0_0;  alias, 1 drivers
L_0x15b750cf0 .array/port v0x15b74ec80, L_0x15b750d90;
L_0x15b750d90 .concat [ 4 2 0 0], L_0x15b750ae0, L_0x160078010;
L_0x15b750fa0 .array/port v0x15b74ec80, L_0x15b751060;
L_0x15b751060 .concat [ 4 2 0 0], L_0x15b750b80, L_0x160078058;
L_0x15b7512d0 .array/port v0x15b74e890, L_0x15b7513a0;
L_0x15b7513a0 .concat [ 4 2 0 0], L_0x15b750ae0, L_0x1600780a0;
L_0x15b7514c0 .reduce/xor L_0x15b750ef0;
L_0x15b7516f0 .array/port v0x15b74e890, L_0x15b751790;
L_0x15b751790 .concat [ 4 2 0 0], L_0x15b750b80, L_0x1600780e8;
L_0x15b7518e0 .reduce/xor L_0x15b7511e0;
    .scope S_0x15b74d530;
T_1 ;
    %wait E_0x15b74d780;
    %load/vec4 v0x15b74d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b74d880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15b74d880_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x15b74d880_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15b74cd00;
T_2 ;
    %wait E_0x15b74d330;
    %load/vec4 v0x15b74d460_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1358955009, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1628439555, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1375733253, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1646266375, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 2198994944, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 70254592, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1158807552, 0, 32;
    %store/vec4 v0x15b74d390_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15b74bda0;
T_3 ;
    %wait E_0x15b74c140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b74c250_0, 0, 1;
    %load/vec4 v0x15b74c2e0_0;
    %store/vec4 v0x15b74c180_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %load/vec4 v0x15b74c2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b74c3a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15b74c440_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15b74da30;
T_4 ;
    %wait E_0x15b74d780;
    %load/vec4 v0x15b74ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b74e800_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x15b74e800_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15b74e800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b74ec80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x15b74e800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b74e890, 0, 4;
    %load/vec4 v0x15b74e800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b74e800_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15b74f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x15b74f020_0;
    %load/vec4 v0x15b74eab0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b74ec80, 0, 4;
    %load/vec4 v0x15b74f020_0;
    %xor/r;
    %load/vec4 v0x15b74eab0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b74e890, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b74a3b0;
T_5 ;
    %wait E_0x15b74a600;
    %load/vec4 v0x15b74b920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x15b74b0d0_0;
    %load/vec4 v0x15b74b500_0;
    %add;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x15b74b0d0_0;
    %load/vec4 v0x15b74b500_0;
    %sub;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x15b74b0d0_0;
    %load/vec4 v0x15b74b500_0;
    %and;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x15b74b0d0_0;
    %load/vec4 v0x15b74b500_0;
    %or;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x15b74b0d0_0;
    %load/vec4 v0x15b74b500_0;
    %xor;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x15b74b870_0;
    %store/vec4 v0x15b74bc90_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15b74a120;
T_6 ;
    %wait E_0x15b74a350;
    %load/vec4 v0x15b750500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0x15b74f680_0;
    %store/vec4 v0x15b750470_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x15b74f680_0;
    %store/vec4 v0x15b750470_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x15b74fab0_0;
    %store/vec4 v0x15b750470_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x15b74fa10_0;
    %store/vec4 v0x15b750470_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15b731450;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b750590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b750850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b750630_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x15b731450;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x15b750590_0;
    %inv;
    %store/vec4 v0x15b750590_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15b731450;
T_9 ;
    %vpi_call/w 3 22 "$display", "Starting tinyml_risc_cpu simulation" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b750850_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x15b731450;
T_10 ;
    %wait E_0x15b74d780;
    %load/vec4 v0x15b750850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b750630_0, 0;
    %vpi_call/w 3 46 "$display", "[RESET] PC=%0d", v0x15b7507c0_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15b750630_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b750630_0, 0;
    %vpi_call/w 3 49 "$display", "---- Cycle %0d ----", v0x15b750630_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "PC=%0d (0x%08h) INSTR=0x%08h OPCODE=0x%1h", v0x15b7507c0_0, v0x15b7507c0_0, v0x15b74fb60_0, v0x15b74fc40_0 {0 0 0};
    %load/vec4 v0x15b74f680_0;
    %vpi_call/w 3 51 "$display", "ALU=%0d (0x%08h) PARITY_ERR=%b", S<0,vec4,s32>, v0x15b74f680_0, v0x15b7506d0_0 {1 0 0};
    %alloc S_0x15b73add0;
    %fork TD_cpu_tb.display_registers, S_0x15b73add0;
    %join;
    %free S_0x15b73add0;
    %load/vec4 v0x15b74fc40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x15b74f680_0;
    %vpi_call/w 3 55 "$display", "   -> MAC4 executing: result=%0d (0x%08h)", S<0,vec4,s32>, v0x15b74f680_0 {1 0 0};
T_10.2 ;
    %load/vec4 v0x15b7507c0_0;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.4, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15b74ec80, 4;
    %vpi_call/w 3 59 "$display", "Program complete. Final MAC4 result stored in R3=%0d (0x%08h)", S<0,vec4,s32>, &A<v0x15b74ec80, 3> {1 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15b731450;
T_11 ;
    %delay 500000, 0;
    %vpi_call/w 3 67 "$display", "Timeout - terminating simulation" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tinyml_risc_cpu/tb/cpu_tb.v";
    "tinyml_risc_cpu/rtl/cpu_top.v";
    "tinyml_risc_cpu/rtl/alu.v";
    "tinyml_risc_cpu/rtl/control_unit.v";
    "tinyml_risc_cpu/rtl/decoder.v";
    "tinyml_risc_cpu/rtl/instruction_memory.v";
    "tinyml_risc_cpu/rtl/pc.v";
    "tinyml_risc_cpu/rtl/regfile.v";
