Source Block: hdl/library/common/ad_gt_channel_1.v@175:185@HdlIdDef
  input   [ 7:0]  up_drp_lanesel;
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;

Diff Content:
- 180   reg     [ 3:0]  rx_user_ready = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_gt_channel_1.v@176:186
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;

