-- VHDL Entity Splitter_test.leftRightSplitter_tester.interface
--
-- Created:
--          by - maxim.UNKNOWN (DESKTOP-ADLE19A)
--          at - 16:21:38 16/05/2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY leftRightSplitter_tester IS
    GENERIC( 
        clockFrequency : real := +66E6
    );
    PORT( 
        CLK_I  : OUT    std_uLogic;
        Data_I : OUT    std_uLogic;
        LR_I   : OUT    std_uLogic;
        clock  : OUT    std_ulogic;
        reset  : OUT    std_ulogic
    );

-- Declarations

END leftRightSplitter_tester ;

