# compile vhdl design source files
vhdl xil_defaultlib  "../../../../tdd_testing.srcs/sim_1/new/tb_orx_test_bd_wrapper.vhd"

# Do not sort compile order
nosort
