#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 28 15:47:21 2025
# Process ID: 848337
# Current directory: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1
# Command line: vivado -log top_block_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_wrapper.tcl
# Log file: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.vds
# Journal file: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/vivado.jou
# Running On: claudio-z790prors, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 24, Host memory: 67179 MB
#-----------------------------------------------------------
source top_block_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Timing 38-316}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/init_i2c_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/INIT_I2C_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_TRG_EN_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_receiver_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/data_sender_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/SAMPA_PON_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/start_i2c_write_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'event_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/ip_repo/delay_adjust_init_1_0'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-5107] Inferred bus interface 'event_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_vio' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gmii_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gmii_tx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'independent_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'gmii_rx_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'gmii_rx_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'gmii_tx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'independent_clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'i2c_i'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_data_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_ref_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_tx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'eth_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'eth_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'eth_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'eth_ref_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'eth_ref_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'eth_rx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'eth_tx_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.pol3')),spirit:decode(id('MODELPARAM_VALUE.pol2')),spirit:decode(id('MODELPARAM_VALUE.pol1')),spirit:decode(id('MODELPARAM_VALUE.pol0'))}" into user parameter "pol".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{"00","01","01","10"}" into user parameter "IODELAY_GROUP_BUS".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-234] Refreshing IP repositories
add_files: Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2556.949 ; gain = 784.383 ; free physical = 25946 ; free virtual = 48256
Command: synth_design -top top_block_wrapper -part xcau15p-sbvb484-1-i -gated_clock_conversion auto
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 849183
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:117]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:120]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:123]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:126]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:121]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:124]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:127]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:117]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:120]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:123]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:126]
INFO: [Synth 8-11241] undeclared symbol 'i2c_wr', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:177]
INFO: [Synth 8-11241] undeclared symbol 'i2c_rd', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:178]
INFO: [Synth 8-11241] undeclared symbol 'i2c_waddr', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:179]
INFO: [Synth 8-11241] undeclared symbol 'i2c_raddr', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:180]
INFO: [Synth 8-11241] undeclared symbol 'i2c_wdata', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:181]
WARNING: [Synth 8-8895] 'i2c_wr' is already implicitly declared on line 177 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:275]
WARNING: [Synth 8-8895] 'i2c_rd' is already implicitly declared on line 178 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:276]
WARNING: [Synth 8-8895] 'i2c_waddr' is already implicitly declared on line 179 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:282]
WARNING: [Synth 8-8895] 'i2c_wdata' is already implicitly declared on line 181 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:283]
WARNING: [Synth 8-8895] 'i2c_raddr' is already implicitly declared on line 180 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:284]
INFO: [Synth 8-11241] undeclared symbol 'i2c_rdata_o', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:289]
INFO: [Synth 8-11241] undeclared symbol 'i2c_done', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:300]
WARNING: [Synth 8-11065] parameter 'STATE_R_RESET_TX_FIFO0' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:214]
WARNING: [Synth 8-11065] parameter 'STATE_R_RESET_TX_FIFO1' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:215]
WARNING: [Synth 8-11065] parameter 'STATE_R_WRITE_FIFO0' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:216]
WARNING: [Synth 8-11065] parameter 'STATE_R_WRITE_FIFO1' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:217]
WARNING: [Synth 8-11065] parameter 'STATE_R_WRITE_FIFO2' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:218]
WARNING: [Synth 8-11065] parameter 'STATE_R_WRITE_FIFO3' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:219]
WARNING: [Synth 8-11065] parameter 'STATE_R_SEND' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:220]
WARNING: [Synth 8-11065] parameter 'STATE_R_READ_STATUS' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:221]
WARNING: [Synth 8-11065] parameter 'STATE_R_READ_FIFO0' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:222]
WARNING: [Synth 8-11065] parameter 'STATE_R_WRITE_BRAM' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:223]
WARNING: [Synth 8-11065] parameter 'STATE_R_END' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:224]
WARNING: [Synth 8-11065] parameter 'STATE_W_RESET_TX_FIFO0' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:227]
WARNING: [Synth 8-11065] parameter 'STATE_W_RESET_TX_FIFO1' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:228]
WARNING: [Synth 8-11065] parameter 'STATE_W_WRITE_FIFO0' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:229]
WARNING: [Synth 8-11065] parameter 'STATE_W_WRITE_FIFO1' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:230]
WARNING: [Synth 8-11065] parameter 'STATE_W_READ_BRAM' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:231]
WARNING: [Synth 8-11065] parameter 'STATE_W_WRITE_FIFO2' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:232]
WARNING: [Synth 8-11065] parameter 'STATE_W_WRITE_FIFO3' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:233]
WARNING: [Synth 8-11065] parameter 'STATE_W_SEND' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:234]
WARNING: [Synth 8-11065] parameter 'STATE_W_END' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:235]
WARNING: [Synth 8-11065] parameter 'STATE_INIT' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:238]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:239]
WARNING: [Synth 8-11065] parameter 'STATE_WAIT_NEXT' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:240]
WARNING: [Synth 8-11065] parameter 'STATE_READ' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:241]
WARNING: [Synth 8-11065] parameter 'STATE_WRITE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:242]
WARNING: [Synth 8-11065] parameter 'STATE_READ_DONE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:243]
WARNING: [Synth 8-11065] parameter 'STATE_WRITE_DONE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:244]
WARNING: [Synth 8-11065] parameter 'STATE_CLEAR' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:245]
WARNING: [Synth 8-11065] parameter 'WCNT_MAX' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:247]
WARNING: [Synth 8-11065] parameter 'RCNT_MAX' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:248]
WARNING: [Synth 8-11065] parameter 'SCNT_MAX' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:249]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:207]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'SAMPA_REGREAD_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'SAMPA_REGREAD_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:121]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'SAMPA_REGREAD_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:124]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'SAMPA_REGREAD_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:127]
INFO: [Synth 8-11241] undeclared symbol 'txn', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v:70]
WARNING: [Synth 8-8895] 'txn' is already implicitly declared on line 70 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'clk125MHz', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
INFO: [Synth 8-11241] undeclared symbol 'o_reset_pulse', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:44]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:60]
WARNING: [Synth 8-11065] parameter 'STATE_REG' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:61]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_WRITE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:62]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:63]
WARNING: [Synth 8-11065] parameter 'STATE_SAMPA_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'native_to_axi_lite_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v:117]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'native_to_axi_lite_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v:120]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'native_to_axi_lite_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v:123]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'native_to_axi_lite_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v:126]
INFO: [Synth 8-11241] undeclared symbol 'txn', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v:70]
WARNING: [Synth 8-8895] 'txn' is already implicitly declared on line 70 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v:99]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:71]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:217]
INFO: [Synth 8-11241] undeclared symbol 'data_out', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:99]
INFO: [Synth 8-11241] undeclared symbol 'raw_data_out', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:128]
WARNING: [Synth 8-6901] identifier 'PATTERN_WIDTH' is used before its declaration [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:81]
WARNING: [Synth 8-6901] identifier 'TAPS' is used before its declaration [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:83]
WARNING: [Synth 8-6901] identifier 'TAPS' is used before its declaration [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:84]
WARNING: [Synth 8-11065] parameter 'TAPS' becomes localparam in 'idelay_impl_v2_normal' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:254]
WARNING: [Synth 8-11065] parameter 'PATTERN_WIDTH' becomes localparam in 'idelay_impl_v2_normal' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:255]
WARNING: [Synth 8-6901] identifier 'done' is used before its declaration [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:49]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:208]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'SAMPA_PON_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:119]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'SAMPA_PON_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:122]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'SAMPA_PON_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:125]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'SAMPA_PON_v1_0_M00_AXI' with formal parameter declaration list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:128]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:4]
INFO: [Synth 8-11241] undeclared symbol 'txn', assumed default net type 'wire' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:85]
WARNING: [Synth 8-8895] 'txn' is already implicitly declared on line 85 [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:114]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c420/hdl/vio_v3_0_syn_rfs.v:1365]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.457 ; gain = 152.508 ; free physical = 25231 ; free virtual = 47536
Synthesis current peak Physical Memory [PSS] (MB): peak = 2129.854; parent = 1925.192; children = 204.661
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3709.398; parent = 2733.273; children = 976.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_wrapper' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/hdl/top_block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_block' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:4439]
INFO: [Synth 8-6157] synthesizing module 'Const_wrapper_imp_OSYF0A' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'HRSTB_wrapper_imp_GWJ9FB' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:320]
INFO: [Synth 8-6157] synthesizing module 'top_block_OBUFDS_TRG_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_TRG_0_1/synth/top_block_OBUFDS_TRG_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS_TRG' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS_TRG' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_OBUFDS_TRG_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_TRG_0_1/synth/top_block_OBUFDS_TRG_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_1_3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_3/synth/top_block_util_vector_logic_1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_1_3' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_3/synth/top_block_util_vector_logic_1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconcat_2_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_2_1/synth/top_block_xlconcat_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconcat_2_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_2_1/synth/top_block_xlconcat_2_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'HRSTB_wrapper_imp_GWJ9FB' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:320]
INFO: [Synth 8-6157] synthesizing module 'top_block_OBUFDS_CONST_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CONST_0_0/synth/top_block_OBUFDS_CONST_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS_CONST' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS_CONST' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_OBUFDS_CONST_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CONST_0_0/synth/top_block_OBUFDS_CONST_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_OBUFDS_CONST_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CONST_0_1/synth/top_block_OBUFDS_CONST_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_OBUFDS_CONST_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CONST_0_1/synth/top_block_OBUFDS_CONST_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_1_4' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_4/synth/top_block_xlconstant_1_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_1_4' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_4/synth/top_block_xlconstant_1_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Const_wrapper_imp_OSYF0A' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Slicer_imp_IQC7PQ' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:279]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlslice_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_1/synth/top_block_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlslice_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_1/synth/top_block_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlslice_0_2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_2/synth/top_block_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlslice_0_2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_2/synth/top_block_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlslice_0_3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_3/synth/top_block_xlslice_0_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlslice_0_3' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_0_3/synth/top_block_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlslice_1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_1_0/synth/top_block_xlslice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlslice_1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlslice_1_0/synth/top_block_xlslice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Slicer_imp_IQC7PQ' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:279]
INFO: [Synth 8-6157] synthesizing module 'top_block_GPIO_rx_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_GPIO_rx_0_0/synth/top_block_GPIO_rx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GPIO_rx' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/GPIO_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_rx' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/GPIO_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_GPIO_rx_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_GPIO_rx_0_0/synth/top_block_GPIO_rx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_OBUFDS_CLKSOIN_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CLKSOIN_0_0/synth/top_block_OBUFDS_CLKSOIN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS_CLKSOIN' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS_CLKSOIN' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_OBUFDS_CLKSOIN_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_OBUFDS_CLKSOIN_0_0/synth/top_block_OBUFDS_CLKSOIN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_I2C_wrapper_imp_VOP84W' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:352]
INFO: [Synth 8-6157] synthesizing module 'top_block_I2C_Controller_v1_0_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/synth/top_block_I2C_Controller_v1_0_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0_M00_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:5]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0_M00_AXI' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:5]
WARNING: [Synth 8-689] width (39) of port connection 'regacc_addr' does not match port width (32) of module 'I2C_Controller_v1_0_M00_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:131]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0_M01_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0_M01_AXI' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:334]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_block_I2C_Controller_v1_0_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/synth/top_block_I2C_Controller_v1_0_0_1.v:53]
WARNING: [Synth 8-7071] port 'i2c_busy' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm01_axi_error' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm01_axi_txn_done' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm01_axi_awprot' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7071] port 'm01_axi_arprot' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
WARNING: [Synth 8-7023] instance 'I2C_Controller_v1_0_0' of module 'top_block_I2C_Controller_v1_0_0_1' has 51 connections declared, but only 44 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:550]
INFO: [Synth 8-638] synthesizing module 'top_block_axi_iic_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/synth/top_block_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 1000000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 1 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 40000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 0 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DISABLE_SETUP_VIOLATION_CHECK bound to: 0 - type: integer 
	Parameter C_STATIC_TIMING_REG_WIDTH bound to: 0 - type: integer 
	Parameter C_TIMING_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:6832' bound to instance 'U0' of component 'axi_iic' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/synth/top_block_axi_iic_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'filter' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_3_upcnt_n' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_3_upcnt_n' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_3_upcnt_n__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_3_upcnt_n__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_3_SRL_FIFO' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_3_SRL_FIFO' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_3_SRL_FIFO__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_3_SRL_FIFO__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-256] done synthesizing module 'top_block_axi_iic_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/synth/top_block_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-7071] port 'iic2intc_irpt' of module 'top_block_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:595]
WARNING: [Synth 8-7071] port 'gpo' of module 'top_block_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:595]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'top_block_axi_iic_0_0' has 27 connections declared, but only 25 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:595]
INFO: [Synth 8-6157] synthesizing module 'top_block_init_i2c_v1_0_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_init_i2c_v1_0_0_0/synth/top_block_init_i2c_v1_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'init_i2c_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_REGREAD_v1_0_M00_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_REGREAD_v1_0_M00_AXI' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'init_i2c_v1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_block_init_i2c_v1_0_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_init_i2c_v1_0_0_0/synth/top_block_init_i2c_v1_0_0_0.v:53]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_init_i2c_v1_0_0_0' is unconnected for instance 'init_i2c_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:621]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_init_i2c_v1_0_0_0' is unconnected for instance 'init_i2c_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:621]
WARNING: [Synth 8-7023] instance 'init_i2c_v1_0_0' of module 'top_block_init_i2c_v1_0_0_0' has 26 connections declared, but only 24 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:621]
INFO: [Synth 8-6157] synthesizing module 'top_block_iobuf_vhdl_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_iobuf_vhdl_0_0/synth/top_block_iobuf_vhdl_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'iobuf_vhdl' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd:44]
INFO: [Synth 8-113] binding component instance 'scl_inst' to cell 'IOBUF' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'iobuf_vhdl' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd:44]
INFO: [Synth 8-6155] done synthesizing module 'top_block_iobuf_vhdl_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_iobuf_vhdl_0_0/synth/top_block_iobuf_vhdl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_iobuf_vhdl_1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_iobuf_vhdl_1_0/synth/top_block_iobuf_vhdl_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_iobuf_vhdl_1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_iobuf_vhdl_1_0/synth/top_block_iobuf_vhdl_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_I2C_wrapper_imp_VOP84W' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:352]
INFO: [Synth 8-6157] synthesizing module 'top_block_SAMPA_PON_v1_0_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_SAMPA_PON_v1_0_0_0/synth/top_block_SAMPA_PON_v1_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_PON_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_PON_v1_0_M00_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_PON_v1_0_M00_AXI' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_PON_v1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_SAMPA_PON_v1_0_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_SAMPA_PON_v1_0_0_0/synth/top_block_SAMPA_PON_v1_0_0_0.v:53]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_SAMPA_PON_v1_0_0_0' is unconnected for instance 'SAMPA_PON_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:4874]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_SAMPA_PON_v1_0_0_0' is unconnected for instance 'SAMPA_PON_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:4874]
WARNING: [Synth 8-7023] instance 'SAMPA_PON_v1_0_0' of module 'top_block_SAMPA_PON_v1_0_0_0' has 37 connections declared, but only 35 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:4874]
INFO: [Synth 8-6157] synthesizing module 'SO_receiver_imp_J5HCEK' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:658]
INFO: [Synth 8-6157] synthesizing module 'top_block_delay_adjust_init_v1_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_delay_adjust_init_v1_0_0/synth/top_block_delay_adjust_init_v1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'delay_adjust_init_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'delay_adjust_init_v1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_block_delay_adjust_init_v1_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_delay_adjust_init_v1_0_0/synth/top_block_delay_adjust_init_v1_0_0.v:53]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_delay_adjust_init_v1_0_0' is unconnected for instance 'delay_adjust_init_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:826]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_delay_adjust_init_v1_0_0' is unconnected for instance 'delay_adjust_init_v1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:826]
WARNING: [Synth 8-7023] instance 'delay_adjust_init_v1_0' of module 'top_block_delay_adjust_init_v1_0_0' has 25 connections declared, but only 23 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:826]
INFO: [Synth 8-6157] synthesizing module 'top_block_idelay_top_v2_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_idelay_top_v2_0_0/synth/top_block_idelay_top_v2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'idelay_top_v2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2_normal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE3' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94424]
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE3' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94424]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2_normal' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2_normal__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2_normal__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:8]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE3__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94424]
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE3__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94424]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3__parameterized1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73531]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:8]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2_normal__parameterized1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2_normal__parameterized1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2_normal__parameterized2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2_normal__parameterized2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:9]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6157] synthesizing module 'idelay_impl_v2__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'idelay_impl_v2__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:8]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:173]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:173]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:174]
WARNING: [Synth 8-324] index 2 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:174]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:207]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:208]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:189]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:190]
WARNING: [Synth 8-7071] port 'delay_val' of module 'idelay_impl_v2_normal' is unconnected for instance 'u_idelay_impl_signal' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-7023] instance 'u_idelay_impl_signal' of module 'idelay_impl_v2_normal' has 11 connections declared, but only 10 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:173]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:173]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:174]
WARNING: [Synth 8-324] index 3 out of range [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:174]
INFO: [Synth 8-6157] synthesizing module 'idelay_controller_v2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v:10]
INFO: [Synth 8-226] default block is never used [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v:62]
INFO: [Synth 8-6155] done synthesizing module 'idelay_controller_v2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v:10]
WARNING: [Synth 8-7071] port 'clock_done' of module 'idelay_controller_v2' is unconnected for instance 'controller_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:230]
WARNING: [Synth 8-7023] instance 'controller_inst' of module 'idelay_controller_v2' has 10 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:230]
INFO: [Synth 8-6155] done synthesizing module 'idelay_top_v2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_block_idelay_top_v2_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_idelay_top_v2_0_0/synth/top_block_idelay_top_v2_0_0.v:53]
WARNING: [Synth 8-7071] port 'overall_state' of module 'top_block_idelay_top_v2_0_0' is unconnected for instance 'idelay_top_v2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
WARNING: [Synth 8-7071] port 'S_AXI_ARREADY' of module 'top_block_idelay_top_v2_0_0' is unconnected for instance 'idelay_top_v2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
WARNING: [Synth 8-7071] port 'S_AXI_RDATA' of module 'top_block_idelay_top_v2_0_0' is unconnected for instance 'idelay_top_v2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
WARNING: [Synth 8-7071] port 'S_AXI_RRESP' of module 'top_block_idelay_top_v2_0_0' is unconnected for instance 'idelay_top_v2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
WARNING: [Synth 8-7071] port 'S_AXI_RVALID' of module 'top_block_idelay_top_v2_0_0' is unconnected for instance 'idelay_top_v2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
WARNING: [Synth 8-7023] instance 'idelay_top_v2_0' of module 'top_block_idelay_top_v2_0_0' has 29 connections declared, but only 24 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:850]
INFO: [Synth 8-6155] done synthesizing module 'SO_receiver_imp_J5HCEK' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:658]
INFO: [Synth 8-6157] synthesizing module 'appUnit_imp_1BHH9Z2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:877]
INFO: [Synth 8-6157] synthesizing module 'FIFO_logic_imp_1EKWP1E' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:56]
INFO: [Synth 8-638] synthesizing module 'top_block_c_counter_binary_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_0/synth/top_block_c_counter_binary_0_0.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artixuplus - type: string 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_15' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/e1e1/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_15' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_0/synth/top_block_c_counter_binary_0_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'top_block_c_counter_binary_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_0/synth/top_block_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'top_block_c_counter_binary_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_1/synth/top_block_c_counter_binary_0_1.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artixuplus - type: string 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_15' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/e1e1/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_15' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_1/synth/top_block_c_counter_binary_0_1.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'top_block_c_counter_binary_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_c_counter_binary_0_1/synth/top_block_c_counter_binary_0_1.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_appunit_fifo_out_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_appunit_fifo_out_0_0/synth/top_block_cs_appunit_fifo_out_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_appunit_fifo_out' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_appunit_fifo_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cs_appunit_fifo_out' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_appunit_fifo_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_appunit_fifo_out_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_appunit_fifo_out_0_0/synth/top_block_cs_appunit_fifo_out_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_ccd_dflop_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_ccd_dflop_0_0/synth/top_block_cs_ccd_dflop_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_ccd_dflop' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_ccd_dflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cs_ccd_dflop' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_ccd_dflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_ccd_dflop_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_ccd_dflop_0_0/synth/top_block_cs_ccd_dflop_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_ccd_dflop_0_2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_ccd_dflop_0_2/synth/top_block_cs_ccd_dflop_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_ccd_dflop__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_ccd_dflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cs_ccd_dflop__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_ccd_dflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_ccd_dflop_0_2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_ccd_dflop_0_2/synth/top_block_cs_ccd_dflop_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_clk_sel_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_clk_sel_0_0/synth/top_block_cs_clk_sel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_clk_sel' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_clk_sel.v:29]
INFO: [Synth 8-6155] done synthesizing module 'cs_clk_sel' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_clk_sel.v:29]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_clk_sel_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_clk_sel_0_0/synth/top_block_cs_clk_sel_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'top_block_fifo_generator_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/synth/top_block_fifo_generator_0_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 376 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 376 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 125 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 320 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/synth/top_block_fifo_generator_0_0.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'top_block_fifo_generator_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/synth/top_block_fifo_generator_0_0.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'top_block_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:218]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'top_block_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:218]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'top_block_fifo_generator_0_0' has 11 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:218]
INFO: [Synth 8-638] synthesizing module 'top_block_fifo_generator_0_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/synth/top_block_fifo_generator_0_1.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 376 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 376 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 125 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 320 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/synth/top_block_fifo_generator_0_1.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'top_block_fifo_generator_0_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/synth/top_block_fifo_generator_0_1.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'top_block_fifo_generator_0_1' is unconnected for instance 'fifo_generator_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:228]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'top_block_fifo_generator_0_1' is unconnected for instance 'fifo_generator_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:228]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'top_block_fifo_generator_0_1' has 11 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:228]
INFO: [Synth 8-638] synthesizing module 'top_block_fifo_generator_1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/synth/top_block_fifo_generator_1_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 376 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 376 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 125 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 320 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/synth/top_block_fifo_generator_1_0.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'top_block_fifo_generator_1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/synth/top_block_fifo_generator_1_0.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'top_block_fifo_generator_1_0' is unconnected for instance 'fifo_generator_2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:238]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'top_block_fifo_generator_1_0' is unconnected for instance 'fifo_generator_2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:238]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'top_block_fifo_generator_1_0' has 11 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:238]
INFO: [Synth 8-638] synthesizing module 'top_block_fifo_generator_2_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/synth/top_block_fifo_generator_2_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 376 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 376 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 125 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 320 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/synth/top_block_fifo_generator_2_0.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'top_block_fifo_generator_2_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/synth/top_block_fifo_generator_2_0.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'top_block_fifo_generator_2_0' is unconnected for instance 'fifo_generator_3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:248]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'top_block_fifo_generator_2_0' is unconnected for instance 'fifo_generator_3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:248]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'top_block_fifo_generator_2_0' has 11 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:248]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_1_4' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_4/synth/top_block_util_vector_logic_1_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_1_4' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_4/synth/top_block_util_vector_logic_1_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconcat_1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_0/synth/top_block_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconcat_1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_0/synth/top_block_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconcat_1_3' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_3/synth/top_block_xlconcat_1_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconcat_1_3' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_3/synth/top_block_xlconcat_1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconcat_1_4' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_4_1/synth/top_block_xlconcat_1_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconcat_1_4' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_1_4_1/synth/top_block_xlconcat_1_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconcat_2_2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_2_2_1/synth/top_block_xlconcat_2_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconcat_2_2' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconcat_2_2_1/synth/top_block_xlconcat_2_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_logic_imp_1EKWP1E' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:56]
INFO: [Synth 8-6157] synthesizing module 'top_block_axis_data_fifo_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axis_data_fifo_0_0/synth/top_block_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_9_top' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_9_top' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'top_block_axis_data_fifo_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axis_data_fifo_0_0/synth/top_block_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_appunit_merge_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_appunit_merge_0_0/synth/top_block_cs_appunit_merge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_appunit_merge' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_appunit_merge.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cs_appunit_merge' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/cs_appunit_merge.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_appunit_merge_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_appunit_merge_0_0/synth/top_block_cs_appunit_merge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_cs_das_rx_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_das_rx_0_0/synth/top_block_cs_das_rx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cs_das_rx' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/imports/new/cs_das_rx.v:21]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cs_das_rx' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/imports/new/cs_das_rx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_das_rx_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_das_rx_0_0/synth/top_block_cs_das_rx_0_0.v:53]
WARNING: [Synth 8-7071] port 'sync_errors' of module 'top_block_cs_das_rx_0_0' is unconnected for instance 'cs_das_rx_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1064]
WARNING: [Synth 8-7071] port 'sync_regs_debug' of module 'top_block_cs_das_rx_0_0' is unconnected for instance 'cs_das_rx_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1064]
WARNING: [Synth 8-7023] instance 'cs_das_rx_0' of module 'top_block_cs_das_rx_0_0' has 11 connections declared, but only 9 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1064]
INFO: [Synth 8-6155] done synthesizing module 'cs_data_processor' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/imports/new/cs_data_processor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_cs_data_processor_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_data_processor_0_0/synth/top_block_cs_data_processor_0_0.v:53]
WARNING: [Synth 8-7071] port 'busy' of module 'top_block_cs_data_processor_0_0' is unconnected for instance 'cs_data_processor_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1074]
WARNING: [Synth 8-7023] instance 'cs_data_processor_0' of module 'top_block_cs_data_processor_0_0' has 14 connections declared, but only 13 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1074]
INFO: [Synth 8-226] default block is never used [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/new/cs_event_builder.v:119]
INFO: [Synth 8-6155] done synthesizing module 'cs_event_builder' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/new/cs_event_builder.v:47]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'event_offset' of module 'top_block_cs_event_builder_0_0' is unconnected for instance 'cs_event_builder_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1088]
WARNING: [Synth 8-7071] port 'event_commit_len' of module 'top_block_cs_event_builder_0_0' is unconnected for instance 'cs_event_builder_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1088]
WARNING: [Synth 8-7071] port 'event_commit' of module 'top_block_cs_event_builder_0_0' is unconnected for instance 'cs_event_builder_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1088]
WARNING: [Synth 8-7023] instance 'cs_event_builder_0' of module 'top_block_cs_event_builder_0_0' has 16 connections declared, but only 13 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1088]
WARNING: [Synth 8-7071] port 'en' of module 'top_block_trigger_manager_0_0' is unconnected for instance 'trigger_manager_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1142]
WARNING: [Synth 8-7023] instance 'trigger_manager_0' of module 'top_block_trigger_manager_0_0' has 9 connections declared, but only 8 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1142]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 37.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 60 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 30.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'fakernet_top' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'efnet_gmii_mii_rx' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd:56]
INFO: [Synth 8-638] synthesizing module 'efnet_rx_speed_sense' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'efnet_rx_speed_sense' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd:55]
INFO: [Synth 8-638] synthesizing module 'efnet_octet_to_word' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'efnet_octet_to_word' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd:56]
INFO: [Synth 8-638] synthesizing module 'efnet_word_in_fifo' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd:54]
INFO: [Synth 8-638] synthesizing module 'fnet_async_fifo' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fnet_async_fifo' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'efnet_word_in_fifo' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'efnet_gmii_mii_rx' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd:56]
INFO: [Synth 8-638] synthesizing module 'efnet_gmii_mii_tx' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd:56]
INFO: [Synth 8-638] synthesizing module 'efnet_word_out_fifo' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd:49]
INFO: [Synth 8-638] synthesizing module 'fnet_async_fifo__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fnet_async_fifo__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'efnet_word_out_fifo' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd:49]
INFO: [Synth 8-638] synthesizing module 'efnet_word_to_octet' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'efnet_word_to_octet' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd:51]
INFO: [Synth 8-638] synthesizing module 'efnet_hw_oddr' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd:43]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'o' to cell 'ODDR2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'efnet_hw_oddr' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'efnet_gmii_mii_tx' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd:56]
INFO: [Synth 8-638] synthesizing module 'efb_common_top' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'efb_xilinx_dna_port' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd:50]
INFO: [Synth 8-113] binding component instance 'dna_prim' to cell 'DNA_PORTE2' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'efb_xilinx_dna_port' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd:50]
INFO: [Synth 8-638] synthesizing module 'efnet_data_array_inject' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'efnet_data_array_inject' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd:84]
INFO: [Synth 8-638] synthesizing module 'efnet_reg_counters' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'efnet_reg_counters' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd:59]
INFO: [Synth 8-638] synthesizing module 'efb_sim_events' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'efb_sim_events' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd:53]
INFO: [Synth 8-638] synthesizing module 'efb_lmd_buffer_events' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd:73]
INFO: [Synth 8-638] synthesizing module 'fnet_ram_block_data' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'fnet_ram_block_data' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd:62]
INFO: [Synth 8-638] synthesizing module 'efb_lmd_format_events' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'efb_lmd_format_events' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'efb_lmd_buffer_events' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd:73]
INFO: [Synth 8-638] synthesizing module 'fakernet_module' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:141]
INFO: [Synth 8-638] synthesizing module 'fnet_in_state' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:95]
INFO: [Synth 8-638] synthesizing module 'fnet_crc32' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fnet_crc32' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fnet_in_state' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:95]
INFO: [Synth 8-638] synthesizing module 'fnet_dyn_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'fnet_dyn_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd:62]
INFO: [Synth 8-638] synthesizing module 'fnet_ntp_query_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fnet_ntp_query_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd:61]
INFO: [Synth 8-638] synthesizing module 'fnet_mon_pkt_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'fnet_mon_pkt_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd:51]
INFO: [Synth 8-638] synthesizing module 'fnet_packet_gen' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fnet_packet_gen' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd:55]
INFO: [Synth 8-638] synthesizing module 'fnet_out_state' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fnet_out_state' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd:68]
INFO: [Synth 8-638] synthesizing module 'fnet_out_pipeline' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'fnet_out_pipeline' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fnet_regaccess' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:72]
WARNING: [Synth 8-614] signal 'cnt_256' is read in the process but is not in the sensitivity list [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'fnet_regaccess' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fnet_local_reg' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ram_block_a11d16' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ram_block_a11d16' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fnet_local_reg' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fnet_tcp_state' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'fnet_tcp_state' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd:63]
INFO: [Synth 8-638] synthesizing module 'fnet_tcp_control' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'fnet_tcp_control' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd:70]
INFO: [Synth 8-638] synthesizing module 'fnet_tcp_prepare' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'fnet_tcp_prepare' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:158]
INFO: [Synth 8-638] synthesizing module 'fnet_tcp_buffer' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'fnet_tcp_buffer' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fnet_test_datagen' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fnet_test_datagen' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd:55]
INFO: [Synth 8-638] synthesizing module 'fnet_ram_block_data__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'fnet_ram_block_data__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd:62]
INFO: [Synth 8-638] synthesizing module 'fnet_ram_block_stat' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fnet_ram_block_stat' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd:44]
INFO: [Synth 8-638] synthesizing module 'fnet_regacc_aux_stat' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fnet_regacc_aux_stat' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fnet_mdio' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'fnet_mdio' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'fakernet_module' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'efb_common_top' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'fakernet_top' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:131]
WARNING: [Synth 8-7071] port 'statedebug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'mdio_i_debug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'mdio_o_debug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'eth_rstn' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'eth_ref_clk' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'spi_csn' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'spi_sdo' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'led' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'led_r' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'led_g' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'led_b' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'ja1' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'jd1' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'jd3' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'uart_tx' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7023] instance 'fakernet_top_0' of module 'top_block_fakernet_top_0_0' has 52 connections declared, but only 37 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1364]
WARNING: [Synth 8-7071] port 'CEMASK' of module 'BUFG_GT' is unconnected for instance 'usrclk2_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:102]
WARNING: [Synth 8-7071] port 'CLR' of module 'BUFG_GT' is unconnected for instance 'usrclk2_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:102]
WARNING: [Synth 8-7071] port 'CLRMASK' of module 'BUFG_GT' is unconnected for instance 'usrclk2_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:102]
WARNING: [Synth 8-7071] port 'DIV' of module 'BUFG_GT' is unconnected for instance 'usrclk2_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:102]
WARNING: [Synth 8-7023] instance 'usrclk2_bufg_inst' of module 'BUFG_GT' has 7 connections declared, but only 3 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:102]
WARNING: [Synth 8-7071] port 'CEMASK' of module 'BUFG_GT' is unconnected for instance 'usrclk_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:108]
WARNING: [Synth 8-7071] port 'CLR' of module 'BUFG_GT' is unconnected for instance 'usrclk_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:108]
WARNING: [Synth 8-7071] port 'CLRMASK' of module 'BUFG_GT' is unconnected for instance 'usrclk_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:108]
WARNING: [Synth 8-7023] instance 'usrclk_bufg_inst' of module 'BUFG_GT' has 7 connections declared, but only 4 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:108]
WARNING: [Synth 8-7071] port 'CEMASK' of module 'BUFG_GT' is unconnected for instance 'rxrecclk_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:122]
WARNING: [Synth 8-7071] port 'CLR' of module 'BUFG_GT' is unconnected for instance 'rxrecclk_bufg_inst' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:122]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rxrecclk_bufg_inst' of module 'BUFG_GT' has 7 connections declared, but only 3 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v:122]
INFO: [Synth 8-226] default block is never used [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
WARNING: [Synth 8-7023] instance 'gig_ethernet_pcs_pma_0_gt_i' of module 'gig_ethernet_pcs_pma_0_gt' has 88 connections declared, but only 87 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_support.v:325]
WARNING: [Synth 8-7023] instance 'gig_ethernet_pcs_pma_0' of module 'top_block_gig_ethernet_pcs_pma_0_0' has 29 connections declared, but only 24 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1402]
WARNING: [Synth 8-7023] instance 'reg_switch_0' of module 'top_block_reg_switch_0_0' has 22 connections declared, but only 16 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1444]
WARNING: [Synth 8-7023] instance 'native_to_axi_lite_v_0' of module 'top_block_native_to_axi_lite_v_0_0' has 30 connections declared, but only 28 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1664]
WARNING: [Synth 8-689] width (32) of port connection 'LED_REG' does not match port width (33) of module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v:68]
WARNING: [Synth 8-7023] instance 'LED_REG_READ_SEPARAT_0' of module 'top_block_LED_REG_READ_SEPARAT_0_0' has 25 connections declared, but only 24 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2760]
WARNING: [Synth 8-689] width (32) of port connection 'LED_REG' does not match port width (33) of module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v:68]
WARNING: [Synth 8-7023] instance 'LED_REG_READ_SEPARAT_1' of module 'top_block_LED_REG_READ_SEPARAT_1_0' has 25 connections declared, but only 24 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2785]
INFO: [Synth 8-638] synthesizing module 'top_block_axi_bram_ctrl_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_0_0/synth/top_block_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_0_0/synth/top_block_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'top_block_axi_bram_ctrl_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_0_0/synth/top_block_axi_bram_ctrl_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top_block_axi_bram_ctrl_1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_1_0/synth/top_block_axi_bram_ctrl_1_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_1_0/synth/top_block_axi_bram_ctrl_1_0.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'top_block_axi_bram_ctrl_1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_1_0/synth/top_block_axi_bram_ctrl_1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top_block_blk_mem_gen_0_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_blk_mem_gen_0_0/synth/top_block_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: artixuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_blk_mem_gen_0_0/synth/top_block_blk_mem_gen_0_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'top_block_blk_mem_gen_0_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_blk_mem_gen_0_0/synth/top_block_blk_mem_gen_0_0.vhd:80]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'top_block_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3279]
INFO: [Synth 8-638] synthesizing module 'top_block_rst_clk_wiz_0_125M_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/synth/top_block_rst_clk_wiz_0_125M_0.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/synth/top_block_rst_clk_wiz_0_125M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'top_block_rst_clk_wiz_0_125M_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/synth/top_block_rst_clk_wiz_0_125M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_125M' of module 'top_block_rst_clk_wiz_0_125M_0' has 10 connections declared, but only 6 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3351]
INFO: [Synth 8-638] synthesizing module 'top_block_rst_clk_wiz_0_125M_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/synth/top_block_rst_clk_wiz_0_125M_1.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/synth/top_block_rst_clk_wiz_0_125M_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_block_rst_clk_wiz_0_125M_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/synth/top_block_rst_clk_wiz_0_125M_1.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_300M1' of module 'top_block_rst_clk_wiz_0_125M_1' has 10 connections declared, but only 6 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3358]
INFO: [Synth 8-638] synthesizing module 'top_block_rst_clk_wiz_0_300M1_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/synth/top_block_rst_clk_wiz_0_300M1_0.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/synth/top_block_rst_clk_wiz_0_300M1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_block_rst_clk_wiz_0_300M1_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/synth/top_block_rst_clk_wiz_0_300M1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_300M2' of module 'top_block_rst_clk_wiz_0_300M1_0' has 10 connections declared, but only 6 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3365]
INFO: [Synth 8-638] synthesizing module 'top_block_rst_clk_wiz_1_320M_0' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/synth/top_block_rst_clk_wiz_1_320M_0.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/synth/top_block_rst_clk_wiz_1_320M_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_block_rst_clk_wiz_1_320M_0' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/synth/top_block_rst_clk_wiz_1_320M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_320M' of module 'top_block_rst_clk_wiz_1_320M_0' has 10 connections declared, but only 6 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3372]
INFO: [Synth 8-638] synthesizing module 'top_block_rst_clk_wiz_1_320M_1' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/synth/top_block_rst_clk_wiz_1_320M_1.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/synth/top_block_rst_clk_wiz_1_320M_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_block_rst_clk_wiz_1_320M_1' (0#1) [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/synth/top_block_rst_clk_wiz_1_320M_1.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_320M1' of module 'top_block_rst_clk_wiz_1_320M_1' has 10 connections declared, but only 6 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3379]
WARNING: [Synth 8-7023] instance 'reset' of module 'reset_imp_UQ2QSL' has 12 connections declared, but only 11 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:5271]
WARNING: [Synth 8-7023] instance 'SAMPA_TRG_EN_v1_0_0' of module 'top_block_SAMPA_TRG_EN_v1_0_0_0' has 25 connections declared, but only 23 given [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:6620]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_GPIO_rx_0_0/synth/top_block_GPIO_rx_0_0.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'I2C_Controller_v1_0_M01_AXI_inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:176]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:509]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:708]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:721]
WARNING: [Synth 8-6014] Unused sequential element start_reg_read_r_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:325]
WARNING: [Synth 8-6014] Unused sequential element init_txn_bram_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:326]
WARNING: [Synth 8-6014] Unused sequential element start_bram_read_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:338]
WARNING: [Synth 8-6014] Unused sequential element ack_data_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:339]
WARNING: [Synth 8-6014] Unused sequential element i2c_done_r_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:300]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:413]
WARNING: [Synth 8-6014] Unused sequential element i2c_rdata_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:289]
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:2281]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:3669]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:3890]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/1439/hdl/axi_iic_v2_1_vh_rfs.vhd:5281]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:532]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:706]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:719]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity SAMPA_REGREAD_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:144]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity SAMPA_REGREAD_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_init_i2c_v1_0_0_0/synth/top_block_init_i2c_v1_0_0_0.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SAMPA_REGREAD_v1_0_M00_AXI_inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:533]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:707]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:720]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity SAMPA_PON_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:145]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity SAMPA_PON_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_SAMPA_PON_v1_0_0_0/synth/top_block_SAMPA_PON_v1_0_0_0.v:168]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SAMPA_PON_v1_0_M00_AXI_inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v:81]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:532]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:706]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:719]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity SAMPA_REGREAD_v1_0_M00_AXI__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:144]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity SAMPA_REGREAD_v1_0_M00_AXI__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_delay_adjust_init_v1_0_0/synth/top_block_delay_adjust_init_v1_0_0.v:145]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SAMPA_REGREAD_v1_0_M00_AXI_inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'odelay_slave_middle'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:144]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'idelay_master'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:115]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:83]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:84]
WARNING: [Synth 8-6014] Unused sequential element max_tap_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:293]
WARNING: [Synth 8-6014] Unused sequential element tap_delay_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tap_good_reg was removed. 
WARNING: [Synth 8-7137] Register data_out_r_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:268]
WARNING: [Synth 8-7137] Register good_count_r_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register done_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:291]
WARNING: [Synth 8-7137] Register good_count_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register ld_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:131]
WARNING: [Synth 8-7137] Register delay_val_reg in module idelay_impl_v2_normal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:377]
WARNING: [Synth 8-3848] Net inc_ce in module/entity idelay_impl_v2_normal does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:50]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:83]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:84]
WARNING: [Synth 8-6014] Unused sequential element max_tap_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:293]
WARNING: [Synth 8-6014] Unused sequential element tap_delay_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tap_good_reg was removed. 
WARNING: [Synth 8-7137] Register data_out_r_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:268]
WARNING: [Synth 8-7137] Register good_count_r_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register done_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:291]
WARNING: [Synth 8-7137] Register good_count_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register ld_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:131]
WARNING: [Synth 8-7137] Register delay_val_reg in module idelay_impl_v2_normal__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:377]
WARNING: [Synth 8-3848] Net inc_ce in module/entity idelay_impl_v2_normal__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:50]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'idelay_slave'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:188]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'odelay_slave_middle'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:157]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'idelay_master'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:124]
WARNING: [Synth 8-6014] Unused sequential element edge_idelay_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:237]
WARNING: [Synth 8-6014] Unused sequential element trial_counter_history_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:249]
WARNING: [Synth 8-6014] Unused sequential element delay_inc_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:335]
WARNING: [Synth 8-7137] Register edge_pos_reg in module idelay_impl_v2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:262]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:83]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:84]
WARNING: [Synth 8-6014] Unused sequential element max_tap_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:293]
WARNING: [Synth 8-6014] Unused sequential element tap_delay_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tap_good_reg was removed. 
WARNING: [Synth 8-7137] Register data_out_r_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:268]
WARNING: [Synth 8-7137] Register good_count_r_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register done_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:291]
WARNING: [Synth 8-7137] Register good_count_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register ld_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:131]
WARNING: [Synth 8-7137] Register delay_val_reg in module idelay_impl_v2_normal__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:377]
WARNING: [Synth 8-3848] Net inc_ce in module/entity idelay_impl_v2_normal__parameterized1 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:50]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:83]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:84]
WARNING: [Synth 8-6014] Unused sequential element max_tap_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:293]
WARNING: [Synth 8-6014] Unused sequential element tap_delay_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tap_good_reg was removed. 
WARNING: [Synth 8-7137] Register data_out_r_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:268]
WARNING: [Synth 8-7137] Register good_count_r_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register done_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:291]
WARNING: [Synth 8-7137] Register good_count_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:284]
WARNING: [Synth 8-7137] Register ld_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:131]
WARNING: [Synth 8-7137] Register delay_val_reg in module idelay_impl_v2_normal__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:377]
WARNING: [Synth 8-3848] Net inc_ce in module/entity idelay_impl_v2_normal__parameterized2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v:50]
WARNING: [Synth 8-6014] Unused sequential element edge_idelay_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:237]
WARNING: [Synth 8-6014] Unused sequential element trial_counter_history_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:249]
WARNING: [Synth 8-6014] Unused sequential element delay_inc_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:335]
WARNING: [Synth 8-7137] Register edge_pos_reg in module idelay_impl_v2__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v:262]
WARNING: [Synth 8-7137] Register toggle_counter_reg in module idelay_controller_v2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v:42]
WARNING: [Synth 8-3848] Net clock_done in module/entity idelay_controller_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_idelay_top_v2_0_0/synth/top_block_idelay_top_v2_0_0.v:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:193]
WARNING: [Synth 8-3848] Net overall_state in module/entity idelay_top_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:23]
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity idelay_top_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:27]
WARNING: [Synth 8-3848] Net S_AXI_RDATA in module/entity idelay_top_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:28]
WARNING: [Synth 8-3848] Net S_AXI_RRESP in module/entity idelay_top_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:29]
WARNING: [Synth 8-3848] Net S_AXI_RVALID in module/entity idelay_top_v2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v:30]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_das_rx_0_0/synth/top_block_cs_das_rx_0_0.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_cs_data_processor_0_0/synth/top_block_cs_data_processor_0_0.v:98]
WARNING: [Synth 8-6014] Unused sequential element last_data_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/sources_1/new/cs_event_builder.v:103]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  channel_fifo_reg with 20480 registers
WARNING: [Synth 8-6014] Unused sequential element trg_active_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/trigger_manager.v:42]
WARNING: [Synth 8-3848] Net clk125MHz in module/entity RESET_INST does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
WARNING: [Synth 8-3848] Net clk125MHz in module/entity RESET_INST does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
WARNING: [Synth 8-6014] Unused sequential element data_commit_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element cur_ev_cnt_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element s_reg[dyn_offer_ip_port][portno] was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2058]
WARNING: [Synth 8-6014] Unused sequential element ram_prod_udp_regacc_reg[set_broadcast] was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2025]
WARNING: [Synth 8-6014] Unused sequential element ram_prod_udp_regacc_reg[set_drop_dly] was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2025]
WARNING: [Synth 8-6014] Unused sequential element ram_prod_tcp_template_reg[set_broadcast] was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2029]
WARNING: [Synth 8-6014] Unused sequential element ram_prod_tcp_template_reg[set_drop_dly] was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2029]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_minus_6_reg' and it is trimmed from '16' to '11' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2414]
WARNING: [Synth 8-6014] Unused sequential element ntpr_got_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd:2054]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_p2_reg' and it is trimmed from '32' to '8' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element regacc_int_addr_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element regacc_int_data_wr_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:472]
WARNING: [Synth 8-6014] Unused sequential element regacc_int_cnt_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd:475]
WARNING: [Synth 8-6014] Unused sequential element testctrl_pulse_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element off_stored_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:744]
WARNING: [Synth 8-3936] Found unconnected internal register 'already_sent_reg' and it is trimmed from '17' to '11' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:788]
WARNING: [Synth 8-3936] Found unconnected internal register 'window_left_reg' and it is trimmed from '17' to '11' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:795]
WARNING: [Synth 8-3936] Found unconnected internal register 'fresh_avail_reg' and it is trimmed from '32' to '11' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:791]
WARNING: [Synth 8-3848] Net ram_cons_tcp_template[clear_hasdata] in module/entity fnet_tcp_prepare does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element lcl_datagen_free_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd:227]
WARNING: [Synth 8-3848] Net ram_udp_regidp[prod2][set_again] in module/entity fakernet_module does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:146]
WARNING: [Synth 8-3848] Net ram_tcp_template[prod2][set_again] in module/entity fakernet_module does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:148]
WARNING: [Synth 8-3848] Net ram_tcp_prep2[0][prod2][set_again] in module/entity fakernet_module does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:149]
WARNING: [Synth 8-3848] Net ram_tcp_prep2[1][prod2][set_again] in module/entity fakernet_module does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element infoc_tx_data_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:1154]
WARNING: [Synth 8-6014] Unused sequential element infoc_tx_has_data_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:1155]
WARNING: [Synth 8-6014] Unused sequential element infoc_cycle_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:1387]
WARNING: [Synth 8-6014] Unused sequential element infoc_pending_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:1389]
WARNING: [Synth 8-3848] Net eth_ref_clk in module/entity efb_common_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:85]
WARNING: [Synth 8-3848] Net pmod_gps_tx in module/entity efb_common_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:117]
WARNING: [Synth 8-3848] Net sw_latch in module/entity efb_common_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:251]
WARNING: [Synth 8-3848] Net ev_counters in module/entity efb_common_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd:499]
WARNING: [Synth 8-3848] Net eth_ref_clk in module/entity fakernet_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:74]
WARNING: [Synth 8-3848] Net jd1 in module/entity fakernet_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:101]
WARNING: [Synth 8-3848] Net jd3 in module/entity fakernet_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:104]
WARNING: [Synth 8-3848] Net pmod_gps_pps_samples_hist in module/entity fakernet_top does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd:194]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1079]
WARNING: [Synth 8-7137] Register mdioData_reg in module mii_initializer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
WARNING: [Synth 8-3848] Net start_i2c_write_all_o in module/entity reg_switch does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:48]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:704]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:717]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:143]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:145]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:704]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:717]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:143]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:145]
WARNING: [Synth 8-6014] Unused sequential element led_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:66]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:71]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:72]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:73]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:74]
WARNING: [Synth 8-6014] Unused sequential element course_counter_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:84]
WARNING: [Synth 8-6014] Unused sequential element fnet_txn_acc_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:120]
WARNING: [Synth 8-7137] Register counter_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:82]
WARNING: [Synth 8-7137] Register axi_txn_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:89]
WARNING: [Synth 8-7137] Register axi_txn_sub_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:95]
WARNING: [Synth 8-7137] Register txn_acc_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:114]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8429]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8430]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8431]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity top_block_vio_0_0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_vio_0_0/synth/top_block_vio_0_0.v:71]
WARNING: [Synth 8-3848] Net dest_out in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:84]
WARNING: [Synth 8-3848] Net dest_out_bin in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:85]
WARNING: [Synth 8-3848] Net src_rcv in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:86]
WARNING: [Synth 8-3848] Net dest_req in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:87]
WARNING: [Synth 8-3848] Net dest_pulse in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:88]
WARNING: [Synth 8-3848] Net dest_rst_out in module/entity xpm_cdc_gen_v1_0_2 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:89]
WARNING: [Synth 8-3848] Net dest_out in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:84]
WARNING: [Synth 8-3848] Net dest_out_bin in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:85]
WARNING: [Synth 8-3848] Net src_rcv in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:86]
WARNING: [Synth 8-3848] Net dest_req in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:87]
WARNING: [Synth 8-3848] Net dest_pulse in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:88]
WARNING: [Synth 8-3848] Net dest_rst_out in module/entity xpm_cdc_gen_v1_0_2__parameterized0 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/c636/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:89]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:3386]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:532]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:706]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:719]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:144]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 does not have driver. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_SAMPA_TRG_EN_v1_0_0_0/synth/top_block_SAMPA_TRG_EN_v1_0_0_0.v:145]
WARNING: [Synth 8-7129] Port clk in module TRG_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module TRG_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[31] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[30] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[29] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[28] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[27] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[26] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[25] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[24] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[23] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[22] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[21] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[20] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[19] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[18] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[17] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[16] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[15] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[14] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[13] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[12] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[11] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[10] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[9] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[8] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[7] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[6] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[5] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[4] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[3] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[2] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[1] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[0] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module SAMPA_REGREAD_v1_0_M00_AXI__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_init_axi_txn in module SAMPA_TRG_EN_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out[1] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out[0] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[1] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[0] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rcv in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_req in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_pulse in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_out in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[1] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[0] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in[1] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in[0] in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_send in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_ack in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_pulse in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rst in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_in in module xpm_cdc_gen_v1_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out[1] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out[0] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[1] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[0] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rcv in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_req in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_pulse in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_out in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[1] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[0] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in[1] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in[0] in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_send in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_ack in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_pulse in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rst in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_in in module xpm_cdc_gen_v1_0_2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[13] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[12] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[11] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[10] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[9] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[8] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[7] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[6] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[5] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[4] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[3] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[2] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[1] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in0[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in1[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in2[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in3[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in4[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in5[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in6[0] in module vio_v3_0_23_vio is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3277.598 ; gain = 720.648 ; free physical = 25431 ; free virtual = 47723
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 204.661
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.727; parent = 3277.602; children = 976.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.566 ; gain = 723.617 ; free physical = 25476 ; free virtual = 47767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 204.661
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.695; parent = 3280.570; children = 976.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.566 ; gain = 723.617 ; free physical = 25476 ; free virtual = 47767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 204.661
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.695; parent = 3280.570; children = 976.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3280.566 ; gain = 0.000 ; free physical = 25496 ; free virtual = 47788
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/tx/outddr_tx_clk/o' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-848337-claudio-z790prors/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-848337-claudio-z790prors/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M2/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M2/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_2/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_2/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_2/inst'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_0/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_0/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_0/inst'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_1_0/top_block_clk_wiz_1_0.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_1/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_1_0/top_block_clk_wiz_1_0.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_1/inst'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_1_0/top_block_clk_wiz_1_0_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_1/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_1_0/top_block_clk_wiz_1_0_board.xdc] for cell 'top_block_i/clock_wrapper/clk_wiz_1/inst'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/top_block_fifo_generator_2_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/top_block_fifo_generator_2_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/top_block_fifo_generator_1_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/top_block_fifo_generator_1_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/top_block_fifo_generator_0_1.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/top_block_fifo_generator_0_1.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/top_block_fifo_generator_0_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/top_block_fifo_generator_0_0.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/top_block_axi_iic_0_0_board.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/top_block_axi_iic_0_0_board.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/synth/gig_ethernet_pcs_pma_0_gt.xdc] for cell 'top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/synth/gig_ethernet_pcs_pma_0_gt.xdc] for cell 'top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/synth/gig_ethernet_pcs_pma_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M2/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M2/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_300M1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/top_block_rst_clk_wiz_1_320M_1.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/top_block_rst_clk_wiz_1_320M_1.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/top_block_rst_clk_wiz_1_320M_1_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_1/top_block_rst_clk_wiz_1_320M_1_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_1_320M/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0_board.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_vio_0_0/top_block_vio_0_0.xdc] for cell 'top_block_i/reset/vio_0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_vio_0_0/top_block_vio_0_0.xdc] for cell 'top_block_i/reset/vio_0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]
WARNING: [Constraints 18-619] A clock with name 'BASECLK' already exists, overwriting the previous clock with the same name. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:23]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc]
WARNING: [Vivado 12-180] No cells matched '*IDELAYCTRL_inst0*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:9]
WARNING: [Vivado 12-180] No cells matched '*IDELAYCTRL_inst1*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:10]
WARNING: [Vivado 12-180] No cells matched '*IDELAYCTRL_inst3*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:11]
WARNING: [Vivado 12-180] No cells matched '*idelay*SO0*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:12]
WARNING: [Vivado 12-180] No cells matched '*idelay*SO1*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*idelay*SO2*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:14]
WARNING: [Vivado 12-180] No cells matched '*idelay*SO3*'. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc:15]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_block_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Timing.xdc]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/Timing.xdc]
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/top_block_fifo_generator_0_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_0_2/top_block_fifo_generator_0_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/top_block_fifo_generator_0_1_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_0_1/top_block_fifo_generator_0_1_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/top_block_fifo_generator_1_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_1_0_2/top_block_fifo_generator_1_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0'
Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/top_block_fifo_generator_2_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0'
Finished Parsing XDC File [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fifo_generator_2_0_2/top_block_fifo_generator_2_0_clocks.xdc] for cell 'top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3427.906 ; gain = 0.000 ; free physical = 25518 ; free virtual = 47810
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  BUFG => BUFGCE: 10 instances
  FD => FDRE: 52 instances
  FDP => FDPE: 12 instances
  FDR => FDRE: 75 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 14 instances
  ODDR2 => OSERDESE3: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3427.906 ; gain = 0.000 ; free physical = 25518 ; free virtual = 47810
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3427.906 ; gain = 870.957 ; free physical = 25777 ; free virtual = 48069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 204.661
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4404.035; parent = 3427.910; children = 976.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3427.906 ; gain = 870.957 ; free physical = 25777 ; free virtual = 48069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 205.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4404.035; parent = 3427.910; children = 995.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 320).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_125M/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 326).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_1_320M/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 334).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_1_320M1/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 340).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_300M1/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 350).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_300M2/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 356).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 366).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 371).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 377).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 383).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 389).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_1/inst. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 400).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_0/inst. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 408).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_2/inst. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 416).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/intercon_wrapper/axi_mem_intercon/m00_couplers/m00_data_fifo/inst. (constraint file  /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc, line 424).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/LED_REG_READ_SEPARAT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/LED_REG_READ_SEPARAT_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/u_led_inst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_125M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_1_320M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_1_320M1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_300M1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_300M2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/iobuf_vhdl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/iobuf_vhdl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/xlconcat_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/xlconcat_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/xlconcat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/xlconcat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/cs_appunit_fifo_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/fifo_generator_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/c_counter_binary_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/FIFO_logic/cs_clk_sel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/data_sender_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/cs_fifo_slicer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/cs_appunit_merge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/util_reduced_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/cs_event_builder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/cs_data_processor_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/cs_das_rx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/threshold_comparator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/trigger_manager_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/mii_initializer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate1/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate1/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate1/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/if_gate1/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/RESET_INST_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/reg_switch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/fakernet/fakernet_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/native_to_axi_lite_v_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fnet_wrapper/data_receiver_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clock_wrapper/clk_wiz_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SO_receiver/delay_adjust_init_v1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SO_receiver/idelay_top_v2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/trg_en/OBUFDS_TRG_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/trg_en/TRG_MODULE_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/intercon_wrapper/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/intercon_wrapper/axi_mem_intercon/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/intercon_wrapper/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/OBUFDS_CLKSOIN_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/bits_to_n_samples_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/HRSTB_wrapper/xlconcat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/HRSTB_wrapper/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/HRSTB_wrapper/OBUFDS_TRG_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/OBUFDS_CONST_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/Const_wrapper/OBUFDS_CONST_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_PON_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/GPIO_rx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/GPIO_Slicer/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/GPIO_Slicer/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/GPIO_Slicer/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/GPIO_Slicer/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_0/inst/xarst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_2/inst/xarst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_3/inst/xarst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_1/inst/xarst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/appUnit/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3427.906 ; gain = 870.957 ; free physical = 25784 ; free virtual = 48076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.706; parent = 2501.045; children = 229.792
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4573.363; parent = 3427.910; children = 1173.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M01_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_i2c_reg' in module 'I2C_Controller_v1_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_w_r_reg' in module 'I2C_Controller_v1_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'SAMPA_REGREAD_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'SAMPA_PON_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idelay_impl_v2_normal'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idelay_impl_v2_normal__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
             DETECT_EDGE |                         00000010 |                         00000010
               INC_DELAY |                         00001000 |                         00001000
              CHECK_EDGE |                         00000100 |                         00000100
                    DONE |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idelay_impl_v2_normal__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idelay_impl_v2_normal__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
             DETECT_EDGE |                         00000010 |                         00000010
               INC_DELAY |                         00001000 |                         00001000
              CHECK_EDGE |                         00000100 |                         00000100
                    DONE |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idelay_controller_v2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'genblk2[0].state_regs_reg[0]' in module 'cs_das_rx'
INFO: [Synth 8-802] inferred FSM for state register 'genblk2[1].state_regs_reg[1]' in module 'cs_das_rx'
INFO: [Synth 8-802] inferred FSM for state register 'genblk2[2].state_regs_reg[2]' in module 'cs_das_rx'
INFO: [Synth 8-802] inferred FSM for state register 'genblk2[3].state_regs_reg[3]' in module 'cs_das_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cs_data_processor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cs_event_builder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'efb_xilinx_dna_port'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'efb_lmd_format_events'
INFO: [Synth 8-802] inferred FSM for state register 's_reg[state]' in module 'fnet_in_state'
INFO: [Synth 8-802] inferred FSM for state register 's_reg[state]' in module 'fnet_out_state'
INFO: [Synth 8-802] inferred FSM for state register 's_reg[state]' in module 'fnet_regaccess'
INFO: [Synth 8-802] inferred FSM for state register 's_stat_reg[conn_state]' in module 'fnet_tcp_control'
INFO: [Synth 8-802] inferred FSM for state register 's_reg[state]' in module 'fnet_tcp_prepare'
INFO: [Synth 8-802] inferred FSM for state register 's_reg[state]' in module 'fnet_mdio'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'state_sw_reg' in module 'reg_switch'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'native_to_axi_lite_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'I2C_Controller_v1_0_M00_AXI'
INFO: [Synth 8-6159] Found Keep on FSM register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M01_AXI', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_w_r_reg' in module 'I2C_Controller_v1_0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_INIT |                            00001 |                            00001
              STATE_IDLE |                            00010 |                            00010
  STATE_W_RESET_TX_FIFO0 |                            01110 |                            01110
  STATE_W_RESET_TX_FIFO1 |                            01111 |                            01111
     STATE_W_WRITE_FIFO0 |                            10000 |                            10000
       STATE_W_READ_BRAM |                            10010 |                            10010
     STATE_W_WRITE_FIFO1 |                            10001 |                            10001
     STATE_W_WRITE_FIFO2 |                            10011 |                            10011
     STATE_W_WRITE_FIFO3 |                            10100 |                            10100
            STATE_W_SEND |                            10101 |                            10101
             STATE_W_END |                            10110 |                            10110
  STATE_R_RESET_TX_FIFO0 |                            00011 |                            00011
  STATE_R_RESET_TX_FIFO1 |                            00100 |                            00100
     STATE_R_WRITE_FIFO0 |                            00101 |                            00101
     STATE_R_WRITE_FIFO1 |                            00110 |                            00110
     STATE_R_WRITE_FIFO2 |                            00111 |                            00111
     STATE_R_WRITE_FIFO3 |                            01000 |                            01000
            STATE_R_SEND |                            01001 |                            01001
      STATE_R_READ_FIFO0 |                            01011 |                            01011
      STATE_R_WRITE_BRAM |                            01100 |                            01100
             STATE_R_END |                            01101 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_i2c_reg' in module 'I2C_Controller_v1_0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_INIT |                             0001 |                             0001
              STATE_IDLE |                             0010 |                             0010
             STATE_WRITE |                             1001 |                             1001
              STATE_READ |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                       0000000001 |                             0000
              start_wait |                       0000000010 |                             0001
                   start |                       0000000100 |                             0010
              start_edge |                       0000001000 |                             0011
            scl_low_edge |                       0000010000 |                             0100
                 scl_low |                       0000100000 |                             0101
           scl_high_edge |                       0001000000 |                             0110
                scl_high |                       0010000000 |                             0111
               stop_edge |                       0100000000 |                             1000
               stop_wait |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'SAMPA_REGREAD_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'SAMPA_PON_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
               WAIT_EDGE |                         00000010 |                         00000010
           START_MEASURE |                         00000100 |                         00000100
                  VERIFY |                         00001000 |                         00001000
                NEXT_TAP |                         00010000 |                         00010000
                 SET_TAP |                         00100000 |                         00100000
                  FINISH |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2_normal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
               WAIT_EDGE |                         00000010 |                         00000010
           START_MEASURE |                         00000100 |                         00000100
                  VERIFY |                         00001000 |                         00001000
                NEXT_TAP |                         00010000 |                         00010000
                 SET_TAP |                         00100000 |                         00100000
                  FINISH |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2_normal__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
               WAIT_EDGE |                         00000010 |                         00000010
           START_MEASURE |                         00000100 |                         00000100
                  VERIFY |                         00001000 |                         00001000
                NEXT_TAP |                         00010000 |                         00010000
                 SET_TAP |                         00100000 |                         00100000
                  FINISH |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2_normal__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
               WAIT_EDGE |                         00000010 |                         00000010
           START_MEASURE |                         00000100 |                         00000100
                  VERIFY |                         00001000 |                         00001000
                NEXT_TAP |                         00010000 |                         00010000
                 SET_TAP |                         00100000 |                         00100000
                  FINISH |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'idelay_impl_v2_normal__parameterized2'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'idelay_controller_v2', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
      STATE_CLOCK_ADJUST |                               01 |                               01
     STATE_SIGNAL_ADJUST |                               10 |                               10
              STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=44) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 SYNCING |                               01 |                               01
              UPDATE_BUS |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk2[0].state_regs_reg[0]' using encoding 'sequential' in module 'cs_das_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 SYNCING |                               01 |                               01
              UPDATE_BUS |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk2[1].state_regs_reg[1]' using encoding 'sequential' in module 'cs_das_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 SYNCING |                               01 |                               01
              UPDATE_BUS |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk2[2].state_regs_reg[2]' using encoding 'sequential' in module 'cs_das_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 SYNCING |                               01 |                               01
              UPDATE_BUS |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk2[3].state_regs_reg[3]' using encoding 'sequential' in module 'cs_das_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                REQ_DATA |                              001 |                              001
               FIFO_WAIT |                              010 |                              010
               LOAD_DATA |                              011 |                              011
                ACK_WAIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cs_data_processor'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'cs_event_builder', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           SEND_HEADER_0 |                              001 |                              001
           SEND_HEADER_1 |                              010 |                              010
           SEND_HEADER_2 |                              011 |                              011
           SEND_HEADER_3 |                              100 |                              100
           SENDING_EVENT |                              101 |                              101
             SEND_FOOTER |                              110 |                              110
               END_EVENT |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fnet_async_fifo:/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fnet_async_fifo__parameterized0:/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'efb_xilinx_dna_port'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "fnet_ram_block_data:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            prepare_open |                             1100 |                             0000
        write_buf_header |                             0110 |                             1110
            start_buffer |                             1011 |                             0001
              wait_event |                             0111 |                             0010
       read_event_header |                             0000 |                             0011
           prepare_event |                             0001 |                             0101
            accept_event |                             0010 |                             0100
             read_ts_low |                             0011 |                             0110
            read_ts_high |                             1101 |                             0111
       prepare_ev_header |                             0100 |                             1000
         write_ev_header |                             1110 |                             1001
            copy_payload |                             1010 |                             1010
             prepare_pad |                             1000 |                             1011
               write_pad |                             1001 |                             1100
      prepare_buf_header |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'efb_lmd_format_events'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ism_ll_0 |                          0000000 |                          0000000
                ism_ll_2 |                          0000001 |                          0000001
                ism_ll_4 |                          0000010 |                          0000010
                ism_ll_6 |                          0000011 |                          0000011
                ism_ll_8 |                          0000100 |                          0000100
               ism_ll_10 |                          0000101 |                          0000101
               ism_ll_12 |                          0000110 |                          0000110
              ism_arp_14 |                          0000111 |                          0000111
              ism_arp_16 |                          0001000 |                          0001000
              ism_arp_18 |                          0001001 |                          0001001
              ism_arp_20 |                          0001010 |                          0001010
              ism_arp_22 |                          0001011 |                          0001011
              ism_arp_24 |                          0001100 |                          0001100
              ism_arp_26 |                          0001101 |                          0001101
              ism_arp_28 |                          0001110 |                          0001110
              ism_arp_30 |                          0001111 |                          0001111
              ism_arp_32 |                          0010000 |                          0010000
              ism_arp_34 |                          0010001 |                          0010001
              ism_arp_36 |                          0010010 |                          0010010
             ism_rarp_38 |                          0010011 |                          0010101
             ism_rarp_40 |                          0010100 |                          0010110
              ism_arp_38 |                          0010101 |                          0010011
              ism_arp_40 |                          0010110 |                          0010100
           ism_arp_42_60 |                          0010111 |                          0010111
              ism_arp_62 |                          0011000 |                          0011000
             ism_ipv4_14 |                          0011001 |                          0011001
             ism_ipv4_16 |                          0011010 |                          0011010
             ism_ipv4_18 |                          0011011 |                          0011011
             ism_ipv4_20 |                          0011100 |                          0011100
             ism_ipv4_22 |                          0011101 |                          0011101
             ism_ipv4_24 |                          0011110 |                          0011110
             ism_ipv4_26 |                          0011111 |                          0011111
             ism_ipv4_28 |                          0100000 |                          0100000
             ism_ipv4_30 |                          0100001 |                          0100001
             ism_ipv4_32 |                          0100010 |                          0100010
              ism_udp_34 |                          0100011 |                          0101010
              ism_udp_36 |                          0100100 |                          0101011
              ism_udp_38 |                          0100101 |                          0101100
              ism_udp_40 |                          0100110 |                          0101101
              ism_ntp_42 |                          0100111 |                          1001101
              ism_ntp_44 |                          0101000 |                          1001110
              ism_ntp_46 |                          0101001 |                          1001111
              ism_ntp_48 |                          0101010 |                          1010000
              ism_ntp_50 |                          0101011 |                          1010001
              ism_ntp_52 |                          0101100 |                          1010010
              ism_ntp_54 |                          0101101 |                          1010011
              ism_ntp_56 |                          0101110 |                          1010100
              ism_ntp_58 |                          0101111 |                          1010101
              ism_ntp_60 |                          0110000 |                          1010110
              ism_ntp_62 |                          0110001 |                          1010111
              ism_ntp_64 |                          0110010 |                          1011000
              ism_ntp_66 |                          0110011 |                          1011001
              ism_ntp_68 |                          0110100 |                          1011010
              ism_ntp_70 |                          0110101 |                          1011011
              ism_ntp_72 |                          0110110 |                          1011100
              ism_ntp_74 |                          0110111 |                          1011101
              ism_ntp_76 |                          0111000 |                          1011110
              ism_ntp_78 |                          0111001 |                          1011111
              ism_ntp_80 |                          0111010 |                          1100000
              ism_ntp_82 |                          0111011 |                          1100001
              ism_ntp_84 |                          0111100 |                          1100010
              ism_ntp_86 |                          0111101 |                          1100011
              ism_ntp_88 |                          0111110 |                          1100100
             ism_ntp_ck1 |                          0111111 |                          1100101
             ism_ntp_ck2 |                          1000000 |                          1100110
            ism_bootp_42 |                          1000001 |                          0110111
            ism_bootp_44 |                          1000010 |                          0111000
            ism_bootp_46 |                          1000011 |                          0111001
            ism_bootp_48 |                          1000100 |                          0111010
            ism_bootp_50 |                          1000101 |                          0111011
            ism_bootp_52 |                          1000110 |                          0111100
            ism_bootp_54 |                          1000111 |                          0111101
            ism_bootp_56 |                          1001000 |                          0111110
            ism_bootp_58 |                          1001001 |                          0111111
            ism_bootp_60 |                          1001010 |                          1000000
            ism_bootp_62 |                          1001011 |                          1000001
            ism_bootp_64 |                          1001100 |                          1000010
            ism_bootp_66 |                          1001101 |                          1000011
            ism_bootp_68 |                          1001110 |                          1000100
            ism_bootp_70 |                          1001111 |                          1000101
            ism_bootp_72 |                          1010000 |                          1000110
            ism_bootp_74 |                          1010001 |                          1000111
        ism_bootp_76_340 |                          1010010 |                          1001000
            ism_dhcp_276 |                          1010011 |                          1001011
            ism_dhcp_278 |                          1010100 |                          1001100
           ism_bootp_ck1 |                          1010101 |                          1001001
           ism_bootp_ck2 |                          1010110 |                          1001010
         ism_udp_stat_42 |                          1010111 |                          0101110
         ism_udp_stat_44 |                          1011000 |                          0101111
           ism_udp_ra_46 |                          1011001 |                          0110000
           ism_udp_ra_48 |                          1011010 |                          0110001
        ism_udp_ra_data1 |                          1011011 |                          0110010
        ism_udp_ra_data2 |                          1011100 |                          0110011
          ism_udp_ra_pad |                          1011101 |                          0110100
          ism_udp_ra_ck1 |                          1011110 |                          0110101
          ism_udp_ra_ck2 |                          1011111 |                          0110110
              ism_tcp_34 |                          1100000 |                          1100111
              ism_tcp_36 |                          1100001 |                          1101000
              ism_tcp_38 |                          1100010 |                          1101001
              ism_tcp_40 |                          1100011 |                          1101010
              ism_tcp_42 |                          1100100 |                          1101011
              ism_tcp_44 |                          1100101 |                          1101100
              ism_tcp_46 |                          1100110 |                          1101101
              ism_tcp_48 |                          1100111 |                          1101110
              ism_tcp_50 |                          1101000 |                          1101111
              ism_tcp_52 |                          1101001 |                          1110000
            ism_tcp_opt1 |                          1101010 |                          1110001
            ism_tcp_opt2 |                          1101011 |                          1110010
             ism_tcp_pad |                          1101100 |                          1110011
             ism_tcp_ck1 |                          1101101 |                          1110100
             ism_tcp_ck2 |                          1101110 |                          1110101
             ism_icmp_34 |                          1101111 |                          0100011
             ism_icmp_36 |                          1110000 |                          0100100
          ism_icmp_data1 |                          1110001 |                          0100101
          ism_icmp_data2 |                          1110010 |                          0100110
            ism_icmp_pad |                          1110011 |                          0100111
            ism_icmp_ck1 |                          1110100 |                          0101000
            ism_icmp_ck2 |                          1110101 |                          0101001
         ism_good_packet |                          1110110 |                          1110110
         ism_done_packet |                          1110111 |                          1110111
          ism_bad_packet |                          1111000 |                          1111000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg[state]' using encoding 'sequential' in module 'fnet_in_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                osm_idle |                     000000000001 |                             0000
              osm_pre_01 |                     000000000010 |                             0001
              osm_pre_23 |                     000000000100 |                             0010
              osm_pre_45 |                     000000001000 |                             0011
              osm_pre_67 |                     000000010000 |                             0100
        osm_data_bcast_0 |                     000000100000 |                             0101
        osm_data_bcast_2 |                     000001000000 |                             0110
        osm_data_bcast_4 |                     000010000000 |                             0111
                osm_data |                     000100000000 |                             1000
                osm_crc1 |                     001000000000 |                             1001
                osm_crc2 |                     010000000000 |                             1010
                 osm_gap |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg[state]' using encoding 'one-hot' in module 'fnet_out_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                rsm_idle |                            00000 |                            00000
               rsm_first |                            00001 |                            00001
              rsm_header |                            00010 |                            00010
         rsm_next_access |                            00011 |                            00011
                 rsm_pad |                            00100 |                            10010
                  rsm_ck |                            00101 |                            10011
                rsm_done |                            00110 |                            10100
             rsm_raddr_1 |                            00111 |                            00100
             rsm_raddr_2 |                            01000 |                            00101
       rsm_write_rdata_1 |                            01001 |                            00110
       rsm_write_rdata_2 |                            01010 |                            00111
          rsm_write_wait |                            01011 |                            01000
       rsm_write_waddr_1 |                            01100 |                            01001
       rsm_write_waddr_2 |                            01101 |                            01010
       rsm_write_wdata_1 |                            01110 |                            01011
       rsm_write_wdata_2 |                            01111 |                            01100
           rsm_read_wait |                            10000 |                            01101
        rsm_read_waddr_1 |                            10001 |                            01110
        rsm_read_waddr_2 |                            10010 |                            01111
        rsm_read_wdata_1 |                            10011 |                            10000
        rsm_read_wdata_2 |                            10100 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg[state]' using encoding 'sequential' in module 'fnet_regaccess'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ram_block_a11d16:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_stat_reg[conn_state]' using encoding 'sequential' in module 'fnet_tcp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                psm_idle | 0000000000000000000000000000000000000000001 |                           000000
               psm_first | 0000000000000000000000000000000000000000010 |                           000001
            psm_header_0 | 0000000000000000000000000000000000000000100 |                           000010
            psm_header_2 | 0000000000000000000000000000000000000001000 |                           000011
            psm_header_4 | 0000000000000000000000000000000000000010000 |                           000100
            psm_header_6 | 0000000000000000000000000000000000000100000 |                           000101
            psm_header_8 | 0000000000000000000000000000000000001000000 |                           000110
           psm_header_10 | 0000000000000000000000000000000000010000000 |                           000111
           psm_header_12 | 0000000000000000000000000000000000100000000 |                           001000
             psm_ipv4_14 | 0000000000000000000000000000000001000000000 |                           001001
             psm_ipv4_16 | 0000000000000000000000000000000010000000000 |                           001010
             psm_ipv4_18 | 0000000000000000000000000000000100000000000 |                           001011
             psm_ipv4_20 | 0000000000000000000000000000001000000000000 |                           001100
             psm_ipv4_22 | 0000000000000000000000000000010000000000000 |                           001101
             psm_ipv4_24 | 0000000000000000000000000000100000000000000 |                           001110
             psm_ipv4_26 | 0000000000000000000000000001000000000000000 |                           001111
             psm_ipv4_28 | 0000000000000000000000000010000000000000000 |                           010000
             psm_ipv4_30 | 0000000000000000000000000100000000000000000 |                           010001
             psm_ipv4_32 | 0000000000000000000000001000000000000000000 |                           010010
            psm_ipv4_ck1 | 0000000000000000000000010000000000000000000 |                           010011
            psm_ipv4_ck2 | 0000000000000000000000100000000000000000000 |                           010100
            psm_ipv4_ck3 | 0000000000000000000001000000000000000000000 |                           010101
           psm_pstcp_len | 0000000000000000000010000000000000000000000 |                           010110
            psm_pstcp_26 | 0000000000000000000100000000000000000000000 |                           010111
            psm_pstcp_28 | 0000000000000000001000000000000000000000000 |                           011000
            psm_pstcp_30 | 0000000000000000010000000000000000000000000 |                           011001
            psm_pstcp_32 | 0000000000000000100000000000000000000000000 |                           011010
              psm_tcp_34 | 0000000000000001000000000000000000000000000 |                           011011
              psm_tcp_36 | 0000000000000010000000000000000000000000000 |                           011100
              psm_tcp_38 | 0000000000000100000000000000000000000000000 |                           011101
              psm_tcp_40 | 0000000000001000000000000000000000000000000 |                           011110
              psm_tcp_42 | 0000000000010000000000000000000000000000000 |                           011111
              psm_tcp_44 | 0000000000100000000000000000000000000000000 |                           100000
              psm_tcp_46 | 0000000001000000000000000000000000000000000 |                           100001
              psm_tcp_48 | 0000000010000000000000000000000000000000000 |                           100010
              psm_tcp_50 | 0000000100000000000000000000000000000000000 |                           100011
              psm_tcp_52 | 0000001000000000000000000000000000000000000 |                           100100
                psm_data | 0000010000000000000000000000000000000000000 |                           100101
                 psm_pad | 0000100000000000000000000000000000000000000 |                           100110
                 psm_ck1 | 0001000000000000000000000000000000000000000 |                           100111
                 psm_ck2 | 0010000000000000000000000000000000000000000 |                           101000
                 psm_ck3 | 0100000000000000000000000000000000000000000 |                           101001
                psm_done | 1000000000000000000000000000000000000000000 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg[state]' using encoding 'one-hot' in module 'fnet_tcp_prepare'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "fnet_ram_block_data__parameterized0:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "fnet_ram_block_data__parameterized0:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "fnet_ram_block_data__parameterized0:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "fnet_ram_block_data__parameterized0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fnet_ram_block_data__parameterized0:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                msm_idle |                              000 |                              000
       msm_check_request |                              001 |                              001
            msm_preamble |                              010 |                              010
             msm_perform |                              011 |                              011
        msm_perform_read |                              100 |                              100
             msm_respond |                              101 |                              101
                msm_wait |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg[state]' using encoding 'sequential' in module 'fnet_mdio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_14_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_14_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
               STATE_REG |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_sw_reg' in module 'reg_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'native_to_axi_lite_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.906 ; gain = 870.957 ; free physical = 20375 ; free virtual = 42676
Synthesis current peak Physical Memory [PSS] (MB): peak = 7789.823; parent = 2501.045; children = 5700.839
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13481.465; parent = 3427.910; children = 10085.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i' of module 'top_block'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/HRSTB_wrapper/OBUFDS_TRG_0' of module 'top_block_OBUFDS_TRG_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/HRSTB_wrapper/util_vector_logic_1' of module 'top_block_util_vector_logic_1_3'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/HRSTB_wrapper/xlconcat_2' of module 'top_block_xlconcat_2_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/OBUFDS_CONST_0' of module 'top_block_OBUFDS_CONST_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/OBUFDS_CONST_1' of module 'top_block_OBUFDS_CONST_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/Const_wrapper/xlconstant_1' of module 'top_block_xlconstant_1_4'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_Slicer/xlslice_0' of module 'top_block_xlslice_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_Slicer/xlslice_1' of module 'top_block_xlslice_0_2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_Slicer/xlslice_2' of module 'top_block_xlslice_0_3'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_Slicer/xlslice_3' of module 'top_block_xlslice_1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_rx_0' of module 'top_block_GPIO_rx_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/GPIO_rx_0/inst' of module 'GPIO_rx'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/OBUFDS_CLKSOIN_0' of module 'top_block_OBUFDS_CLKSOIN_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0' of module 'top_block_I2C_Controller_v1_0_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst' of module 'I2C_Controller_v1_0_M01_AXI'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0' of module 'top_block_axi_iic_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0' of module 'axi_iic'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0' of module 'top_block_init_i2c_v1_0_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0/inst' of module 'init_i2c_v1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst' of module 'SAMPA_REGREAD_v1_0_M00_AXI'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/iobuf_vhdl_0' of module 'top_block_iobuf_vhdl_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_I2C_wrapper/iobuf_vhdl_1' of module 'top_block_iobuf_vhdl_1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_PON_v1_0_0' of module 'top_block_SAMPA_PON_v1_0_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_PON_v1_0_0/inst' of module 'SAMPA_PON_v1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst' of module 'SAMPA_PON_v1_0_M00_AXI'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/delay_adjust_init_v1_0' of module 'top_block_delay_adjust_init_v1_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/delay_adjust_init_v1_0/inst' of module 'delay_adjust_init_v1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/delay_adjust_init_v1_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst' of module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0' of module 'top_block_idelay_top_v2_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst' of module 'idelay_top_v2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal' of module 'idelay_impl_v2_normal__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal' of module 'idelay_impl_v2_normal'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/c_counter_binary_0' of module 'top_block_c_counter_binary_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0' of module 'c_counter_binary_v12_0_15'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'c_counter_binary_v12_0_15:/i_synth' of module 'c_counter_binary_v12_0_15_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/c_counter_binary_1' of module 'top_block_c_counter_binary_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/c_counter_binary_1/U0' of module 'c_counter_binary_v12_0_15'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'c_counter_binary_v12_0_15:/i_synth' of module 'c_counter_binary_v12_0_15_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/cs_appunit_fifo_out_0' of module 'top_block_cs_appunit_fifo_out_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_0' of module 'top_block_cs_ccd_dflop_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_1' of module 'top_block_cs_ccd_dflop_0_2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/cs_clk_sel_0' of module 'top_block_cs_clk_sel_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_0' of module 'top_block_fifo_generator_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0' of module 'fifo_generator_v13_2_7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_1' of module 'top_block_fifo_generator_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0' of module 'fifo_generator_v13_2_7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_2' of module 'top_block_fifo_generator_1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0' of module 'fifo_generator_v13_2_7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_3' of module 'top_block_fifo_generator_2_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0' of module 'fifo_generator_v13_2_7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/util_vector_logic_1' of module 'top_block_util_vector_logic_1_4'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/xlconcat_1' of module 'top_block_xlconcat_1_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/xlconcat_3' of module 'top_block_xlconcat_1_3'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/xlconcat_4' of module 'top_block_xlconcat_1_4'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/FIFO_logic/xlconcat_5' of module 'top_block_xlconcat_2_2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0' of module 'top_block_axis_data_fifo_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst' of module 'xpm_fifo_axis'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst' of module 'xpm_fifo_axis'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst' of module 'xpm_cdc_sync_rst'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst' of module 'xpm_fifo_base'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst' of module 'xpm_memory_base'. So gated clock conversion will not be possible for this module.
INFO: [Common 17-14] Message 'Synth 8-5866' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "top_block_i/appUniti_2/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=44) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'state_no_reg' and it is trimmed from '32' to '4' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'state_no_reg' and it is trimmed from '32' to '6' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd:835]
INFO: [Synth 8-6904] The RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /rx/rx_fifo/fifo/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /tx/tx_fifo/fifo/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg' and it is trimmed from '32' to '1' bits. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v:733]
INFO: [Synth 8-6904] The RAM "top_block_i/appUniti_2/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=44) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/lclreg/if_dpdp_ram_info_counts.dpdp_ram_info_counts/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_data/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_data/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_arp_icmp/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_pkt_gen/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_udp_regacc/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_udp_regidp/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_tcp_template/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_tcp_prep0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/fakernet/dpdp_ram_tcp_prep1/ram_reg"
INFO: [Synth 8-6904] The RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /rx/rx_fifo/fifo/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /tx/tx_fifo/fifo/ram_reg" of size (depth=16 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_s_reg[state][5]) is unused and will be removed from module fnet_out_state.
WARNING: [Synth 8-3332] Sequential element (ram_reg_mux_sel_a_pos_0) is unused and will be removed from module fnet_ram_block_data__parameterized0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module top_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module top_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module top_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module top_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module top_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module top_block_axi_bram_ctrl_1_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_s_reg[state][2]) is unused and will be removed from module fnet_mdio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_s_reg[state][1]) is unused and will be removed from module fnet_mdio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_s_reg[state][0]) is unused and will be removed from module fnet_mdio.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS) is unused and will be removed from module axi_iic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 3427.906 ; gain = 870.957 ; free physical = 19191 ; free virtual = 41554
Synthesis current peak Physical Memory [PSS] (MB): peak = 9322.887; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14990.781; parent = 3427.910; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0.xdc. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0.xdc:49]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1.xdc. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1.xdc:49]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0.xdc. [/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0.xdc:49]
WARNING: [Synth 8-565] redefining clock 'BASECLK'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19134 ; free virtual = 41497
Synthesis current peak Physical Memory [PSS] (MB): peak = 9337.158; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top_block_i/\fnet_wrapper/fakernet/fakernet_top_0 /ti_0/\inst/t/fakernet /dpdp_ram_data/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19034 ; free virtual = 41397
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/SFP_FDS) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD0) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD1) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD2) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD3) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/if_dpdp_ram_info_counts.dpdp_ram_info_counts/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/if_dpdp_ram_info_counts.dpdp_ram_info_counts/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_data/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_data/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_arp_icmp/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_pkt_gen/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_udp_regacc/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_udp_regidp/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_tcp_template/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_tcp_prep0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dpdp_ram_tcp_prep1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/dpdp_ram_data/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19046 ; free virtual = 41409
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'top_block_OBUFDS_TRG_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_OBUFDS_TRG_0_1')
End Gated Clock analysis for module 'top_block_OBUFDS_TRG_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_OBUFDS_CONST_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_OBUFDS_CONST_0_0')
End Gated Clock analysis for module 'top_block_OBUFDS_CONST_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_OBUFDS_CONST_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_OBUFDS_CONST_0_1')
End Gated Clock analysis for module 'top_block_OBUFDS_CONST_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'GPIO_rx'
[INFO] Found 0 combinational gated clocks in this module ('GPIO_rx')
End Gated Clock analysis for module 'GPIO_rx'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_GPIO_rx_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_GPIO_rx_0_0')
End Gated Clock analysis for module 'top_block_GPIO_rx_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_OBUFDS_CLKSOIN_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_OBUFDS_CLKSOIN_0_0')
End Gated Clock analysis for module 'top_block_OBUFDS_CLKSOIN_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_iobuf_vhdl_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_iobuf_vhdl_0_0')
End Gated Clock analysis for module 'top_block_iobuf_vhdl_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_iobuf_vhdl_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_iobuf_vhdl_1_0')
End Gated Clock analysis for module 'top_block_iobuf_vhdl_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'I2C_Controller_v1_0_M01_AXI'
[INFO] Found 0 combinational gated clocks in this module ('I2C_Controller_v1_0_M01_AXI')
End Gated Clock analysis for module 'I2C_Controller_v1_0_M01_AXI'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_I2C_Controller_v1_0_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_I2C_Controller_v1_0_0_1')
End Gated Clock analysis for module 'top_block_I2C_Controller_v1_0_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'axi_iic'
[INFO] Found 0 combinational gated clocks in this module ('axi_iic')
End Gated Clock analysis for module 'axi_iic'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_axi_iic_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_axi_iic_0_0')
End Gated Clock analysis for module 'top_block_axi_iic_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'SAMPA_REGREAD_v1_0_M00_AXI'
[INFO] Found 0 combinational gated clocks in this module ('SAMPA_REGREAD_v1_0_M00_AXI')
End Gated Clock analysis for module 'SAMPA_REGREAD_v1_0_M00_AXI'
-----------------------------------------------
Starting Gated Clock analysis for module 'init_i2c_v1_0'
[INFO] Found 0 combinational gated clocks in this module ('init_i2c_v1_0')
End Gated Clock analysis for module 'init_i2c_v1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_init_i2c_v1_0_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_init_i2c_v1_0_0_0')
End Gated Clock analysis for module 'top_block_init_i2c_v1_0_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('SAMPA_REGREAD_v1_0_M00_AXI__parameterized0')
End Gated Clock analysis for module 'SAMPA_REGREAD_v1_0_M00_AXI__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'delay_adjust_init_v1_0'
[INFO] Found 0 combinational gated clocks in this module ('delay_adjust_init_v1_0')
End Gated Clock analysis for module 'delay_adjust_init_v1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_delay_adjust_init_v1_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_delay_adjust_init_v1_0_0')
End Gated Clock analysis for module 'top_block_delay_adjust_init_v1_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__1'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__1')
End Gated Clock analysis for module 'idelay_impl_v2_normal__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__1'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__1')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__2')
End Gated Clock analysis for module 'idelay_impl_v2_normal__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__2')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__3'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__3')
End Gated Clock analysis for module 'idelay_impl_v2_normal__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__4'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__4')
End Gated Clock analysis for module 'idelay_impl_v2_normal__4'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__3'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__3')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__5'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__5')
End Gated Clock analysis for module 'idelay_impl_v2_normal__5'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__4'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__4')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__4'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__6'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__6')
End Gated Clock analysis for module 'idelay_impl_v2_normal__6'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__1'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1__1')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__1'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized2__1')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1__2')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized2__2')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__3'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1__3')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__4'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1__4')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__4'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__3'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized2__3')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__5'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1__5')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1__5'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized2')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized2'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized1')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized1'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__7'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__7')
End Gated Clock analysis for module 'idelay_impl_v2_normal__7'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__5'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__5')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__5'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__8'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__8')
End Gated Clock analysis for module 'idelay_impl_v2_normal__8'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__6'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__6')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__6'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__9'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__9')
End Gated Clock analysis for module 'idelay_impl_v2_normal__9'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__10'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__10')
End Gated Clock analysis for module 'idelay_impl_v2_normal__10'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__7'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__7')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__7'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__11'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__11')
End Gated Clock analysis for module 'idelay_impl_v2_normal__11'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__8'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__8')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__8'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__12'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__12')
End Gated Clock analysis for module 'idelay_impl_v2_normal__12'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__13'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__13')
End Gated Clock analysis for module 'idelay_impl_v2_normal__13'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__9'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__9')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__9'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__14'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__14')
End Gated Clock analysis for module 'idelay_impl_v2_normal__14'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__10'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__10')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__10'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__15'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__15')
End Gated Clock analysis for module 'idelay_impl_v2_normal__15'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__16'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__16')
End Gated Clock analysis for module 'idelay_impl_v2_normal__16'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__11'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0__11')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0__11'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__17'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__17')
End Gated Clock analysis for module 'idelay_impl_v2_normal__17'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal__parameterized0')
End Gated Clock analysis for module 'idelay_impl_v2_normal__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_impl_v2_normal'
[INFO] Found 0 combinational gated clocks in this module ('idelay_impl_v2_normal')
End Gated Clock analysis for module 'idelay_impl_v2_normal'
-----------------------------------------------
Starting Gated Clock analysis for module 'idelay_top_v2'
[INFO] Found 0 combinational gated clocks in this module ('idelay_top_v2')
End Gated Clock analysis for module 'idelay_top_v2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_idelay_top_v2_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_idelay_top_v2_0_0')
End Gated Clock analysis for module 'top_block_idelay_top_v2_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_threshold_comparator_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_threshold_comparator_0_0')
End Gated Clock analysis for module 'top_block_threshold_comparator_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_counter_binary_v12_0_15_viv'
[INFO] Found 0 combinational gated clocks in this module ('c_counter_binary_v12_0_15_viv')
End Gated Clock analysis for module 'c_counter_binary_v12_0_15_viv'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_counter_binary_v12_0_15'
[INFO] Found 0 combinational gated clocks in this module ('c_counter_binary_v12_0_15')
End Gated Clock analysis for module 'c_counter_binary_v12_0_15'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_c_counter_binary_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_c_counter_binary_0_0')
End Gated Clock analysis for module 'top_block_c_counter_binary_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_counter_binary_v12_0_15_viv__1'
[INFO] Found 0 combinational gated clocks in this module ('c_counter_binary_v12_0_15_viv__1')
End Gated Clock analysis for module 'c_counter_binary_v12_0_15_viv__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_counter_binary_v12_0_15__1'
[INFO] Found 0 combinational gated clocks in this module ('c_counter_binary_v12_0_15__1')
End Gated Clock analysis for module 'c_counter_binary_v12_0_15__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_c_counter_binary_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_c_counter_binary_0_1')
End Gated Clock analysis for module 'top_block_c_counter_binary_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_appunit_fifo_out_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_appunit_fifo_out_0_0')
End Gated Clock analysis for module 'top_block_cs_appunit_fifo_out_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_ccd_dflop_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_ccd_dflop_0_0')
End Gated Clock analysis for module 'top_block_cs_ccd_dflop_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_ccd_dflop_0_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_ccd_dflop_0_2')
End Gated Clock analysis for module 'top_block_cs_ccd_dflop_0_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_clk_sel_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_clk_sel_0_0')
End Gated Clock analysis for module 'top_block_cs_clk_sel_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'fifo_generator_v13_2_7'
[INFO] Found 0 combinational gated clocks in this module ('fifo_generator_v13_2_7')
End Gated Clock analysis for module 'fifo_generator_v13_2_7'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_fifo_generator_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_fifo_generator_0_0')
End Gated Clock analysis for module 'top_block_fifo_generator_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'fifo_generator_v13_2_7__3'
[INFO] Found 0 combinational gated clocks in this module ('fifo_generator_v13_2_7__3')
End Gated Clock analysis for module 'fifo_generator_v13_2_7__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_fifo_generator_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_fifo_generator_0_1')
End Gated Clock analysis for module 'top_block_fifo_generator_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'fifo_generator_v13_2_7__2'
[INFO] Found 0 combinational gated clocks in this module ('fifo_generator_v13_2_7__2')
End Gated Clock analysis for module 'fifo_generator_v13_2_7__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_fifo_generator_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_fifo_generator_1_0')
End Gated Clock analysis for module 'top_block_fifo_generator_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'fifo_generator_v13_2_7__1'
[INFO] Found 0 combinational gated clocks in this module ('fifo_generator_v13_2_7__1')
End Gated Clock analysis for module 'fifo_generator_v13_2_7__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_fifo_generator_2_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_fifo_generator_2_0')
End Gated Clock analysis for module 'top_block_fifo_generator_2_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_1_4'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_1_4')
End Gated Clock analysis for module 'top_block_util_vector_logic_1_4'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconcat_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconcat_1_0')
End Gated Clock analysis for module 'top_block_xlconcat_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconcat_1_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconcat_1_3')
End Gated Clock analysis for module 'top_block_xlconcat_1_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconcat_1_4'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconcat_1_4')
End Gated Clock analysis for module 'top_block_xlconcat_1_4'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconcat_2_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconcat_2_2')
End Gated Clock analysis for module 'top_block_xlconcat_2_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_cdc_sync_rst'
[INFO] Found 0 combinational gated clocks in this module ('xpm_cdc_sync_rst')
End Gated Clock analysis for module 'xpm_cdc_sync_rst'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base')
End Gated Clock analysis for module 'xpm_memory_base'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_fifo_base'
[INFO] Found 0 combinational gated clocks in this module ('xpm_fifo_base')
End Gated Clock analysis for module 'xpm_fifo_base'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_fifo_axis'
[INFO] Found 0 combinational gated clocks in this module ('xpm_fifo_axis')
End Gated Clock analysis for module 'xpm_fifo_axis'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_axis_data_fifo_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_axis_data_fifo_0_0')
End Gated Clock analysis for module 'top_block_axis_data_fifo_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_appunit_merge_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_appunit_merge_0_0')
End Gated Clock analysis for module 'top_block_cs_appunit_merge_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'cs_das_rx'
[INFO] Found 0 combinational gated clocks in this module ('cs_das_rx')
End Gated Clock analysis for module 'cs_das_rx'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_das_rx_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_das_rx_0_0')
End Gated Clock analysis for module 'top_block_cs_das_rx_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'cs_data_processor'
[INFO] Found 0 combinational gated clocks in this module ('cs_data_processor')
End Gated Clock analysis for module 'cs_data_processor'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_data_processor_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_data_processor_0_0')
End Gated Clock analysis for module 'top_block_cs_data_processor_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_event_builder_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_event_builder_0_0')
End Gated Clock analysis for module 'top_block_cs_event_builder_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_cs_fifo_slicer_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_cs_fifo_slicer_0_0')
End Gated Clock analysis for module 'top_block_cs_fifo_slicer_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_data_sender_v1_0_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_data_sender_v1_0_0_0')
End Gated Clock analysis for module 'top_block_data_sender_v1_0_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_trigger_manager_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_trigger_manager_0_0')
End Gated Clock analysis for module 'top_block_trigger_manager_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_reduced_logic_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_reduced_logic_0_0')
End Gated Clock analysis for module 'top_block_util_reduced_logic_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconcat_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconcat_0_0')
End Gated Clock analysis for module 'top_block_xlconcat_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlslice_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlslice_0_0')
End Gated Clock analysis for module 'top_block_xlslice_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_0_0_clk_wiz'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_0_0_clk_wiz')
End Gated Clock analysis for module 'top_block_clk_wiz_0_0_clk_wiz'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_0_0')
End Gated Clock analysis for module 'top_block_clk_wiz_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_1_0_clk_wiz'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_1_0_clk_wiz')
End Gated Clock analysis for module 'top_block_clk_wiz_1_0_clk_wiz'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_1_0')
End Gated Clock analysis for module 'top_block_clk_wiz_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_0_2_clk_wiz'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_0_2_clk_wiz')
End Gated Clock analysis for module 'top_block_clk_wiz_0_2_clk_wiz'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_clk_wiz_0_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_clk_wiz_0_2')
End Gated Clock analysis for module 'top_block_clk_wiz_0_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_fakernet_top_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_fakernet_top_0_0')
End Gated Clock analysis for module 'top_block_fakernet_top_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_RESET_INST_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_RESET_INST_0_0')
End Gated Clock analysis for module 'top_block_RESET_INST_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'gig_ethernet_pcs_pma_0_gt_gtwizard_top'
[INFO] Found 0 combinational gated clocks in this module ('gig_ethernet_pcs_pma_0_gt_gtwizard_top')
End Gated Clock analysis for module 'gig_ethernet_pcs_pma_0_gt_gtwizard_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'gig_ethernet_pcs_pma_0_gt'
[INFO] Found 0 combinational gated clocks in this module ('gig_ethernet_pcs_pma_0_gt')
End Gated Clock analysis for module 'gig_ethernet_pcs_pma_0_gt'
-----------------------------------------------
Starting Gated Clock analysis for module 'gig_ethernet_pcs_pma_0'
[INFO] Found 0 combinational gated clocks in this module ('gig_ethernet_pcs_pma_0')
End Gated Clock analysis for module 'gig_ethernet_pcs_pma_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_gig_ethernet_pcs_pma_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_gig_ethernet_pcs_pma_0_0')
End Gated Clock analysis for module 'top_block_gig_ethernet_pcs_pma_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_0_0')
End Gated Clock analysis for module 'top_block_util_vector_logic_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_2_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_2_0')
End Gated Clock analysis for module 'top_block_util_vector_logic_2_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_1_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_1_1')
End Gated Clock analysis for module 'top_block_util_vector_logic_1_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_0_1')
End Gated Clock analysis for module 'top_block_util_vector_logic_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_1_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_1_2')
End Gated Clock analysis for module 'top_block_util_vector_logic_1_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_2_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_2_1')
End Gated Clock analysis for module 'top_block_util_vector_logic_2_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_3_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_3_0')
End Gated Clock analysis for module 'top_block_util_vector_logic_3_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_mii_initializer_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_mii_initializer_0_0')
End Gated Clock analysis for module 'top_block_mii_initializer_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_reg_switch_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_reg_switch_0_0')
End Gated Clock analysis for module 'top_block_reg_switch_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_data_receiver_v1_0_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_data_receiver_v1_0_0_0')
End Gated Clock analysis for module 'top_block_data_receiver_v1_0_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_native_to_axi_lite_v_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_native_to_axi_lite_v_0_0')
End Gated Clock analysis for module 'top_block_native_to_axi_lite_v_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_OBUFDS_TRG_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_OBUFDS_TRG_0_0')
End Gated Clock analysis for module 'top_block_OBUFDS_TRG_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'SAMPA_TRG_EN_v1_0'
[INFO] Found 0 combinational gated clocks in this module ('SAMPA_TRG_EN_v1_0')
End Gated Clock analysis for module 'SAMPA_TRG_EN_v1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_SAMPA_TRG_EN_v1_0_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_SAMPA_TRG_EN_v1_0_0_0')
End Gated Clock analysis for module 'top_block_SAMPA_TRG_EN_v1_0_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_TRG_MODULE_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_TRG_MODULE_0_0')
End Gated Clock analysis for module 'top_block_TRG_MODULE_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlslice_0_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlslice_0_1')
End Gated Clock analysis for module 'top_block_xlslice_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlslice_0_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlslice_0_2')
End Gated Clock analysis for module 'top_block_xlslice_0_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlslice_0_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlslice_0_3')
End Gated Clock analysis for module 'top_block_xlslice_0_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlslice_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlslice_1_0')
End Gated Clock analysis for module 'top_block_xlslice_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'SAMPA_PON_v1_0_M00_AXI'
[INFO] Found 0 combinational gated clocks in this module ('SAMPA_PON_v1_0_M00_AXI')
End Gated Clock analysis for module 'SAMPA_PON_v1_0_M00_AXI'
-----------------------------------------------
Starting Gated Clock analysis for module 'SAMPA_PON_v1_0'
[INFO] Found 0 combinational gated clocks in this module ('SAMPA_PON_v1_0')
End Gated Clock analysis for module 'SAMPA_PON_v1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_SAMPA_PON_v1_0_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_SAMPA_PON_v1_0_0_0')
End Gated Clock analysis for module 'top_block_SAMPA_PON_v1_0_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_bits_to_n_samples_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_bits_to_n_samples_0_0')
End Gated Clock analysis for module 'top_block_bits_to_n_samples_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'axi_data_fifo_v2_1_26_axi_data_fifo'
[INFO] Found 0 combinational gated clocks in this module ('axi_data_fifo_v2_1_26_axi_data_fifo')
End Gated Clock analysis for module 'axi_data_fifo_v2_1_26_axi_data_fifo'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_m00_data_fifo_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_m00_data_fifo_0')
End Gated Clock analysis for module 'top_block_m00_data_fifo_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xbar_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xbar_1')
End Gated Clock analysis for module 'top_block_xbar_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_axi_mem_intercon_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_axi_mem_intercon_3')
End Gated Clock analysis for module 'top_block_axi_mem_intercon_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_LED_REG_READ_SEPARAT_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_LED_REG_READ_SEPARAT_0_0')
End Gated Clock analysis for module 'top_block_LED_REG_READ_SEPARAT_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_LED_REG_READ_SEPARAT_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_LED_REG_READ_SEPARAT_1_0')
End Gated Clock analysis for module 'top_block_LED_REG_READ_SEPARAT_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_u_led_inst_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_u_led_inst_0_0')
End Gated Clock analysis for module 'top_block_u_led_inst_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_axi_bram_ctrl_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_axi_bram_ctrl_0_0')
End Gated Clock analysis for module 'top_block_axi_bram_ctrl_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_axi_bram_ctrl_1_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_axi_bram_ctrl_1_0')
End Gated Clock analysis for module 'top_block_axi_bram_ctrl_1_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'blk_mem_gen_v8_4_5'
[INFO] Found 0 combinational gated clocks in this module ('blk_mem_gen_v8_4_5')
End Gated Clock analysis for module 'blk_mem_gen_v8_4_5'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_blk_mem_gen_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_blk_mem_gen_0_0')
End Gated Clock analysis for module 'top_block_blk_mem_gen_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'proc_sys_reset'
[INFO] Found 0 combinational gated clocks in this module ('proc_sys_reset')
End Gated Clock analysis for module 'proc_sys_reset'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_rst_clk_wiz_0_125M_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_rst_clk_wiz_0_125M_0')
End Gated Clock analysis for module 'top_block_rst_clk_wiz_0_125M_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'proc_sys_reset__1'
[INFO] Found 0 combinational gated clocks in this module ('proc_sys_reset__1')
End Gated Clock analysis for module 'proc_sys_reset__1'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_rst_clk_wiz_1_320M_1'
[INFO] Found 0 combinational gated clocks in this module ('top_block_rst_clk_wiz_1_320M_1')
End Gated Clock analysis for module 'top_block_rst_clk_wiz_1_320M_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'xsdbs_v1_0_2_xsdbs'
[INFO] Found 0 combinational gated clocks in this module ('xsdbs_v1_0_2_xsdbs')
End Gated Clock analysis for module 'xsdbs_v1_0_2_xsdbs'
-----------------------------------------------
Starting Gated Clock analysis for module 'vio_v3_0_23_vio'
[INFO] Found 0 combinational gated clocks in this module ('vio_v3_0_23_vio')
End Gated Clock analysis for module 'vio_v3_0_23_vio'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_vio_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_vio_0_0')
End Gated Clock analysis for module 'top_block_vio_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_cdc_async_rst'
[INFO] Found 0 combinational gated clocks in this module ('xpm_cdc_async_rst')
End Gated Clock analysis for module 'xpm_cdc_async_rst'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xpm_cdc_gen_0_0')
End Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_cdc_async_rst__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('xpm_cdc_async_rst__parameterized0')
End Gated Clock analysis for module 'xpm_cdc_async_rst__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_2'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xpm_cdc_gen_0_2')
End Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_cdc_async_rst__4'
[INFO] Found 0 combinational gated clocks in this module ('xpm_cdc_async_rst__4')
End Gated Clock analysis for module 'xpm_cdc_async_rst__4'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xpm_cdc_gen_0_3')
End Gated Clock analysis for module 'top_block_xpm_cdc_gen_0_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_cdc_async_rst__3'
[INFO] Found 0 combinational gated clocks in this module ('xpm_cdc_async_rst__3')
End Gated Clock analysis for module 'xpm_cdc_async_rst__3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xpm_cdc_gen_2_0'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xpm_cdc_gen_2_0')
End Gated Clock analysis for module 'top_block_xpm_cdc_gen_2_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_util_vector_logic_0_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_util_vector_logic_0_3')
End Gated Clock analysis for module 'top_block_util_vector_logic_0_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_xlconstant_0_3'
[INFO] Found 0 combinational gated clocks in this module ('top_block_xlconstant_0_3')
End Gated Clock analysis for module 'top_block_xlconstant_0_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block'
[INFO] Found 0 combinational gated clocks in this module ('top_block')
End Gated Clock analysis for module 'top_block'
-----------------------------------------------
Starting Gated Clock analysis for module 'top_block_wrapper'
[INFO] Found 0 combinational gated clocks in this module ('top_block_wrapper')
End Gated Clock analysis for module 'top_block_wrapper'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/check_delay_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_master_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[0].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/check_delay_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/check_delay_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_master_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_middle_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_SAMPAx[2].u_idelay_impl_clock/current_idelay_slave_end_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19024 ; free virtual = 41387
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19024 ; free virtual = 41387
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19021 ; free virtual = 41385
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19021 ; free virtual = 41385
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19025 ; free virtual = 41388
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19025 ; free virtual = 41389
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |gig_ethernet_pcs_pma_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |gig_ethernet_pcs_pma |     1|
|2     |BUFG                 |    10|
|3     |BUFG_GT              |     4|
|4     |CARRY8               |   187|
|5     |DNA_PORTE2           |     1|
|6     |FIFO36E2             |    48|
|8     |GTHE4_CHANNEL        |     1|
|9     |IBUFDS_GTE4          |     1|
|10    |IDELAYE3             |    48|
|13    |LUT1                 |   627|
|14    |LUT2                 |  1404|
|15    |LUT3                 |  2015|
|16    |LUT4                 |  2185|
|17    |LUT5                 |  3536|
|18    |LUT6                 | 11824|
|19    |MMCME4_ADV           |     2|
|21    |MUXCY                |    94|
|22    |MUXCY_L              |     9|
|23    |MUXF7                |  2764|
|24    |MUXF8                |   975|
|25    |ODDR2                |     1|
|26    |ODELAYE3             |    44|
|28    |PLLE4_ADV            |     1|
|29    |RAM16X1D             |    10|
|30    |RAM32M               |     2|
|31    |RAM32M16             |     2|
|32    |RAM64M               |     2|
|33    |RAM64M8              |    12|
|34    |RAMB18E2             |    11|
|36    |RAMB36E2             |    45|
|47    |SRL16                |     2|
|48    |SRL16E               |    42|
|49    |XORCY                |   108|
|50    |FD                   |    48|
|51    |FDCE                 |  3525|
|52    |FDP                  |    12|
|53    |FDPE                 |   100|
|54    |FDR                  |    19|
|55    |FDRE                 | 31613|
|56    |FDSE                 |   189|
|57    |IBUF                 |     3|
|58    |IBUFDS               |    52|
|59    |IOBUF                |     2|
|60    |OBUF                 |    17|
|61    |OBUFDS               |    14|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 3474.648 ; gain = 917.699 ; free physical = 19026 ; free virtual = 41389
Synthesis current peak Physical Memory [PSS] (MB): peak = 9444.346; parent = 2501.045; children = 7053.911
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15069.539; parent = 3474.652; children = 11594.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 531 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 3478.559 ; gain = 774.270 ; free physical = 25826 ; free virtual = 48189
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 3478.559 ; gain = 921.609 ; free physical = 25826 ; free virtual = 48189
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3478.559 ; gain = 0.000 ; free physical = 25785 ; free virtual = 48147
INFO: [Netlist 29-17] Analyzing 4379 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/tx/outddr_tx_clk/o' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_block_i/reset/vio_0 UUID: 499384b9-f309-5737-b91f-db55ccc11929 
INFO: [Opt 31-138] Pushed 1 inverter(s) to 92 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/rxrecclk_bufg_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/usrclk2_bufg_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_block_i/reg_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance top_block_i/clock_wrapper/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance top_block_i/clock_wrapper/clk_wiz_1/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance top_block_i/clock_wrapper/clk_wiz_2/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.664 ; gain = 0.000 ; free physical = 25754 ; free virtual = 48117
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  (CARRY4) => CARRY8: 15 instances
  BUFG => BUFGCE: 10 instances
  FD => FDRE: 48 instances
  FDP => FDPE: 12 instances
  FDR => FDRE: 19 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 14 instances
  ODDR2 => OSERDESE3: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: 89175e12
INFO: [Common 17-83] Releasing license: Synthesis
1047 Infos, 968 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:00 . Memory (MB): peak = 3506.664 ; gain = 949.715 ; free physical = 26069 ; free virtual = 48432
INFO: [Common 17-1381] The checkpoint '/home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_wrapper_utilization_synth.rpt -pb top_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 15:49:34 2025...
