<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1705" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1705{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1705{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1705{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1705{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1705{left:360px;bottom:966px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1705{left:70px;bottom:829px;letter-spacing:0.13px;}
#t7_1705{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t8_1705{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t9_1705{left:70px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_1705{left:316px;bottom:778px;}
#tb_1705{left:332px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_1705{left:70px;bottom:754px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1705{left:70px;bottom:737px;letter-spacing:-0.18px;}
#te_1705{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1705{left:70px;bottom:696px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1705{left:70px;bottom:679px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#th_1705{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1705{left:70px;bottom:638px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1705{left:70px;bottom:621px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_1705{left:70px;bottom:597px;letter-spacing:-0.14px;word-spacing:-1px;}
#tl_1705{left:70px;bottom:580px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_1705{left:70px;bottom:555px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tn_1705{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_1705{left:70px;bottom:516px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tp_1705{left:70px;bottom:499px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tq_1705{left:70px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tr_1705{left:70px;bottom:459px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_1705{left:70px;bottom:442px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_1705{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tu_1705{left:70px;bottom:403px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tv_1705{left:70px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_1705{left:70px;bottom:369px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tx_1705{left:70px;bottom:346px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#ty_1705{left:70px;bottom:329px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tz_1705{left:70px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_1705{left:70px;bottom:273px;letter-spacing:0.13px;}
#t11_1705{left:70px;bottom:248px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t12_1705{left:91px;bottom:230px;letter-spacing:-0.12px;}
#t13_1705{left:367px;bottom:229px;}
#t14_1705{left:379px;bottom:230px;letter-spacing:-0.11px;}
#t15_1705{left:91px;bottom:212px;letter-spacing:-0.11px;}
#t16_1705{left:91px;bottom:193px;letter-spacing:-0.12px;}
#t17_1705{left:400px;bottom:193px;}
#t18_1705{left:411px;bottom:193px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_1705{left:71px;bottom:1077px;letter-spacing:-0.14px;}
#t1a_1705{left:70px;bottom:1058px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1b_1705{left:646px;bottom:1065px;}
#t1c_1705{left:660px;bottom:1058px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t1d_1705{left:85px;bottom:1041px;letter-spacing:-0.12px;}
#t1e_1705{left:85px;bottom:1025px;letter-spacing:-0.11px;}
#t1f_1705{left:213px;bottom:1031px;}
#t1g_1705{left:228px;bottom:1025px;letter-spacing:-0.12px;}
#t1h_1705{left:86px;bottom:945px;letter-spacing:-0.15px;}
#t1i_1705{left:158px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1j_1705{left:286px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1k_1705{left:434px;bottom:945px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1l_1705{left:587px;bottom:945px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1m_1705{left:741px;bottom:945px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1n_1705{left:100px;bottom:921px;}
#t1o_1705{left:182px;bottom:921px;letter-spacing:-0.1px;}
#t1p_1705{left:269px;bottom:921px;letter-spacing:-0.12px;}
#t1q_1705{left:425px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_1705{left:608px;bottom:921px;letter-spacing:-0.1px;}
#t1s_1705{left:762px;bottom:921px;letter-spacing:-0.17px;}
#t1t_1705{left:100px;bottom:896px;}
#t1u_1705{left:182px;bottom:896px;letter-spacing:-0.12px;}
#t1v_1705{left:275px;bottom:896px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_1705{left:430px;bottom:896px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_1705{left:578px;bottom:896px;letter-spacing:-0.12px;}
#t1y_1705{left:762px;bottom:896px;letter-spacing:-0.17px;}
#t1z_1705{left:101px;bottom:872px;}
#t20_1705{left:167px;bottom:872px;letter-spacing:-0.12px;}
#t21_1705{left:275px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_1705{left:427px;bottom:872px;letter-spacing:-0.11px;}
#t23_1705{left:578px;bottom:872px;letter-spacing:-0.12px;}
#t24_1705{left:762px;bottom:872px;letter-spacing:-0.17px;}

.s1_1705{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1705{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1705{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_1705{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_1705{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1705{font-size:15px;font-family:Symbol_b5z;color:#000;}
.s9_1705{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1705" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1705Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1705" style="-webkit-user-select: none;"><object width="935" height="1210" data="1705/1705.svg" type="image/svg+xml" id="pdf1705" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1705" class="t s1_1705">PSUBSB/PSUBSW—Subtract Packed Signed Integers With Signed Saturation </span>
<span id="t2_1705" class="t s2_1705">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1705" class="t s1_1705">Vol. 2B </span><span id="t4_1705" class="t s1_1705">4-485 </span>
<span id="t5_1705" class="t s3_1705">Instruction Operand Encoding </span>
<span id="t6_1705" class="t s3_1705">Description </span>
<span id="t7_1705" class="t s4_1705">Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed </span>
<span id="t8_1705" class="t s4_1705">signed integers of the destination operand (first operand), and stores the packed integer results in the destination </span>
<span id="t9_1705" class="t s4_1705">operand. See Figure 9-4 in the Intel </span>
<span id="ta_1705" class="t s5_1705">® </span>
<span id="tb_1705" class="t s4_1705">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an </span>
<span id="tc_1705" class="t s4_1705">illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following para- </span>
<span id="td_1705" class="t s4_1705">graphs. </span>
<span id="te_1705" class="t s4_1705">The (V)PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the </span>
<span id="tf_1705" class="t s4_1705">range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, </span>
<span id="tg_1705" class="t s4_1705">respectively, is written to the destination operand. </span>
<span id="th_1705" class="t s4_1705">The (V)PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the </span>
<span id="ti_1705" class="t s4_1705">range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or </span>
<span id="tj_1705" class="t s4_1705">8000H, respectively, is written to the destination operand. </span>
<span id="tk_1705" class="t s4_1705">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tl_1705" class="t s4_1705">access additional registers (XMM8-XMM15). </span>
<span id="tm_1705" class="t s4_1705">Legacy SSE version 64-bit operand: The destination operand must be an MMX technology register and the source </span>
<span id="tn_1705" class="t s4_1705">operand can be either an MMX technology register or a 64-bit memory location. </span>
<span id="to_1705" class="t s4_1705">128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first </span>
<span id="tp_1705" class="t s4_1705">source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM desti- </span>
<span id="tq_1705" class="t s4_1705">nation register remain unchanged. </span>
<span id="tr_1705" class="t s4_1705">VEX.128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first </span>
<span id="ts_1705" class="t s4_1705">source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the destination YMM register </span>
<span id="tt_1705" class="t s4_1705">are zeroed. </span>
<span id="tu_1705" class="t s4_1705">VEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first </span>
<span id="tv_1705" class="t s4_1705">source operand and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding ZMM </span>
<span id="tw_1705" class="t s4_1705">register are zeroed. </span>
<span id="tx_1705" class="t s4_1705">EVEX encoded version: The second source operand is an ZMM/YMM/XMM register or an 512/256/128-bit memory </span>
<span id="ty_1705" class="t s4_1705">location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is condi- </span>
<span id="tz_1705" class="t s4_1705">tionally updated with writemask k1. </span>
<span id="t10_1705" class="t s3_1705">Operation </span>
<span id="t11_1705" class="t s6_1705">PSUBSB (With 64-bit Operands) </span>
<span id="t12_1705" class="t s7_1705">DEST[7:0] := SaturateToSignedByte (DEST[7:0] </span><span id="t13_1705" class="t s8_1705">− </span><span id="t14_1705" class="t s7_1705">SRC (7:0]); </span>
<span id="t15_1705" class="t s7_1705">(* Repeat subtract operation for 2nd through 7th bytes *) </span>
<span id="t16_1705" class="t s7_1705">DEST[63:56] := SaturateToSignedByte (DEST[63:56] </span><span id="t17_1705" class="t s8_1705">− </span><span id="t18_1705" class="t s7_1705">SRC[63:56] ); </span>
<span id="t19_1705" class="t s9_1705">NOTES: </span>
<span id="t1a_1705" class="t s7_1705">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1b_1705" class="t s5_1705">® </span>
<span id="t1c_1705" class="t s7_1705">64 and IA-32 Architectures Soft- </span>
<span id="t1d_1705" class="t s7_1705">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t1e_1705" class="t s7_1705">Registers,” in the Intel </span>
<span id="t1f_1705" class="t s5_1705">® </span>
<span id="t1g_1705" class="t s7_1705">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1h_1705" class="t s6_1705">Op/En </span><span id="t1i_1705" class="t s6_1705">Tuple Type </span><span id="t1j_1705" class="t s6_1705">Operand 1 </span><span id="t1k_1705" class="t s6_1705">Operand 2 </span><span id="t1l_1705" class="t s6_1705">Operand 3 </span><span id="t1m_1705" class="t s6_1705">Operand 4 </span>
<span id="t1n_1705" class="t s7_1705">A </span><span id="t1o_1705" class="t s7_1705">N/A </span><span id="t1p_1705" class="t s7_1705">ModRM:reg (r, w) </span><span id="t1q_1705" class="t s7_1705">ModRM:r/m (r) </span><span id="t1r_1705" class="t s7_1705">N/A </span><span id="t1s_1705" class="t s7_1705">N/A </span>
<span id="t1t_1705" class="t s7_1705">B </span><span id="t1u_1705" class="t s7_1705">N/A </span><span id="t1v_1705" class="t s7_1705">ModRM:reg (w) </span><span id="t1w_1705" class="t s7_1705">VEX.vvvv (r) </span><span id="t1x_1705" class="t s7_1705">ModRM:r/m (r) </span><span id="t1y_1705" class="t s7_1705">N/A </span>
<span id="t1z_1705" class="t s7_1705">C </span><span id="t20_1705" class="t s7_1705">Full Mem </span><span id="t21_1705" class="t s7_1705">ModRM:reg (w) </span><span id="t22_1705" class="t s7_1705">EVEX.vvvv (r) </span><span id="t23_1705" class="t s7_1705">ModRM:r/m (r) </span><span id="t24_1705" class="t s7_1705">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
