{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593388361038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593388361039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 29 08:52:40 2020 " "Processing started: Mon Jun 29 08:52:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593388361039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593388361039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L10_BcdCounter -c TopModule --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off L10_BcdCounter -c TopModule --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593388361039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593388361204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593388361204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593388367622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593388367622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BcdCounter.v 4 4 " "Found 4 design units, including 4 entities, in source file BcdCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_dec_counter2 " "Found entity 1: m_dec_counter2" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593388367626 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_bcd_counter " "Found entity 2: m_bcd_counter" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593388367626 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_seven_segment " "Found entity 3: m_seven_segment" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593388367626 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_chattering " "Found entity 4: m_chattering" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593388367626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593388367626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seq0 TopModule.v(31) " "Verilog HDL Implicit Net warning at TopModule.v(31): created implicit net for \"seq0\"" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1593388367626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593388367670 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "seg0 TopModule.v(25) " "Verilog HDL warning at TopModule.v(25): object seg0 used but never assigned" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1593388367670 "|TopModule"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg0 0 TopModule.v(25) " "Net \"seg0\" at TopModule.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1593388367671 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_chattering m_chattering:u0 " "Elaborating entity \"m_chattering\" for hierarchy \"m_chattering:u0\"" {  } { { "TopModule.v" "u0" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593388367692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BcdCounter.v(79) " "Verilog HDL assignment warning at BcdCounter.v(79): truncated value with size 32 to match size of target (16)" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593388367692 "|TopModule|m_chattering:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_bcd_counter m_bcd_counter:u1 " "Elaborating entity \"m_bcd_counter\" for hierarchy \"m_bcd_counter:u1\"" {  } { { "TopModule.v" "u1" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593388367699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_dec_counter2 m_bcd_counter:u1\|m_dec_counter2:u0 " "Elaborating entity \"m_dec_counter2\" for hierarchy \"m_bcd_counter:u1\|m_dec_counter2:u0\"" {  } { { "BcdCounter.v" "u0" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593388367710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BcdCounter.v(5) " "Verilog HDL assignment warning at BcdCounter.v(5): truncated value with size 32 to match size of target (1)" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593388367710 "|TopModule|m_bcd_counter:u1|m_dec_counter2:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BcdCounter.v(16) " "Verilog HDL assignment warning at BcdCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "BcdCounter.v" "" { Text "/home/vagrant/shared/L10_BcdCounter/BcdCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593388367710 "|TopModule|m_bcd_counter:u1|m_dec_counter2:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u2 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u2\"" {  } { { "TopModule.v" "u2" { Text "/home/vagrant/shared/L10_BcdCounter/TopModule.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593388367715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1593388367763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593388367789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 29 08:52:47 2020 " "Processing ended: Mon Jun 29 08:52:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593388367789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593388367789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593388367789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593388367789 ""}
