<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CF_UART APIs: CF_UART.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">CF_UART APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div id="main-nav"></div>
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">CF_UART.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>C header file for UART APIs which contains the function prototypes.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="CF__UART__regs_8h_source.html">CF_UART_regs.h</a>&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div>
<p><a href="CF__UART_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aab5cbb4a185bfe65a14e19beeaba4f10" id="r_aab5cbb4a185bfe65a14e19beeaba4f10"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10">parity_type</a> { <br />
&#160;&#160;<a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10ac157bdf0b85a40d2619cbc8bc1ae5fe2">NONE</a> = 0
, <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10aa29cedab858353a26006af9db7cd1ed8">ODD</a> = 1
, <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10a8487756fbc720579906f0ae1738f0fcc">EVEN</a> = 2
, <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10adedda6ce97e93d2a3e84ca7a704cd998">STICKY_0</a> = 4
, <br />
&#160;&#160;<a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10a0cc8b778b8f0b3fa4d7a084fddbc3cec">STICKY_1</a> = 5
<br />
 }</td></tr>
<tr class="separator:aab5cbb4a185bfe65a14e19beeaba4f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac8fb76879468f536845efd63dd013023" id="r_ac8fb76879468f536845efd63dd013023"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8fb76879468f536845efd63dd013023">CF_UART_enable</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:ac8fb76879468f536845efd63dd013023"><td class="mdescLeft">&#160;</td><td class="mdescRight">enables using uart by setting "en" bit in the control register to 1  <br /></td></tr>
<tr class="separator:ac8fb76879468f536845efd63dd013023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906f9de6fa1f7d7a3e251f9c8ecf3ba1" id="r_a906f9de6fa1f7d7a3e251f9c8ecf3ba1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a906f9de6fa1f7d7a3e251f9c8ecf3ba1">CF_UART_disable</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a906f9de6fa1f7d7a3e251f9c8ecf3ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">disables using uart by clearing "en" bit in the control register  <br /></td></tr>
<tr class="separator:a906f9de6fa1f7d7a3e251f9c8ecf3ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d08acb4a16fe736ec85a6809a8f4cf" id="r_a27d08acb4a16fe736ec85a6809a8f4cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d08acb4a16fe736ec85a6809a8f4cf">CF_UART_enableRx</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a27d08acb4a16fe736ec85a6809a8f4cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">enables using uart RX by setting uart "rxen" bit in the control register to 1  <br /></td></tr>
<tr class="separator:a27d08acb4a16fe736ec85a6809a8f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbcb77cabef3983cca1118db94f33da" id="r_a8bbcb77cabef3983cca1118db94f33da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bbcb77cabef3983cca1118db94f33da">CF_UART_disableRx</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a8bbcb77cabef3983cca1118db94f33da"><td class="mdescLeft">&#160;</td><td class="mdescRight">disables using uart RX by clearing uart "rxen" bit in the control register  <br /></td></tr>
<tr class="separator:a8bbcb77cabef3983cca1118db94f33da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e39d1b67dee9dc4eddecab799f2a73e" id="r_a9e39d1b67dee9dc4eddecab799f2a73e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e39d1b67dee9dc4eddecab799f2a73e">CF_UART_enableTx</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a9e39d1b67dee9dc4eddecab799f2a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">enables using uart TX by setting uart "txen" bit in the control register to 1  <br /></td></tr>
<tr class="separator:a9e39d1b67dee9dc4eddecab799f2a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdfa5d0ceaf25c86265f08508d0ac82" id="r_a5fdfa5d0ceaf25c86265f08508d0ac82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fdfa5d0ceaf25c86265f08508d0ac82">CF_UART_disableTx</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a5fdfa5d0ceaf25c86265f08508d0ac82"><td class="mdescLeft">&#160;</td><td class="mdescRight">disables using uart TX by clearing uart "txen" bit in the control register  <br /></td></tr>
<tr class="separator:a5fdfa5d0ceaf25c86265f08508d0ac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6c1522111c36f052d01ef8477d8708" id="r_a5b6c1522111c36f052d01ef8477d8708"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b6c1522111c36f052d01ef8477d8708">CF_UART_enableLoopBack</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a5b6c1522111c36f052d01ef8477d8708"><td class="mdescLeft">&#160;</td><td class="mdescRight">enables loopback (connecting TX to RX signal) by setting "lpen" bit in the control register to 1  <br /></td></tr>
<tr class="separator:a5b6c1522111c36f052d01ef8477d8708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b502b1b4f32f74147fa27ef594ec5f" id="r_a14b502b1b4f32f74147fa27ef594ec5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14b502b1b4f32f74147fa27ef594ec5f">CF_UART_disableLoopBack</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a14b502b1b4f32f74147fa27ef594ec5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">disables loopback (connecting TX to RX signal) by clearing "lpen" bit in the control register  <br /></td></tr>
<tr class="separator:a14b502b1b4f32f74147fa27ef594ec5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e9f0fc22054ed60435b56e07cc2b08" id="r_a41e9f0fc22054ed60435b56e07cc2b08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41e9f0fc22054ed60435b56e07cc2b08">CF_UART_enableGlitchFilter</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a41e9f0fc22054ed60435b56e07cc2b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">enables glitch filter (filter out noise or glitches on the received signal) by setting "gfen" bit in the control register to 1  <br /></td></tr>
<tr class="separator:a41e9f0fc22054ed60435b56e07cc2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b951370140c22de50546112916dbf0f" id="r_a0b951370140c22de50546112916dbf0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b951370140c22de50546112916dbf0f">CF_UART_disableGlitchFilter</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a0b951370140c22de50546112916dbf0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">disables glitch filter (filter out noise or glitches on the received signal) by clearing "gfen" bit in the control register  <br /></td></tr>
<tr class="separator:a0b951370140c22de50546112916dbf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93420e961b8b16ec1d4e19565a89338f" id="r_a93420e961b8b16ec1d4e19565a89338f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93420e961b8b16ec1d4e19565a89338f">CF_UART_setCTRL</a> (uint32_t uart_base, int value)</td></tr>
<tr class="separator:a93420e961b8b16ec1d4e19565a89338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae932a6f49dc8556119957adf2d230714" id="r_ae932a6f49dc8556119957adf2d230714"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae932a6f49dc8556119957adf2d230714">CF_UART_getCTRL</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:ae932a6f49dc8556119957adf2d230714"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the value of the control register  <br /></td></tr>
<tr class="separator:ae932a6f49dc8556119957adf2d230714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ad6f2b0288e0a90421b7755b4ea6d7" id="r_a29ad6f2b0288e0a90421b7755b4ea6d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29ad6f2b0288e0a90421b7755b4ea6d7">CF_UART_setDataSize</a> (uint32_t uart_base, int value)</td></tr>
<tr class="memdesc:a29ad6f2b0288e0a90421b7755b4ea6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the Data Size (Data word length: 5-9 bits ) by setting the "wlen" field in configuration register  <br /></td></tr>
<tr class="separator:a29ad6f2b0288e0a90421b7755b4ea6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9196d00146f379a9e90b260b4545209" id="r_ad9196d00146f379a9e90b260b4545209"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9196d00146f379a9e90b260b4545209">CF_UART_setTwoStopBitsSelect</a> (uint32_t uart_base, bool is_two_bits)</td></tr>
<tr class="memdesc:ad9196d00146f379a9e90b260b4545209"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the "stp2" bit in configuration register (whether the stop boits are two or one)  <br /></td></tr>
<tr class="separator:ad9196d00146f379a9e90b260b4545209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f34f093714af424473fa57fb04cfc5" id="r_a61f34f093714af424473fa57fb04cfc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f34f093714af424473fa57fb04cfc5">CF_UART_setParityType</a> (uint32_t uart_base, enum <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10">parity_type</a> parity)</td></tr>
<tr class="memdesc:a61f34f093714af424473fa57fb04cfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the "parity" field in configuration register (could be none, odd, even, sticky 0 or sticky 1)  <br /></td></tr>
<tr class="separator:a61f34f093714af424473fa57fb04cfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56dac54958dce9684d6ad1cd26d1018" id="r_ab56dac54958dce9684d6ad1cd26d1018"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab56dac54958dce9684d6ad1cd26d1018">CF_UART_setTimeoutBits</a> (uint32_t uart_base, int value)</td></tr>
<tr class="memdesc:ab56dac54958dce9684d6ad1cd26d1018"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the "timeout" field in configuration register which is receiver timeout measured in number of bits at which the timeout flag will be raised  <br /></td></tr>
<tr class="separator:ab56dac54958dce9684d6ad1cd26d1018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad90397a0d5f9b1559105971e24b585" id="r_abad90397a0d5f9b1559105971e24b585"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abad90397a0d5f9b1559105971e24b585">CF_UART_setConfig</a> (uint32_t uart_base, int config)</td></tr>
<tr class="separator:abad90397a0d5f9b1559105971e24b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae10f814cfbacb6ee771ddcc5b349744" id="r_aae10f814cfbacb6ee771ddcc5b349744"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae10f814cfbacb6ee771ddcc5b349744">CF_UART_getConfig</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:aae10f814cfbacb6ee771ddcc5b349744"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the value of the configuration register  <br /></td></tr>
<tr class="separator:aae10f814cfbacb6ee771ddcc5b349744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998d1e7e9da992f65124ac26854513ec" id="r_a998d1e7e9da992f65124ac26854513ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a998d1e7e9da992f65124ac26854513ec">CF_UART_setRxFIFOThreshold</a> (uint32_t uart_base, int threshold)</td></tr>
<tr class="memdesc:a998d1e7e9da992f65124ac26854513ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the RX FIFO threshold to a certain value at which "RXA" interrupt will be raised  <br /></td></tr>
<tr class="separator:a998d1e7e9da992f65124ac26854513ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829e9820f1d010624994aa7590851721" id="r_a829e9820f1d010624994aa7590851721"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a829e9820f1d010624994aa7590851721">CF_UART_getRxFIFOThreshold</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a829e9820f1d010624994aa7590851721"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the current value of the RX FIFO threshold  <br /></td></tr>
<tr class="separator:a829e9820f1d010624994aa7590851721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416b4fb1a37947fefee94fdcd2b6175b" id="r_a416b4fb1a37947fefee94fdcd2b6175b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a416b4fb1a37947fefee94fdcd2b6175b">CF_UART_setTxFIFOThreshold</a> (uint32_t uart_base, int threshold)</td></tr>
<tr class="memdesc:a416b4fb1a37947fefee94fdcd2b6175b"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the TX FIFO threshold to a certain value at which "TXB" interrupt will be raised  <br /></td></tr>
<tr class="separator:a416b4fb1a37947fefee94fdcd2b6175b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e89a406b1b3cff125032eff26043d3d" id="r_a6e89a406b1b3cff125032eff26043d3d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e89a406b1b3cff125032eff26043d3d">CF_UART_getTxFIFOThreshold</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a6e89a406b1b3cff125032eff26043d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the current value of the TX FIFO threshold  <br /></td></tr>
<tr class="separator:a6e89a406b1b3cff125032eff26043d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8fde5e588c22e9bdf3b68f26469098" id="r_ade8fde5e588c22e9bdf3b68f26469098"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade8fde5e588c22e9bdf3b68f26469098">CF_UART_setFIFOControl</a> (uint32_t uart_base, int value)</td></tr>
<tr class="separator:ade8fde5e588c22e9bdf3b68f26469098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044758d0138aeb24c6a87fda9c7de6c6" id="r_a044758d0138aeb24c6a87fda9c7de6c6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a044758d0138aeb24c6a87fda9c7de6c6">CF_UART_getFIFOControl</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a044758d0138aeb24c6a87fda9c7de6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the value of the FIFO control register  <br /></td></tr>
<tr class="separator:a044758d0138aeb24c6a87fda9c7de6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c0a12c701bbab2594a68148ccaf187" id="r_a24c0a12c701bbab2594a68148ccaf187"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c0a12c701bbab2594a68148ccaf187">CF_UART_getFIFOStatus</a> (uint32_t uart_base)</td></tr>
<tr class="separator:a24c0a12c701bbab2594a68148ccaf187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65715703fe82c3f9fb235cf6b0f62e7b" id="r_a65715703fe82c3f9fb235cf6b0f62e7b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65715703fe82c3f9fb235cf6b0f62e7b">CF_UART_setMatchData</a> (uint32_t uart_base, int matchData)</td></tr>
<tr class="memdesc:a65715703fe82c3f9fb235cf6b0f62e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the matchData to a certain value at which "MATCH" interrupt will be raised  <br /></td></tr>
<tr class="separator:a65715703fe82c3f9fb235cf6b0f62e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471ea6bce689a667b0415208815a9005" id="r_a471ea6bce689a667b0415208815a9005"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a471ea6bce689a667b0415208815a9005">CF_UART_getMatchData</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a471ea6bce689a667b0415208815a9005"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the value of the match data register  <br /></td></tr>
<tr class="separator:a471ea6bce689a667b0415208815a9005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67855784d50b5c547378f5d5702c273" id="r_ab67855784d50b5c547378f5d5702c273"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab67855784d50b5c547378f5d5702c273">CF_UART_getTxCount</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:ab67855784d50b5c547378f5d5702c273"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the current level of the TX FIFO (the number of bytes in the FIFO)  <br /></td></tr>
<tr class="separator:ab67855784d50b5c547378f5d5702c273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad473ded49b92582489495c207b425a01" id="r_ad473ded49b92582489495c207b425a01"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad473ded49b92582489495c207b425a01">CF_UART_getRxCount</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:ad473ded49b92582489495c207b425a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the current level of the RX FIFO (the number of bytes in the FIFO)  <br /></td></tr>
<tr class="separator:ad473ded49b92582489495c207b425a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417529a40a07f0af36ba658f3a31fff5" id="r_a417529a40a07f0af36ba658f3a31fff5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a417529a40a07f0af36ba658f3a31fff5">CF_UART_setPrescaler</a> (uint32_t uart_base, int prescaler)</td></tr>
<tr class="memdesc:a417529a40a07f0af36ba658f3a31fff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets the prescaler to a certain value where Baud_rate = Bus_Clock_Freq/((Prescaler+1)*16)  <br /></td></tr>
<tr class="separator:a417529a40a07f0af36ba658f3a31fff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7077f683a7553f9c178ecfd058d1bd" id="r_a2d7077f683a7553f9c178ecfd058d1bd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d7077f683a7553f9c178ecfd058d1bd">CF_UART_getPrescaler</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a2d7077f683a7553f9c178ecfd058d1bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the value of the prescaler  <br /></td></tr>
<tr class="separator:a2d7077f683a7553f9c178ecfd058d1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb034e9ca5c75e87df32e77410dfffea" id="r_afb034e9ca5c75e87df32e77410dfffea"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb034e9ca5c75e87df32e77410dfffea">CF_UART_getRIS</a> (uint32_t uart_base)</td></tr>
<tr class="separator:afb034e9ca5c75e87df32e77410dfffea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffee64b80995aff387251125ebeca80" id="r_a6ffee64b80995aff387251125ebeca80"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ffee64b80995aff387251125ebeca80">CF_UART_getMIS</a> (uint32_t uart_base)</td></tr>
<tr class="separator:a6ffee64b80995aff387251125ebeca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fd462da652712e3d4c1a356af2b276" id="r_af9fd462da652712e3d4c1a356af2b276"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9fd462da652712e3d4c1a356af2b276">CF_UART_setIM</a> (uint32_t uart_base, int mask)</td></tr>
<tr class="separator:af9fd462da652712e3d4c1a356af2b276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e91976fc7aa7bc0d7aea10f9092c82" id="r_a19e91976fc7aa7bc0d7aea10f9092c82"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19e91976fc7aa7bc0d7aea10f9092c82">CF_UART_getIM</a> (uint32_t uart_base)</td></tr>
<tr class="separator:a19e91976fc7aa7bc0d7aea10f9092c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cf6e226bdc78fa9e36f40b4039fe8e" id="r_a71cf6e226bdc78fa9e36f40b4039fe8e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71cf6e226bdc78fa9e36f40b4039fe8e">CF_UART_setICR</a> (uint32_t uart_base, int mask)</td></tr>
<tr class="separator:a71cf6e226bdc78fa9e36f40b4039fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b53dbb72f6493a763d6176eb56ef2a" id="r_a45b53dbb72f6493a763d6176eb56ef2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45b53dbb72f6493a763d6176eb56ef2a">CF_UART_writeCharArr</a> (uint32_t uart_base, const char *char_arr)</td></tr>
<tr class="memdesc:a45b53dbb72f6493a763d6176eb56ef2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">transmit an array of characters through uart  <br /></td></tr>
<tr class="separator:a45b53dbb72f6493a763d6176eb56ef2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9219a3cffee150f100b55272eaae74da" id="r_a9219a3cffee150f100b55272eaae74da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9219a3cffee150f100b55272eaae74da">CF_UART_writeChar</a> (uint32_t uart_base, char data)</td></tr>
<tr class="memdesc:a9219a3cffee150f100b55272eaae74da"><td class="mdescLeft">&#160;</td><td class="mdescRight">transmit a single character through uart  <br /></td></tr>
<tr class="separator:a9219a3cffee150f100b55272eaae74da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727b43ac98a06b2e2a0c31c305e3e2f9" id="r_a727b43ac98a06b2e2a0c31c305e3e2f9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a727b43ac98a06b2e2a0c31c305e3e2f9">CF_UART_readChar</a> (uint32_t uart_base)</td></tr>
<tr class="memdesc:a727b43ac98a06b2e2a0c31c305e3e2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">recieve a single character through uart  <br /></td></tr>
<tr class="separator:a727b43ac98a06b2e2a0c31c305e3e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>C header file for UART APIs which contains the function prototypes. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aab5cbb4a185bfe65a14e19beeaba4f10" name="aab5cbb4a185bfe65a14e19beeaba4f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5cbb4a185bfe65a14e19beeaba4f10">&#9670;&#160;</a></span>parity_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10">parity_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aab5cbb4a185bfe65a14e19beeaba4f10ac157bdf0b85a40d2619cbc8bc1ae5fe2" name="aab5cbb4a185bfe65a14e19beeaba4f10ac157bdf0b85a40d2619cbc8bc1ae5fe2"></a>NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aab5cbb4a185bfe65a14e19beeaba4f10aa29cedab858353a26006af9db7cd1ed8" name="aab5cbb4a185bfe65a14e19beeaba4f10aa29cedab858353a26006af9db7cd1ed8"></a>ODD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aab5cbb4a185bfe65a14e19beeaba4f10a8487756fbc720579906f0ae1738f0fcc" name="aab5cbb4a185bfe65a14e19beeaba4f10a8487756fbc720579906f0ae1738f0fcc"></a>EVEN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aab5cbb4a185bfe65a14e19beeaba4f10adedda6ce97e93d2a3e84ca7a704cd998" name="aab5cbb4a185bfe65a14e19beeaba4f10adedda6ce97e93d2a3e84ca7a704cd998"></a>STICKY_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aab5cbb4a185bfe65a14e19beeaba4f10a0cc8b778b8f0b3fa4d7a084fddbc3cec" name="aab5cbb4a185bfe65a14e19beeaba4f10a0cc8b778b8f0b3fa4d7a084fddbc3cec"></a>STICKY_1&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a906f9de6fa1f7d7a3e251f9c8ecf3ba1" name="a906f9de6fa1f7d7a3e251f9c8ecf3ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906f9de6fa1f7d7a3e251f9c8ecf3ba1">&#9670;&#160;</a></span>CF_UART_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disables using uart by clearing "en" bit in the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b951370140c22de50546112916dbf0f" name="a0b951370140c22de50546112916dbf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b951370140c22de50546112916dbf0f">&#9670;&#160;</a></span>CF_UART_disableGlitchFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_disableGlitchFilter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disables glitch filter (filter out noise or glitches on the received signal) by clearing "gfen" bit in the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a14b502b1b4f32f74147fa27ef594ec5f" name="a14b502b1b4f32f74147fa27ef594ec5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b502b1b4f32f74147fa27ef594ec5f">&#9670;&#160;</a></span>CF_UART_disableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_disableLoopBack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disables loopback (connecting TX to RX signal) by clearing "lpen" bit in the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8bbcb77cabef3983cca1118db94f33da" name="a8bbcb77cabef3983cca1118db94f33da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbcb77cabef3983cca1118db94f33da">&#9670;&#160;</a></span>CF_UART_disableRx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_disableRx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disables using uart RX by clearing uart "rxen" bit in the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5fdfa5d0ceaf25c86265f08508d0ac82" name="a5fdfa5d0ceaf25c86265f08508d0ac82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fdfa5d0ceaf25c86265f08508d0ac82">&#9670;&#160;</a></span>CF_UART_disableTx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_disableTx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disables using uart TX by clearing uart "txen" bit in the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac8fb76879468f536845efd63dd013023" name="ac8fb76879468f536845efd63dd013023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fb76879468f536845efd63dd013023">&#9670;&#160;</a></span>CF_UART_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enables using uart by setting "en" bit in the control register to 1 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a41e9f0fc22054ed60435b56e07cc2b08" name="a41e9f0fc22054ed60435b56e07cc2b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e9f0fc22054ed60435b56e07cc2b08">&#9670;&#160;</a></span>CF_UART_enableGlitchFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_enableGlitchFilter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enables glitch filter (filter out noise or glitches on the received signal) by setting "gfen" bit in the control register to 1 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5b6c1522111c36f052d01ef8477d8708" name="a5b6c1522111c36f052d01ef8477d8708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6c1522111c36f052d01ef8477d8708">&#9670;&#160;</a></span>CF_UART_enableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_enableLoopBack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enables loopback (connecting TX to RX signal) by setting "lpen" bit in the control register to 1 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a27d08acb4a16fe736ec85a6809a8f4cf" name="a27d08acb4a16fe736ec85a6809a8f4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d08acb4a16fe736ec85a6809a8f4cf">&#9670;&#160;</a></span>CF_UART_enableRx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_enableRx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enables using uart RX by setting uart "rxen" bit in the control register to 1 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e39d1b67dee9dc4eddecab799f2a73e" name="a9e39d1b67dee9dc4eddecab799f2a73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e39d1b67dee9dc4eddecab799f2a73e">&#9670;&#160;</a></span>CF_UART_enableTx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_enableTx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enables using uart TX by setting uart "txen" bit in the control register to 1 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aae10f814cfbacb6ee771ddcc5b349744" name="aae10f814cfbacb6ee771ddcc5b349744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae10f814cfbacb6ee771ddcc5b349744">&#9670;&#160;</a></span>CF_UART_getConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the value of the configuration register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>configuration register value </dd></dl>

</div>
</div>
<a id="ae932a6f49dc8556119957adf2d230714" name="ae932a6f49dc8556119957adf2d230714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae932a6f49dc8556119957adf2d230714">&#9670;&#160;</a></span>CF_UART_getCTRL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getCTRL </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the value of the control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>control register value </dd></dl>

</div>
</div>
<a id="a044758d0138aeb24c6a87fda9c7de6c6" name="a044758d0138aeb24c6a87fda9c7de6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044758d0138aeb24c6a87fda9c7de6c6">&#9670;&#160;</a></span>CF_UART_getFIFOControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getFIFOControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the value of the FIFO control register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FIFO control register value </dd></dl>

</div>
</div>
<a id="a24c0a12c701bbab2594a68148ccaf187" name="a24c0a12c701bbab2594a68148ccaf187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c0a12c701bbab2594a68148ccaf187">&#9670;&#160;</a></span>CF_UART_getFIFOStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getFIFOStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns the value of the FIFO status register where</p><ul>
<li>bit 0-3: Receive FIFO Level</li>
<li>bit 8-11: Transmit FIFO Level</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FIFO status register value </dd></dl>

</div>
</div>
<a id="a19e91976fc7aa7bc0d7aea10f9092c82" name="a19e91976fc7aa7bc0d7aea10f9092c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e91976fc7aa7bc0d7aea10f9092c82">&#9670;&#160;</a></span>CF_UART_getIM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getIM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns the value of the Interrupts Masking Register; which enable and disables interrupts</p><ul>
<li>bit 0 TXE : Transmit FIFO is Empty.</li>
<li>bit 1 RXF : Receive FIFO is Full.</li>
<li>bit 2 TXB : Transmit FIFO level is Below Threshold.</li>
<li>bit 3 RXA : Receive FIFO level is Above Threshold.</li>
<li>bit 4 BRK : Line Break; 13 consecutive 0's have been detected on the line.</li>
<li>bit 5 MATCH : the receive data matches the MATCH register.</li>
<li>bit 6 FE : Framing Error, the receiver does not see a "stop" bit at the expected "stop" bit time.</li>
<li>bit 7 PRE : Parity Error; the receiver calculated parity does not match the received one.</li>
<li>bit 8 OR : Overrun; data has been received but the RX FIFO is full.</li>
<li>bit 9 RTO : Receiver Timeout; no data has been received for the time of a specified number of bits.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>IM register value </dd></dl>

</div>
</div>
<a id="a471ea6bce689a667b0415208815a9005" name="a471ea6bce689a667b0415208815a9005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471ea6bce689a667b0415208815a9005">&#9670;&#160;</a></span>CF_UART_getMatchData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getMatchData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the value of the match data register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>match data register value </dd></dl>

</div>
</div>
<a id="a6ffee64b80995aff387251125ebeca80" name="a6ffee64b80995aff387251125ebeca80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffee64b80995aff387251125ebeca80">&#9670;&#160;</a></span>CF_UART_getMIS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getMIS </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns the value of the Masked Interrupt Status Register</p><ul>
<li>bit 0 TXE : Transmit FIFO is Empty.</li>
<li>bit 1 RXF : Receive FIFO is Full.</li>
<li>bit 2 TXB : Transmit FIFO level is Below Threshold.</li>
<li>bit 3 RXA : Receive FIFO level is Above Threshold.</li>
<li>bit 4 BRK : Line Break; 13 consecutive 0's have been detected on the line.</li>
<li>bit 5 MATCH : the receive data matches the MATCH register.</li>
<li>bit 6 FE : Framing Error, the receiver does not see a "stop" bit at the expected "stop" bit time.</li>
<li>bit 7 PRE : Parity Error; the receiver calculated parity does not match the received one.</li>
<li>bit 8 OR : Overrun; data has been received but the RX FIFO is full.</li>
<li>bit 9 RTO : Receiver Timeout; no data has been received for the time of a specified number of bits.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MIS register value </dd></dl>

</div>
</div>
<a id="a2d7077f683a7553f9c178ecfd058d1bd" name="a2d7077f683a7553f9c178ecfd058d1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7077f683a7553f9c178ecfd058d1bd">&#9670;&#160;</a></span>CF_UART_getPrescaler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getPrescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the value of the prescaler </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>prescaler register value </dd></dl>

</div>
</div>
<a id="afb034e9ca5c75e87df32e77410dfffea" name="afb034e9ca5c75e87df32e77410dfffea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb034e9ca5c75e87df32e77410dfffea">&#9670;&#160;</a></span>CF_UART_getRIS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getRIS </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns the value of the Raw Interrupt Status Register</p><ul>
<li>bit 0 TXE : Transmit FIFO is Empty.</li>
<li>bit 1 RXF : Receive FIFO is Full.</li>
<li>bit 2 TXB : Transmit FIFO level is Below Threshold.</li>
<li>bit 3 RXA : Receive FIFO level is Above Threshold.</li>
<li>bit 4 BRK : Line Break; 13 consecutive 0's have been detected on the line.</li>
<li>bit 5 MATCH : the receive data matches the MATCH register.</li>
<li>bit 6 FE : Framing Error, the receiver does not see a "stop" bit at the expected "stop" bit time.</li>
<li>bit 7 PRE : Parity Error; the receiver calculated parity does not match the received one.</li>
<li>bit 8 OR : Overrun; data has been received but the RX FIFO is full.</li>
<li>bit 9 RTO : Receiver Timeout; no data has been received for the time of a specified number of bits.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RIS register value </dd></dl>

</div>
</div>
<a id="ad473ded49b92582489495c207b425a01" name="ad473ded49b92582489495c207b425a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad473ded49b92582489495c207b425a01">&#9670;&#160;</a></span>CF_UART_getRxCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getRxCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the current level of the RX FIFO (the number of bytes in the FIFO) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RX FIFO level register </dd></dl>

</div>
</div>
<a id="a829e9820f1d010624994aa7590851721" name="a829e9820f1d010624994aa7590851721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829e9820f1d010624994aa7590851721">&#9670;&#160;</a></span>CF_UART_getRxFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getRxFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the current value of the RX FIFO threshold </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RX FIFO threshold register </dd></dl>

</div>
</div>
<a id="ab67855784d50b5c547378f5d5702c273" name="ab67855784d50b5c547378f5d5702c273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67855784d50b5c547378f5d5702c273">&#9670;&#160;</a></span>CF_UART_getTxCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getTxCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the current level of the TX FIFO (the number of bytes in the FIFO) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TX FIFO level register </dd></dl>

</div>
</div>
<a id="a6e89a406b1b3cff125032eff26043d3d" name="a6e89a406b1b3cff125032eff26043d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e89a406b1b3cff125032eff26043d3d">&#9670;&#160;</a></span>CF_UART_getTxFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_getTxFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns the current value of the TX FIFO threshold </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TX FIFO threshold register </dd></dl>

</div>
</div>
<a id="a727b43ac98a06b2e2a0c31c305e3e2f9" name="a727b43ac98a06b2e2a0c31c305e3e2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727b43ac98a06b2e2a0c31c305e3e2f9">&#9670;&#160;</a></span>CF_UART_readChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int CF_UART_readChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>recieve a single character through uart </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the byte recieved </dd></dl>

</div>
</div>
<a id="abad90397a0d5f9b1559105971e24b585" name="abad90397a0d5f9b1559105971e24b585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad90397a0d5f9b1559105971e24b585">&#9670;&#160;</a></span>CF_UART_setConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the configuration register to a certain value where</p><ul>
<li>bit 0-3: Data word length: 5-9 bits</li>
<li>bit 4: Two Stop Bits Select</li>
<li>bit 5-7: Parity Type: 000: None, 001: odd, 010: even, 100: Sticky 0, 101: Sticky 1</li>
<li>bit 8-13: Receiver Timeout measured in number of bits</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">config</td><td>The value of the configuration register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a93420e961b8b16ec1d4e19565a89338f" name="a93420e961b8b16ec1d4e19565a89338f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93420e961b8b16ec1d4e19565a89338f">&#9670;&#160;</a></span>CF_UART_setCTRL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setCTRL </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the control register to a certain value where</p><ul>
<li>bit 0: UART enable</li>
<li>bit 1: UART Transmitter enable</li>
<li>bit 2: UART Receiver enable</li>
<li>bit 3: Loopback (connect RX and TX pins together) enable</li>
<li>bit 4: UART Glitch Filer on RX enable</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">value</td><td>The value of the control register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a29ad6f2b0288e0a90421b7755b4ea6d7" name="a29ad6f2b0288e0a90421b7755b4ea6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ad6f2b0288e0a90421b7755b4ea6d7">&#9670;&#160;</a></span>CF_UART_setDataSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setDataSize </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the Data Size (Data word length: 5-9 bits ) by setting the "wlen" field in configuration register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">value</td><td>The value of the required data word length <br  />
 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ade8fde5e588c22e9bdf3b68f26469098" name="ade8fde5e588c22e9bdf3b68f26469098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8fde5e588c22e9bdf3b68f26469098">&#9670;&#160;</a></span>CF_UART_setFIFOControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setFIFOControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the FIFO control register to a certain value where</p><ul>
<li>bit 0-3: Transmit FIFO Level Threshold</li>
<li>bit 8-11: Receive FIFO Level Threshold</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">config</td><td>The value of the FIFO control register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a71cf6e226bdc78fa9e36f40b4039fe8e" name="a71cf6e226bdc78fa9e36f40b4039fe8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cf6e226bdc78fa9e36f40b4039fe8e">&#9670;&#160;</a></span>CF_UART_setICR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setICR </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the value of the Interrupts Clear Register; write 1 to clear the flag</p><ul>
<li>bit 0 TXE : Transmit FIFO is Empty.</li>
<li>bit 1 RXF : Receive FIFO is Full.</li>
<li>bit 2 TXB : Transmit FIFO level is Below Threshold.</li>
<li>bit 3 RXA : Receive FIFO level is Above Threshold.</li>
<li>bit 4 BRK : Line Break; 13 consecutive 0's have been detected on the line.</li>
<li>bit 5 MATCH : the receive data matches the MATCH register.</li>
<li>bit 6 FE : Framing Error, the receiver does not see a "stop" bit at the expected "stop" bit time.</li>
<li>bit 7 PRE : Parity Error; the receiver calculated parity does not match the received one.</li>
<li>bit 8 OR : Overrun; data has been received but the RX FIFO is full.</li>
<li>bit 9 RTO : Receiver Timeout; no data has been received for the time of a specified number of bits.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">mask</td><td>The required mask value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af9fd462da652712e3d4c1a356af2b276" name="af9fd462da652712e3d4c1a356af2b276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fd462da652712e3d4c1a356af2b276">&#9670;&#160;</a></span>CF_UART_setIM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setIM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sets the value of the Interrupts Masking Register; which enable and disables interrupts</p><ul>
<li>bit 0 TXE : Transmit FIFO is Empty.</li>
<li>bit 1 RXF : Receive FIFO is Full.</li>
<li>bit 2 TXB : Transmit FIFO level is Below Threshold.</li>
<li>bit 3 RXA : Receive FIFO level is Above Threshold.</li>
<li>bit 4 BRK : Line Break; 13 consecutive 0's have been detected on the line.</li>
<li>bit 5 MATCH : the receive data matches the MATCH register.</li>
<li>bit 6 FE : Framing Error, the receiver does not see a "stop" bit at the expected "stop" bit time.</li>
<li>bit 7 PRE : Parity Error; the receiver calculated parity does not match the received one.</li>
<li>bit 8 OR : Overrun; data has been received but the RX FIFO is full.</li>
<li>bit 9 RTO : Receiver Timeout; no data has been received for the time of a specified number of bits.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">mask</td><td>The required mask value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a65715703fe82c3f9fb235cf6b0f62e7b" name="a65715703fe82c3f9fb235cf6b0f62e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65715703fe82c3f9fb235cf6b0f62e7b">&#9670;&#160;</a></span>CF_UART_setMatchData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setMatchData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>matchData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the matchData to a certain value at which "MATCH" interrupt will be raised </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">matchData</td><td>The value of the required match data <br  />
 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a61f34f093714af424473fa57fb04cfc5" name="a61f34f093714af424473fa57fb04cfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f34f093714af424473fa57fb04cfc5">&#9670;&#160;</a></span>CF_UART_setParityType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setParityType </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="#aab5cbb4a185bfe65a14e19beeaba4f10">parity_type</a>&#160;</td>
          <td class="paramname"><em>parity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the "parity" field in configuration register (could be none, odd, even, sticky 0 or sticky 1) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">parity</td><td>enum parity_type could be "NONE" , "ODD" , "EVEN" , "STICKY_0" , or "STICKY_1" </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a417529a40a07f0af36ba658f3a31fff5" name="a417529a40a07f0af36ba658f3a31fff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417529a40a07f0af36ba658f3a31fff5">&#9670;&#160;</a></span>CF_UART_setPrescaler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setPrescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>prescaler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the prescaler to a certain value where Baud_rate = Bus_Clock_Freq/((Prescaler+1)*16) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">prescaler</td><td>The value of the required prescaler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a998d1e7e9da992f65124ac26854513ec" name="a998d1e7e9da992f65124ac26854513ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998d1e7e9da992f65124ac26854513ec">&#9670;&#160;</a></span>CF_UART_setRxFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setRxFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the RX FIFO threshold to a certain value at which "RXA" interrupt will be raised </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">threshold</td><td>The value of the required threshold </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab56dac54958dce9684d6ad1cd26d1018" name="ab56dac54958dce9684d6ad1cd26d1018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56dac54958dce9684d6ad1cd26d1018">&#9670;&#160;</a></span>CF_UART_setTimeoutBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setTimeoutBits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the "timeout" field in configuration register which is receiver timeout measured in number of bits at which the timeout flag will be raised </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">value</td><td>timeout bits value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad9196d00146f379a9e90b260b4545209" name="ad9196d00146f379a9e90b260b4545209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9196d00146f379a9e90b260b4545209">&#9670;&#160;</a></span>CF_UART_setTwoStopBitsSelect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setTwoStopBitsSelect </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_two_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the "stp2" bit in configuration register (whether the stop boits are two or one) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">is_two_bits</td><td>bool value, if "true", the stop bits are two and if "false", the stop bit is one </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a416b4fb1a37947fefee94fdcd2b6175b" name="a416b4fb1a37947fefee94fdcd2b6175b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416b4fb1a37947fefee94fdcd2b6175b">&#9670;&#160;</a></span>CF_UART_setTxFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_setTxFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets the TX FIFO threshold to a certain value at which "TXB" interrupt will be raised </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">threshold</td><td>The value of the required threshold </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9219a3cffee150f100b55272eaae74da" name="a9219a3cffee150f100b55272eaae74da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9219a3cffee150f100b55272eaae74da">&#9670;&#160;</a></span>CF_UART_writeChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_writeChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>transmit a single character through uart </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">data</td><td>The character or byte required to send </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a45b53dbb72f6493a763d6176eb56ef2a" name="a45b53dbb72f6493a763d6176eb56ef2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b53dbb72f6493a763d6176eb56ef2a">&#9670;&#160;</a></span>CF_UART_writeCharArr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CF_UART_writeCharArr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>char_arr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>transmit an array of characters through uart </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uart_base</td><td>The base memory address of UART registers. </td></tr>
    <tr><td class="paramname">char_arr</td><td>An array of characters to send </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
