#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 27 14:49:28 2020
# Process ID: 16008
# Current directory: E:/vivado/Project/PCPU_Write_Buffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24688 E:\vivado\Project\PCPU_Write_Buffer\PCPU_Write_Buffer.xpr
# Log file: E:/vivado/Project/PCPU_Write_Buffer/vivado.log
# Journal file: E:/vivado/Project/PCPU_Write_Buffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
run 200 us
close_sim
close_hw_manager
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.runs/impl_1/arch_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property -dict [list CONFIG.Coe_File {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/coe/write_buffer.coe}] [get_ips Rom]
generate_target all [get_files  E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci]
catch { config_ip_cache -export [get_ips -all Rom] }
export_ip_user_files -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -no_script -sync -force -quiet
reset_run Rom_synth_1
launch_runs Rom_synth_1 -jobs 8
wait_on_run Rom_synth_1
export_simulation -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -directory E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files -ipstatic_source_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/modelsim} {questa=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/questa} {riviera=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/riviera} {activehdl=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
close_sim
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
close_sim
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
save_wave_config {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg}
close_sim
set_property -dict [list CONFIG.Coe_File {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/coe/write_buffer.coe}] [get_ips Rom]
generate_target all [get_files  E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci]
catch { config_ip_cache -export [get_ips -all Rom] }
export_ip_user_files -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -no_script -sync -force -quiet
reset_run Rom_synth_1
launch_runs Rom_synth_1 -jobs 8
wait_on_run Rom_synth_1
export_simulation -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -directory E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files -ipstatic_source_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/modelsim} {questa=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/questa} {riviera=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/riviera} {activehdl=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.sim/dummy_core_sim_behav.wcfg
source dummy_core_sim.tcl
run 200 us
close_sim
set_property -dict [list CONFIG.Coe_File {E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/coe/Lab4_RISCV.coe}] [get_ips Rom]
generate_target all [get_files  E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci]
catch { config_ip_cache -export [get_ips -all Rom] }
catch { [ delete_ip_run [get_ips -all Rom] ] }
export_ip_user_files -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci]
export_simulation -of_objects [get_files E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.srcs/ip/Rom/Rom.xci] -directory E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files -ipstatic_source_dir E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/modelsim} {questa=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/questa} {riviera=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/riviera} {activehdl=E:/vivado/Project/PCPU_Write_Buffer/PCPU_Write_Buffer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
