FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2016 Karol Herbst
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Karol Herbst
 */
#include <subdev/bios.h>
#include <subdev/bios/bit.h>
#include <subdev/bios/power_budget.h>

static u32
nvbios_power_budget_table(struct nvkm_bios *bios, u8 *ver, u8 *hdr, u8 *cnt,
			  u8 *len)
{
	struct bit_entry bit_P;
	u32 power_budget;

/* bench 14917.3.0 fee1e6215efa */
/* bench 14917.3.1 4dab6b88e4a0 */
/* bench 14917.3.2 de3f5e64e259 */
/* bench 14917.3.3 cda5d3d41273 */
/* bench 14917.3.4 4747dafffc45 */
/* bench 14917.3.5 ad15fdaca99a */
/* bench 14917.3.6 b1ed41e74d52 */
/* bench 1604.1.1 08016a6f0338 */
/* bench 1604.1.2 dbbab9d7f147 */
/* bench 1604.1.3 5eacd2a0539e */
/* bench 1604.1.4 ce843a373f04 */
/* bench 1604.1.5 67c9bd15912f */
/* bench 1604.1.6 07c02c861f21 */
/* bench 1604.1.7 d9ef3e945536 */
/* bench 1604.1.8 6f1fd00158d9 */
/* bench 1604.1.9 6c7045edf87c */
/* bench 1604.1.10 b66c64daca0a */

	power_budget = nvbios_rd32(bios, bit_P.offset + 0x2c);
	if (!power_budget)
		return 0;

	*ver = nvbios_rd08(bios, power_budget);
	switch (*ver) {
	case 0x20:
	case 0x30:
		*hdr = nvbios_rd08(bios, power_budget + 0x1);
/* bench 25276.2.0 27abd596457b */
/* bench 25276.2.1 5122f037ff46 */
/* bench 25276.2.2 233df0fb3ed7 */
/* bench 25276.2.3 832c599eeb6a */
/* bench 25276.2.4 6be6cde3ecaf */
/* bench 25276.2.5 3928c7afd583 */
/* bench 25276.2.6 dff736ab6fb1 */
/* bench 25276.2.7 681356fd41ff */
/* bench 25276.2.8 141c3620faa4 */
/* bench 25276.2.9 e15b08195bf9 */
/* bench 25276.2.10 ef1a0e91af0e */
		*cnt = nvbios_rd08(bios, power_budget + 0x3);
		return power_budget;
	default:
		break;
	}

	return 0;
/* bench 3914.3.0 c526eb6a943c */
/* bench 3914.3.1 124891696d89 */
/* bench 3914.3.2 0fc358a2f02f */
/* bench 3914.3.3 988a4aafe326 */
/* bench 3914.3.4 48b81a4c6bf0 */
/* bench 3914.3.5 8ac0235070f4 */
/* bench 3914.3.6 c0e17892d6f6 */
/* bench 3914.3.7 e92a0f3d50f2 */
/* bench 3914.3.8 64cd667e22b6 */
/* bench 3914.3.9 6967b4b14af8 */
/* bench 3914.3.10 3920a9dde745 */
/* bench 3914.3.11 c00cacc12e4d */
/* bench 3914.3.12 6aec5e188fe2 */
/* bench 3914.3.13 04bb5b983c2a */
/* bench 3914.3.14 bdc5caf68447 */
/* bench 3914.3.15 8097e1d23df7 */
}

int
nvbios_power_budget_header(struct nvkm_bios *bios,
                           struct nvbios_power_budget *budget)
{
	struct nvkm_subdev *subdev = &bios->subdev;
	u8 ver, hdr, cnt, len, cap_entry;
	u32 header;

	if (!bios || !budget)
		return -EINVAL;

	header = nvbios_power_budget_table(bios, &ver, &hdr, &cnt, &len);
	if (!header || !cnt)
		return -ENODEV;

	switch (ver) {
	case 0x20:
		cap_entry = nvbios_rd08(bios, header + 0x9);
		break;
	case 0x30:
		cap_entry = nvbios_rd08(bios, header + 0xa);
		break;
	default:
		cap_entry = 0xff;
	}

	if (cap_entry >= cnt && cap_entry != 0xff) {
		nvkm_warn(subdev,
		          "invalid cap_entry in power budget table found\n");
		budget->cap_entry = 0xff;
		return -EINVAL;
	}

	budget->offset = header;
	budget->ver = ver;
	budget->hlen = hdr;
	budget->elen = len;
	budget->ecount = cnt;

	budget->cap_entry = cap_entry;

	return 0;
}

int
nvbios_power_budget_entry(struct nvkm_bios *bios,
                          struct nvbios_power_budget *budget,
                          u8 idx, struct nvbios_power_budget_entry *entry)
{
	u32 entry_offset;

	if (!bios || !budget || !budget->offset || idx >= budget->ecount
		|| !entry)
		return -EINVAL;

	entry_offset = budget->offset + budget->hlen + idx * budget->elen;

	if (budget->ver >= 0x20) {
		entry->min_w = nvbios_rd32(bios, entry_offset + 0x2);
		entry->avg_w = nvbios_rd32(bios, entry_offset + 0x6);
		entry->max_w = nvbios_rd32(bios, entry_offset + 0xa);
	} else {
		entry->min_w = 0;
		entry->max_w = nvbios_rd32(bios, entry_offset + 0x2);
		entry->avg_w = entry->max_w;
	}

	return 0;
}
