[2025-09-18 09:46:35] START suite=qualcomm_srv trace=srv722_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2643629 heartbeat IPC: 3.783 cumulative IPC: 3.783 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5083331 heartbeat IPC: 4.099 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5083331 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5083331 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13504862 heartbeat IPC: 1.187 cumulative IPC: 1.187 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21931677 heartbeat IPC: 1.187 cumulative IPC: 1.187 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 30321595 heartbeat IPC: 1.192 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 38798083 heartbeat IPC: 1.18 cumulative IPC: 1.186 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47216399 heartbeat IPC: 1.188 cumulative IPC: 1.187 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55993686 heartbeat IPC: 1.139 cumulative IPC: 1.179 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 64464996 heartbeat IPC: 1.18 cumulative IPC: 1.179 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73168553 heartbeat IPC: 1.149 cumulative IPC: 1.175 (Simulation time: 00 hr 10 min 23 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 81641944 heartbeat IPC: 1.18 cumulative IPC: 1.176 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84916588 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84916588 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000004 cycles: 84916588
CPU 0 Branch Prediction Accuracy: 92.44% MPKI: 13.58 Average ROB Occupancy at Mispredict: 29.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1383
BRANCH_INDIRECT: 0.3622
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.4993
BRANCH_INDIRECT_CALL: 0.5181
BRANCH_RETURN: 0.4322


====Backend Stall Breakdown====
ROB_STALL: 72227
LQ_STALL: 0
SQ_STALL: 442212


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.181816
REPLAY_LOAD: 51.246754
NON_REPLAY_LOAD: 6.365252

== Total ==
ADDR_TRANS: 5596
REPLAY_LOAD: 3946
NON_REPLAY_LOAD: 62685

== Counts ==
ADDR_TRANS: 44
REPLAY_LOAD: 77
NON_REPLAY_LOAD: 9848

cpu0->cpu0_STLB TOTAL        ACCESS:    2066197 HIT:    2052644 MISS:      13553 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066197 HIT:    2052644 MISS:      13553 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 92.09 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10162481 HIT:    9278800 MISS:     883681 MSHR_MERGE:      55361
cpu0->cpu0_L2C LOAD         ACCESS:    7847132 HIT:    7153173 MISS:     693959 MSHR_MERGE:       4177
cpu0->cpu0_L2C RFO          ACCESS:     600648 HIT:     518237 MISS:      82411 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     526091 HIT:     439298 MISS:      86793 MSHR_MERGE:      51184
cpu0->cpu0_L2C WRITE        ACCESS:    1166285 HIT:    1156323 MISS:       9962 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22325 HIT:      11769 MISS:      10556 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     833062 ISSUED:     296622 USEFUL:       3663 USELESS:       7574
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.39 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15288870 HIT:    7698634 MISS:    7590236 MSHR_MERGE:    1859258
cpu0->cpu0_L1I LOAD         ACCESS:   15288870 HIT:    7698634 MISS:    7590236 MSHR_MERGE:    1859258
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30490610 HIT:   25518724 MISS:    4971886 MSHR_MERGE:    1930482
cpu0->cpu0_L1D LOAD         ACCESS:   16585275 HIT:   13909302 MISS:    2675973 MSHR_MERGE:     559814
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     686172 HIT:     229089 MISS:     457083 MSHR_MERGE:     154812
cpu0->cpu0_L1D WRITE        ACCESS:   13191835 HIT:   11375480 MISS:    1816355 MSHR_MERGE:    1215706
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27328 HIT:       4853 MISS:      22475 MSHR_MERGE:        150
cpu0->cpu0_L1D PREFETCH REQUESTED:     839610 ISSUED:     686172 USEFUL:      86106 USELESS:      43514
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12550335 HIT:   10435221 MISS:    2115114 MSHR_MERGE:    1061460
cpu0->cpu0_ITLB LOAD         ACCESS:   12550335 HIT:   10435221 MISS:    2115114 MSHR_MERGE:    1061460
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.351 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28347965 HIT:   26983722 MISS:    1364243 MSHR_MERGE:     351700
cpu0->cpu0_DTLB LOAD         ACCESS:   28347965 HIT:   26983722 MISS:    1364243 MSHR_MERGE:     351700
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.85 cycles
cpu0->LLC TOTAL        ACCESS:     958405 HIT:     921760 MISS:      36645 MSHR_MERGE:       2016
cpu0->LLC LOAD         ACCESS:     689782 HIT:     670823 MISS:      18959 MSHR_MERGE:        143
cpu0->LLC RFO          ACCESS:      82411 HIT:      77602 MISS:       4809 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35609 HIT:      26089 MISS:       9520 MSHR_MERGE:       1873
cpu0->LLC WRITE        ACCESS:     140047 HIT:     139892 MISS:        155 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10556 HIT:       7354 MISS:       3202 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        792
  ROW_BUFFER_MISS:      33677
  AVG DBUS CONGESTED CYCLE: 3.279
Channel 0 WQ ROW_BUFFER_HIT:        253
  ROW_BUFFER_MISS:       3696
  FULL:          0
Channel 0 REFRESHES ISSUED:       7076

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498710       581109        78246         2173
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           69         1980         1314          251
  STLB miss resolved @ L2C                0         2215         2594         1412          150
  STLB miss resolved @ LLC                0          370         1004         2886          637
  STLB miss resolved @ MEM                0            2          560         2162         1506

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188170        54761      1418637       124786          294
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1469          267           46
  STLB miss resolved @ L2C                0         1200         7105         1030            0
  STLB miss resolved @ LLC                0          263         1926         1810           43
  STLB miss resolved @ MEM                0            1           88          162          160
[2025-09-18 09:59:20] END   suite=qualcomm_srv trace=srv722_ap (rc=0)
