;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @42, #200
	SUB @0, @2
	SUB 12, @10
	SUB @0, @2
	ADD 210, 60
	CMP -207, <-120
	ADD #270, <1
	SUB #42, @200
	CMP -207, <-120
	SLT 20, @12
	SPL -207, @-120
	MOV -4, <-20
	SUB @0, @2
	SLT 20, @12
	SPL -207, @-120
	MOV -4, <-20
	SUB @0, @2
	SUB @0, @2
	SUB 12, @10
	SUB 12, @10
	SUB @-127, 100
	MOV -1, <-20
	SUB @121, 106
	SUB #600, 9
	MOV -1, <-20
	SPL @42, #200
	SUB @127, 106
	ADD -4, <-20
	ADD -4, <-20
	SUB @124, 102
	SUB @0, @2
	SUB @124, 102
	SUB 12, @10
	SUB 12, @10
	SPL 0, 90
	SUB @121, 106
	SPL <124, 106
	MOV -7, <-20
	SUB @121, 103
	ADD -4, <-20
	ADD -4, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	CMP -207, <-120
