---------------------------------------------------
Report for cell versa_ecp5
   Instance path: versa_ecp5
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	   12128.00        100.0
                                 IOLGC	       5.00        100.0
                                  LUT4	   14371.00        100.0
                               DISTRAM	      69.00        100.0
                                 IOREG	          5        100.0
                                 IOBUF	         30        100.0
                                PFUREG	      10780        100.0
                                RIPPLE	       1688        100.0
                                   EBR	         72        100.0
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_vec_work_versa_ecp5_rtl_0layer0	          1         0.0
                    core_mf8c_5_ECP5UM	          1        99.9
---------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U3_SYNC
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       3.50         0.0
                                  LUT4	       2.00         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell core_mf8c_5_ECP5UM
   Instance path: versa_ecp5/U1_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	   12119.50        99.9
                                  LUT4	   14181.00        98.7
                               DISTRAM	      65.00        94.2
                                PFUREG	      10776        100.0
                                RIPPLE	       1688        100.0
                                   EBR	         72        100.0
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0	          1         3.4
                   uart_block_5_ECP5UM	          1        19.5
tsls_wb_bmram_work_versa_ecp5_rtl_0layer0	          1         1.0
                   pcie_mfx1_top_combo	          1        63.5
                     dma_subsys_ECP5UM	          1        12.4
                      clock_gen_ECP5UM	          1         0.0
                            adr_decode	          1         0.1
---------------------------------------------------
Report for cell tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     416.83         3.4
                                  LUT4	     508.00         3.5
                                PFUREG	        397         3.7
                                RIPPLE	         50         3.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_0layer0	          1         0.7
tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0	          1         0.3
tspc_cdc_vec_work_versa_ecp5_rtl_1layer0	          1         0.0
tspc_cdc_vec_work_versa_ecp5_rtl_2layer0	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1	          1         0.1
tspc_cdc_reg_work_versa_ecp5_rtl_0layer0	          1         0.0
                        jxb3_regs_ctrl	          1         2.2
---------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_2layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U8_CDC_STA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       3.50         0.0
                                  LUT4	       2.00         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U7_CDC_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       4.00         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          7         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U6_MBX_DAT_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      13.00         0.1
                                  LUT4	       4.00         0.0
                                PFUREG	         21         0.2
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U5_MBX_DAT_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       3.00         0.0
                                  LUT4	       2.00         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U4_BUF
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      87.50         0.7
                                  LUT4	      94.00         0.7
                                PFUREG	         70         0.6
                                RIPPLE	         33         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1	          1         0.0
       tspc_fifo_ctl_sync_1_1_2_2048_1	          1         0.7
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U4_BUF/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp20481182048118rdssnonebEp13963009	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp20481182048118rdssnonebEp13963009
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U4_BUF/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_2048_1
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U4_BUF/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      87.50         0.7
                                  LUT4	      94.00         0.7
                                PFUREG	         70         0.6
                                RIPPLE	         33         2.0
---------------------------------------------------
Report for cell jxb3_regs_ctrl
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U2_REGS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     270.83         2.2
                                  LUT4	     354.00         2.5
                                PFUREG	        259         2.4
                                RIPPLE	         17         1.0
---------------------------------------------------
Report for cell tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U7_CFI/U1_SPI
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      35.00         0.3
                                  LUT4	      51.00         0.4
                                PFUREG	         33         0.3
---------------------------------------------------
Report for cell tsls_wb_bmram_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U6_BMRAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     119.00         1.0
                                  LUT4	     143.00         1.0
                                PFUREG	        108         1.0
                                RIPPLE	         14         0.8
                                   EBR	          8        11.1
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0	          1         0.7
pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced	          1         0.3
---------------------------------------------------
Report for cell tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U6_BMRAM/U1_MCTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      83.00         0.7
                                  LUT4	      79.00         0.5
                                PFUREG	        104         1.0
                                RIPPLE	         14         0.8
---------------------------------------------------
Report for cell pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced
   Instance path: versa_ecp5/U1_CORE/U6_BMRAM/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      36.00         0.3
                                  LUT4	      64.00         0.4
                                PFUREG	          4         0.0
                                   EBR	          8        11.1
---------------------------------------------------
Report for cell dma_subsys_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U5_DMA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    1507.33        12.4
                                  LUT4	    1905.00        13.3
                                PFUREG	       1141        10.6
                                RIPPLE	        275        16.3
                                   EBR	         38        52.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0	          1         8.7
tsls_wb_bmram_work_versa_ecp5_rtl_1layer0	          1         2.1
                       dma_subsys_regs	          1         1.6
---------------------------------------------------
Report for cell tsls_wb_bmram_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U3_BMRAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     252.50         2.1
                                  LUT4	     403.00         2.8
                                PFUREG	        118         1.1
                                RIPPLE	         16         0.9
                                   EBR	         32        44.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0	          1         0.7
pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282	          1         1.4
---------------------------------------------------
Report for cell tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      84.50         0.7
                                  LUT4	      83.00         0.6
                                PFUREG	        110         1.0
                                RIPPLE	         16         0.9
---------------------------------------------------
Report for cell pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U3_BMRAM/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     168.00         1.4
                                  LUT4	     320.00         2.2
                                PFUREG	          8         0.1
                                   EBR	         32        44.4
---------------------------------------------------
Report for cell dma_subsys_regs
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U2_DMA_REGS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     199.50         1.6
                                  LUT4	     225.00         1.6
                                PFUREG	        197         1.8
---------------------------------------------------
Report for cell tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    1055.33         8.7
                                  LUT4	    1277.00         8.9
                                PFUREG	        826         7.7
                                RIPPLE	        259        15.3
                                   EBR	          6         8.3
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_1layer0	          1         0.8
tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1	          1         0.8
tspc_fifo_sync_work_versa_ecp5_rtl_3layer0	          1         0.4
tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0	          1         0.8
tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0	          1         2.4
tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0	          1         3.3
---------------------------------------------------
Report for cell tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     295.33         2.4
                                  LUT4	     377.00         2.6
                                PFUREG	        206         1.9
                                RIPPLE	         59         3.5
---------------------------------------------------
Report for cell tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     396.50         3.3
                                  LUT4	     438.00         3.0
                                PFUREG	        366         3.4
                                RIPPLE	        101         6.0
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_3layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      44.17         0.4
                                  LUT4	      83.00         0.6
                                PFUREG	         31         0.3
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1	          1         0.0
          tspc_fifo_ctl_sync_1_1_2_4_1	          1         0.4
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
 pmi_ram_dp42254225rdssnonebEp132a1ee0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp42254225rdssnonebEp132a1ee0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_4_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      44.17         0.4
                                  LUT4	      83.00         0.6
                                PFUREG	         31         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      95.50         0.8
                                  LUT4	     114.00         0.8
                                PFUREG	         73         0.7
                                RIPPLE	         33         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0	          1         0.0
          tspc_fifo_ctl_sync_1_1_2_1_3	          1         0.8
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp512932512932rdssnonebEp137236d0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp512932512932rdssnonebEp137236d0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_1_3
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      95.50         0.8
                                  LUT4	     114.00         0.8
                                PFUREG	         73         0.7
                                RIPPLE	         33         2.0
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      94.33         0.8
                                  LUT4	     118.00         0.8
                                PFUREG	         73         0.7
                                RIPPLE	         33         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0	          1         0.0
          tspc_fifo_ctl_sync_1_1_2_1_1	          1         0.8
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp512932512932rdssnonebEp137236d0_0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp512932512932rdssnonebEp137236d0_0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_1_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      94.33         0.8
                                  LUT4	     118.00         0.8
                                PFUREG	         73         0.7
                                RIPPLE	         33         2.0
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      98.17         0.8
                                  LUT4	     114.00         0.8
                                PFUREG	         77         0.7
                                RIPPLE	         33         2.0
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1	          1         0.0
        tspc_fifo_ctl_sync_1_1_2_512_1	          1         0.8
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp512976512976rdssnonebEp13727c64	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp512976512976rdssnonebEp13727c64
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          3         4.2
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_512_1
   Instance path: versa_ecp5/U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      98.17         0.8
                                  LUT4	     114.00         0.8
                                PFUREG	         77         0.7
                                RIPPLE	         33         2.0
---------------------------------------------------
Report for cell uart_block_5_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U4_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    2363.33        19.5
                                  LUT4	    3298.00        22.9
                                PFUREG	       1937        18.0
                                RIPPLE	        140         8.3
                                   EBR	         10        13.9
SUB MODULES
                                  cell	      count    SLC Usage(%)
wb_16550s_work_versa_ecp5_rtl_0layer0_3	          1         3.9
wb_16550s_work_versa_ecp5_rtl_0layer0_0	          1         3.8
wb_16550s_work_versa_ecp5_rtl_0layer0_2	          1         3.9
wb_16550s_work_versa_ecp5_rtl_0layer0_1	          1         3.8
 wb_16550s_work_versa_ecp5_rtl_0layer0	          1         4.1
---------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     470.67         3.9
                                  LUT4	     657.00         4.6
                                PFUREG	        384         3.6
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pcat_16550s_false_false_16_16_ECP5UM_7	          1         3.8
---------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_7
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     459.83         3.8
                                  LUT4	     638.00         4.4
                                PFUREG	        374         3.5
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
         tx_16550s_false_16_ECP5UM_4_3	          1         0.8
         rx_16550s_false_16_ECP5UM_4_3	          1         1.9
                 modem_regs_16550s_4_3	          1         1.0
---------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     100.97         0.8
                                  LUT4	     156.50         1.1
                                PFUREG	         79         0.7
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3	          1         0.3
tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3	          1         0.0
                  tx_ser_8250_core_4_3	          1         0.3
                    tspc_event_latch_3	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4	          1         0.1
---------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U5_RP
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.50         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_event_latch_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U4_INT_THRE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.67         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      15.50         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.50         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
          tspc_fifo_ctl_sync_1_1_1_4_7	          1         0.3
tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3	          1         0.0
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
 pmi_ram_dp16481648ndssnonebEp13503de0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp16481648ndssnonebEp13503de0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_7
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.50         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell tx_ser_8250_core_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      41.80         0.3
                                  LUT4	      76.50         0.5
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     231.33         1.9
                                  LUT4	     324.00         2.3
                                PFUREG	        184         1.7
                                RIPPLE	         13         0.8
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3	          1         0.1
tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3	          1         0.5
tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3	          1         0.2
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15	          1         0.1
                  rx_ser_8250_core_4_3	          1         0.7
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.25         0.1
                                  LUT4	       7.50         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.33         0.0
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U6_ERR_FRM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.33         0.1
                                  LUT4	       8.00         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.33         0.1
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      20.25         0.2
                                  LUT4	      12.50         0.1
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      59.00         0.5
                                  LUT4	      96.00         0.7
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_6	          1         0.5
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp1641116411ndssnonebEp1373f46d	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp1641116411ndssnonebEp1373f46d
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_6
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      59.00         0.5
                                  LUT4	      96.00         0.7
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell rx_ser_8250_core_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      87.83         0.7
                                  LUT4	     168.00         1.2
                                PFUREG	         38         0.4
---------------------------------------------------
Report for cell modem_regs_16550s_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     126.20         1.0
                                  LUT4	     153.50         1.1
                                PFUREG	        111         1.0
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     469.17         3.9
                                  LUT4	     649.00         4.5
                                PFUREG	        384         3.6
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pcat_16550s_false_false_16_16_ECP5UM_6	          1         3.8
---------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_6
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     458.33         3.8
                                  LUT4	     630.00         4.4
                                PFUREG	        374         3.5
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
         tx_16550s_false_16_ECP5UM_4_2	          1         0.8
         rx_16550s_false_16_ECP5UM_4_2	          1         1.9
                 modem_regs_16550s_4_2	          1         1.1
---------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      99.30         0.8
                                  LUT4	     153.50         1.1
                                PFUREG	         79         0.7
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2	          1         0.0
tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2	          1         0.3
                  tx_ser_8250_core_4_2	          1         0.3
                    tspc_event_latch_2	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3	          1         0.1
---------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U5_RP
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.50         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_event_latch_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U4_INT_THRE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.67         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      15.00         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.17         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_5	          1         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp16481648ndssnonebEp13503de0_0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp16481648ndssnonebEp13503de0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_5
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.17         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell tx_ser_8250_core_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.97         0.3
                                  LUT4	      73.50         0.5
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     228.00         1.9
                                  LUT4	     312.50         2.2
                                PFUREG	        184         1.7
                                RIPPLE	         13         0.8
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2	          1         0.5
tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2	          1         0.2
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11	          1         0.0
                  rx_ser_8250_core_4_2	          1         0.7
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.25         0.1
                                  LUT4	       6.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.67         0.1
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U6_ERR_FRM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.33         0.1
                                  LUT4	       8.00         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.25         0.2
                                  LUT4	      11.50         0.1
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.33         0.5
                                  LUT4	      95.00         0.7
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_4	          1         0.5
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp1641116411ndssnonebEp1373f46d_0	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp1641116411ndssnonebEp1373f46d_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.33         0.5
                                  LUT4	      95.00         0.7
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell rx_ser_8250_core_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      83.83         0.7
                                  LUT4	     159.50         1.1
                                PFUREG	         38         0.4
---------------------------------------------------
Report for cell modem_regs_16550s_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     129.70         1.1
                                  LUT4	     160.00         1.1
                                PFUREG	        111         1.0
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     459.33         3.8
                                  LUT4	     641.00         4.5
                                PFUREG	        384         3.6
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pcat_16550s_false_false_16_16_ECP5UM_5	          1         3.7
---------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_5
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     448.50         3.7
                                  LUT4	     622.00         4.3
                                PFUREG	        374         3.5
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
         tx_16550s_false_16_ECP5UM_4_1	          1         0.8
         rx_16550s_false_16_ECP5UM_4_1	          1         1.8
                 modem_regs_16550s_4_1	          1         1.1
---------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      98.80         0.8
                                  LUT4	     152.50         1.1
                                PFUREG	         79         0.7
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1	          1         0.3
tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1	          1         0.0
                  tx_ser_8250_core_4_1	          1         0.3
                    tspc_event_latch_1	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2	          1         0.1
---------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U5_RP
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.50         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_event_latch_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U4_INT_THRE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.67         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      16.00         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.50         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_3	          1         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp16481648ndssnonebEp13503de0_1	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp16481648ndssnonebEp13503de0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.50         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell tx_ser_8250_core_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      39.13         0.3
                                  LUT4	      72.50         0.5
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     220.92         1.8
                                  LUT4	     308.50         2.1
                                PFUREG	        184         1.7
                                RIPPLE	         13         0.8
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1	          1         0.5
tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1	          1         0.2
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10	          1         0.0
                  rx_ser_8250_core_4_1	          1         0.7
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.25         0.1
                                  LUT4	       7.50         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.33         0.0
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U6_ERR_FRM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       7.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.33         0.1
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.42         0.2
                                  LUT4	      13.50         0.1
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.33         0.5
                                  LUT4	      93.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_2	          1         0.5
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp1641116411ndssnonebEp1373f46d_1	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp1641116411ndssnonebEp1373f46d_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.33         0.5
                                  LUT4	      93.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell rx_ser_8250_core_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      79.58         0.7
                                  LUT4	     156.50         1.1
                                PFUREG	         38         0.4
---------------------------------------------------
Report for cell modem_regs_16550s_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     127.45         1.1
                                  LUT4	     157.00         1.1
                                PFUREG	        111         1.0
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     460.50         3.8
                                  LUT4	     635.00         4.4
                                PFUREG	        384         3.6
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pcat_16550s_false_false_16_16_ECP5UM_4	          1         3.7
---------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     453.50         3.7
                                  LUT4	     623.00         4.3
                                PFUREG	        374         3.5
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
         tx_16550s_false_16_ECP5UM_4_0	          1         0.8
         rx_16550s_false_16_ECP5UM_4_0	          1         1.9
                 modem_regs_16550s_4_0	          1         1.1
---------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      97.42         0.8
                                  LUT4	     153.50         1.1
                                PFUREG	         79         0.7
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0	          1         0.0
tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0	          1         0.3
                  tx_ser_8250_core_4_0	          1         0.3
                    tspc_event_latch_0	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0	          1         0.1
---------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U5_RP
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.50         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_event_latch_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U4_INT_THRE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.67         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      15.83         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      41.17         0.3
                                  LUT4	      63.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_1	          1         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp16481648ndssnonebEp13503de0_2	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp16481648ndssnonebEp13503de0_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      41.17         0.3
                                  LUT4	      63.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell tx_ser_8250_core_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.25         0.3
                                  LUT4	      70.50         0.5
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     225.00         1.9
                                  LUT4	     307.00         2.1
                                PFUREG	        184         1.7
                                RIPPLE	         13         0.8
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0	          1         0.5
tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0	          1         0.2
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3	          1         0.1
                  rx_ser_8250_core_4_0	          1         0.7
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.08         0.1
                                  LUT4	       7.50         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.17         0.1
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U6_ERR_FRM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.50         0.1
                                  LUT4	       7.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.33         0.1
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.67         0.2
                                  LUT4	      12.50         0.1
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      57.83         0.5
                                  LUT4	      92.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_4_0	          1         0.5
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp1641116411ndssnonebEp1373f46d_2	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp1641116411ndssnonebEp1373f46d_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      57.83         0.5
                                  LUT4	      92.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell rx_ser_8250_core_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      81.92         0.7
                                  LUT4	     156.00         1.1
                                PFUREG	         38         0.4
---------------------------------------------------
Report for cell modem_regs_16550s_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     129.75         1.1
                                  LUT4	     158.50         1.1
                                PFUREG	        111         1.0
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2	          1         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     499.67         4.1
                                  LUT4	     708.00         4.9
                                PFUREG	        401         3.7
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
  pcat_16550s_false_false_16_16_ECP5UM	          1         3.9
---------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     472.67         3.9
                                  LUT4	     654.00         4.6
                                PFUREG	        391         3.6
                                RIPPLE	         28         1.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
           tx_16550s_false_16_ECP5UM_4	          1         0.8
           rx_16550s_false_16_ECP5UM_4	          1         1.9
                   modem_regs_16550s_4	          1         1.2
---------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      94.47         0.8
                                  LUT4	     147.50         1.0
                                PFUREG	         79         0.7
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0	          1         0.0
tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4	          1         0.3
                    tx_ser_8250_core_4	          1         0.3
                      tspc_event_latch	          1         0.0
tspc_cdc_reg_work_versa_ecp5_rtl_1layer0	          1         0.1
---------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U5_RP
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.50         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_event_latch
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U4_INT_THRE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       0.67         0.0
                                  LUT4	       1.00         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      13.50         0.1
                                  LUT4	       9.00         0.1
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.00         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_0_4	          1         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp16481648ndssnonebEp13503de0_3	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp16481648ndssnonebEp13503de0_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_0_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.00         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell tx_ser_8250_core_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.80         0.3
                                  LUT4	      69.50         0.5
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     225.67         1.9
                                  LUT4	     313.00         2.2
                                PFUREG	        185         1.7
                                RIPPLE	         13         0.8
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4	          1         0.5
tspc_cdc_reg_work_versa_ecp5_rtl_2layer0	          1         0.2
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4	          1         0.0
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1	          1         0.1
                    rx_ser_8250_core_4	          1         0.7
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.42         0.1
                                  LUT4	       7.50         0.1
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.50         0.0
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.67         0.1
                                  LUT4	       5.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U6_ERR_FRM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       7.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.67         0.0
                                  LUT4	       5.50         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.67         0.2
                                  LUT4	      13.50         0.1
                                PFUREG	         29         0.3
---------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.00         0.5
                                  LUT4	      92.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1	          1         0.0
          tspc_fifo_ctl_sync_1_1_1_1_4	          1         0.5
---------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dp1641116411ndssnonebEp1373f46d_3	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dp1641116411ndssnonebEp1373f46d_3
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_1_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.00         0.5
                                  LUT4	      92.00         0.6
                                PFUREG	         28         0.3
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell rx_ser_8250_core_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      83.25         0.7
                                  LUT4	     162.00         1.1
                                PFUREG	         38         0.4
---------------------------------------------------
Report for cell modem_regs_16550s_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     151.20         1.2
                                  LUT4	     189.50         1.3
                                PFUREG	        127         1.2
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4	          1         0.1
tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0	          1         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       4.00         0.0
                                PFUREG	          8         0.1
---------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
   Instance path: versa_ecp5/U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.83         0.1
                                  LUT4	       4.00         0.0
                                PFUREG	         11         0.1
---------------------------------------------------
Report for cell clock_gen_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U3_CLK
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.00         0.0
                                  LUT4	       2.00         0.0
                                PFUREG	          1         0.0
SUB MODULES
                                  cell	      count    SLC Usage(%)
                         pll_xclk_base	          1         0.0
---------------------------------------------------
Report for cell pll_xclk_base
   Instance path: versa_ecp5/U1_CORE/U3_CLK/U1_PLL.PLL_E5
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       1.00         0.0
                                  LUT4	       1.00         0.0
---------------------------------------------------
Report for cell adr_decode
   Instance path: versa_ecp5/U1_CORE/U2_DEC
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.00         0.1
                                  LUT4	       8.00         0.1
---------------------------------------------------
Report for cell pcie_mfx1_top_combo
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    7703.00        63.5
                                  LUT4	    8317.00        57.9
                               DISTRAM	      65.00        94.2
                                PFUREG	       7192        66.7
                                RIPPLE	       1209        71.6
                                   EBR	         15        20.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
                       pcie_x1_top_phy	          1         4.6
                         pcie_mfx1_top	          1        34.2
                           pcie_refclk	          1         0.0
                      pcie_x1_top_core	          1        24.7
---------------------------------------------------
Report for cell pcie_x1_top_phy
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     554.00         4.6
                                  LUT4	     465.00         3.2
                               DISTRAM	      12.00        17.4
                                PFUREG	        562         5.2
                                RIPPLE	        165         9.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
                      pcie_x1_top_pipe	          1         1.5
                       pcie_x1_top_pcs	          1         2.5
---------------------------------------------------
Report for cell pcie_x1_top_pcs
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     297.50         2.5
                                  LUT4	     339.00         2.4
                                PFUREG	        228         2.1
                                RIPPLE	        105         6.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                                rx_rsl	          1         0.8
     pcie_x1_top_pcsrsl_core_Z2_layer1	          1         0.9
     pcie_x1_top_pcssll_core_Z3_layer1	          1         0.7
---------------------------------------------------
Report for cell rx_rsl
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      95.00         0.8
                                  LUT4	     152.00         1.1
                                PFUREG	         47         0.4
                                RIPPLE	         17         1.0
---------------------------------------------------
Report for cell pcie_x1_top_pcssll_core_Z3_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      89.50         0.7
                                  LUT4	      55.00         0.4
                                PFUREG	         86         0.8
                                RIPPLE	         50         3.0
---------------------------------------------------
Report for cell pcie_x1_top_pcsrsl_core_Z2_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     113.00         0.9
                                  LUT4	     132.00         0.9
                                PFUREG	         95         0.9
                                RIPPLE	         38         2.3
---------------------------------------------------
Report for cell pcie_x1_top_pipe
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     177.67         1.5
                                  LUT4	      63.00         0.4
                               DISTRAM	      12.00        17.4
                                PFUREG	        244         2.3
                                RIPPLE	         36         2.1
SUB MODULES
                                  cell	      count    SLC Usage(%)
                       pcie_x1_top_ctc	          1         1.0
---------------------------------------------------
Report for cell pcie_x1_top_ctc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     125.50         1.0
                                  LUT4	      52.00         0.4
                               DISTRAM	      12.00        17.4
                                PFUREG	        154         1.4
                                RIPPLE	         36         2.1
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_fifo_dcLEar41201616161515p11a79eb9	          1         0.7
---------------------------------------------------
Report for cell pmi_fifo_dcLEar41201616161515p11a79eb9
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      87.50         0.7
                                  LUT4	      28.00         0.2
                               DISTRAM	      12.00        17.4
                                PFUREG	         94         0.9
                                RIPPLE	         36         2.1
---------------------------------------------------
Report for cell pcie_refclk
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U3_REFCLK
                     Cell usage:
                                  cell	      count    Res Usage(%)
---------------------------------------------------
Report for cell pcie_mfx1_top
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    4146.00        34.2
                                  LUT4	    4657.00        32.4
                                PFUREG	       3797        35.2
                                RIPPLE	        537        31.8
                                   EBR	         12        16.7
SUB MODULES
                                  cell	      count    SLC Usage(%)
          pcie_mfdev_subsys_Z55_layer1	          1        34.2
---------------------------------------------------
Report for cell pcie_mfdev_subsys_Z55_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    4146.00        34.2
                                  LUT4	    4657.00        32.4
                                PFUREG	       3797        35.2
                                RIPPLE	        537        31.8
                                   EBR	         12        16.7
SUB MODULES
                                  cell	      count    SLC Usage(%)
ID81B7D29F9F1B2882EE754B639B67517_32s_512s_512s_32s_48s_ECP5UM_1s_33s	          1         3.7
IA68D2B0762B11205E05F2AB6538CBB65_0s_1024s_16s_ECP5UM_32s_10s_34s_34s_32s_11s_3_layer1	          1         1.1
IAC6C4C771C836211892F0FD3F47BC076_Z13_layer1	          1        19.4
I7639B3DE6448BF04A6DF404C0FEDBA75_Z49_layer1	          1         3.4
I4CACC63B64035D749DE3C4BCF79F626C_Z56_layer1	          1         3.5
I35D01845B6D15D59E4E7B95EDE6F3368_32s_512s_8s_ECP5UM_16s_9s_10s_32s	          1         2.9
---------------------------------------------------
Report for cell ID81B7D29F9F1B2882EE754B639B67517_32s_512s_512s_32s_48s_ECP5UM_1s_33s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     449.10         3.7
                                  LUT4	     386.00         2.7
                                PFUREG	        482         4.5
                                RIPPLE	        130         7.7
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF4FD65273243DC47A72869EEEA639DCD_33s_512s_4s_4s_ECP5UM_9s_10s_33s	          1         0.5
IC067A254D727EC6E4653DEA8E2C9ED79_Z53_layer1	          1         2.6
I7C908B0C1EFA5CDE82E200D3BD5B8C53_Z54_layer1	          1         0.7
---------------------------------------------------
Report for cell I7C908B0C1EFA5CDE82E200D3BD5B8C53_Z54_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      81.27         0.7
                                  LUT4	      25.00         0.2
                                PFUREG	        111         1.0
                                RIPPLE	         34         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr329512329512p137236d0	          1         0.0
I96EF4C28535915F06C7CA4A3F14655BA_32s_4s_512s_9s_10s_32s_4s_5s	          1         0.3
I1BD3AAA735BEFCAF06645830338869BC_32s_1s_4s_512s_9s_10s_32s_32s_4s_5s	          1         0.4
---------------------------------------------------
Report for cell I1BD3AAA735BEFCAF06645830338869BC_32s_1s_4s_512s_9s_10s_32s_32s_4s_5s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      43.67         0.4
                                  LUT4	      17.00         0.1
                                PFUREG	         58         0.5
                                RIPPLE	         17         1.0
---------------------------------------------------
Report for cell I96EF4C28535915F06C7CA4A3F14655BA_32s_4s_512s_9s_10s_32s_4s_5s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I3133954E82C8A894470E1336CCBC8F15
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.60         0.3
                                  LUT4	       8.00         0.1
                                PFUREG	         53         0.5
                                RIPPLE	         17         1.0
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr329512329512p137236d0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell IF4FD65273243DC47A72869EEEA639DCD_33s_512s_4s_4s_ECP5UM_9s_10s_33s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      55.50         0.5
                                  LUT4	      34.00         0.2
                                PFUREG	         47         0.4
                                RIPPLE	         37         2.2
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr339512339512p137242e5	          1         0.0
IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_512s_9s_10s_4s_5s_4s_5s	          1         0.5
---------------------------------------------------
Report for cell IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_512s_9s_10s_4s_5s_4s_5s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      55.50         0.5
                                  LUT4	      34.00         0.2
                                PFUREG	         47         0.4
                                RIPPLE	         37         2.2
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr339512339512p137242e5
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell IC067A254D727EC6E4653DEA8E2C9ED79_Z53_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     312.33         2.6
                                  LUT4	     327.00         2.3
                                PFUREG	        324         3.0
                                RIPPLE	         59         3.5
---------------------------------------------------
Report for cell I35D01845B6D15D59E4E7B95EDE6F3368_32s_512s_8s_ECP5UM_16s_9s_10s_32s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     349.50         2.9
                                  LUT4	     349.00         2.4
                                PFUREG	        351         3.3
                                RIPPLE	         70         4.1
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr329512329512p137236d0_0	          1         0.0
IF50ADBFC5F4E76B680AD98E97599279A_4s_2s_512s_9s_10s_4s_5s_2s_3s	          1         0.5
I4A464F8B941F768B40777E11E08CF0DE_Z52_layer1	          1         1.5
I2AA06444A0CB39074E17E74C913F2C98_32s_512s_3s_2s_10s_32s	          1         0.9
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr329512329512p137236d0_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell I2AA06444A0CB39074E17E74C913F2C98_32s_512s_3s_2s_10s_32s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     112.92         0.9
                                  LUT4	     102.50         0.7
                                PFUREG	        108         1.0
                                RIPPLE	         12         0.7
---------------------------------------------------
Report for cell I4A464F8B941F768B40777E11E08CF0DE_Z52_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     177.83         1.5
                                  LUT4	     208.50         1.5
                                PFUREG	        194         1.8
                                RIPPLE	         21         1.2
---------------------------------------------------
Report for cell IF50ADBFC5F4E76B680AD98E97599279A_4s_2s_512s_9s_10s_4s_5s_2s_3s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      58.75         0.5
                                  LUT4	      38.00         0.3
                                PFUREG	         49         0.5
                                RIPPLE	         37         2.2
---------------------------------------------------
Report for cell I7639B3DE6448BF04A6DF404C0FEDBA75_Z49_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     408.67         3.4
                                  LUT4	     346.00         2.4
                                PFUREG	        333         3.1
                                RIPPLE	        185        11.0
                                   EBR	          6         8.3
SUB MODULES
                                  cell	      count    SLC Usage(%)
ICF327C89C36124513E146F1FF3BCDEEB_2s_8s_ECP5UM	          1         0.2
I8489B3291801D4F3BE8AED05E26C4566_Z50_layer1	          1         1.5
I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1_0	          1         0.4
I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1_2	          1         0.4
I6433000F3EF06E04177C32D16C534889_1024s_32s_32s_ECP5UM_10s_11s_11s_33s_33s_1s_45_layer1	          1         0.4
I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1	          1         0.4
---------------------------------------------------
Report for cell I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      48.33         0.4
                                  LUT4	      20.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr339512339512p137242e5_0	          1         0.0
IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_2	          1         0.4
---------------------------------------------------
Report for cell IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      48.33         0.4
                                  LUT4	      20.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr339512339512p137242e5_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      46.00         0.4
                                  LUT4	      19.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr339512339512p137242e5_1	          1         0.0
IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_1_0	          1         0.4
---------------------------------------------------
Report for cell IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      46.00         0.4
                                  LUT4	      19.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr339512339512p137242e5_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell I6433000F3EF06E04177C32D16C534889_512s_32s_32s_ECP5UM_9s_10s_10s_33s_33s_1s_48_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      45.83         0.4
                                  LUT4	      21.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr339512339512p137242e5_2	          1         0.0
IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_1	          1         0.4
---------------------------------------------------
Report for cell IA8C351750B9DBEE4D8ADA94748C8E5D1_Z46_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      45.83         0.4
                                  LUT4	      21.00         0.1
                                PFUREG	         43         0.4
                                RIPPLE	         34         2.0
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr339512339512p137242e5_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell I6433000F3EF06E04177C32D16C534889_1024s_32s_32s_ECP5UM_10s_11s_11s_33s_33s_1s_45_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      51.00         0.4
                                  LUT4	      20.00         0.1
                                PFUREG	         47         0.4
                                RIPPLE	         36         2.1
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr3310102433101024p13b9c845	          1         0.0
IA8C351750B9DBEE4D8ADA94748C8E5D1_Z43_layer1	          1         0.4
---------------------------------------------------
Report for cell IA8C351750B9DBEE4D8ADA94748C8E5D1_Z43_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      51.00         0.4
                                  LUT4	      20.00         0.1
                                PFUREG	         47         0.4
                                RIPPLE	         36         2.1
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr3310102433101024p13b9c845
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          2         2.8
---------------------------------------------------
Report for cell ICF327C89C36124513E146F1FF3BCDEEB_2s_8s_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      30.00         0.2
                                  LUT4	      42.00         0.3
                                PFUREG	         26         0.2
                                RIPPLE	          3         0.2
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF4FD65273243DC47A72869EEEA639DCD_2s_8s_4s_4s_ECP5UM_3s_4s_2s	          1         0.2
I1D0F7B4B91A0FA84F3F3816624A1A70F_2s_2s_1s_1_0_2_3	          1         0.0
---------------------------------------------------
Report for cell IF4FD65273243DC47A72869EEEA639DCD_2s_8s_4s_4s_ECP5UM_3s_4s_2s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      25.00         0.2
                                  LUT4	      33.00         0.2
                                PFUREG	         19         0.2
                                RIPPLE	          3         0.2
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
   pmi_ram_dpEbnonessdr238238p130635c1	          1         0.0
IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_8s_3s_4s_4s_5s_4s_5s	          1         0.2
---------------------------------------------------
Report for cell IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_8s_3s_4s_4s_5s_4s_5s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      25.00         0.2
                                  LUT4	      33.00         0.2
                                PFUREG	         19         0.2
                                RIPPLE	          3         0.2
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr238238p130635c1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell I1D0F7B4B91A0FA84F3F3816624A1A70F_2s_2s_1s_1_0_2_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.00         0.0
                                  LUT4	       9.00         0.1
                                PFUREG	          7         0.1
---------------------------------------------------
Report for cell I8489B3291801D4F3BE8AED05E26C4566_Z50_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     187.50         1.5
                                  LUT4	     224.00         1.6
                                PFUREG	        131         1.2
                                RIPPLE	         44         2.6
---------------------------------------------------
Report for cell IAC6C4C771C836211892F0FD3F47BC076_Z13_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    2354.67        19.4
                                  LUT4	    2925.00        20.4
                                PFUREG	       2088        19.4
                                RIPPLE	         66         3.9
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IFF5E0986AB6F727F3EEDED75702CE45A_512s_9s_ECP5UM	          1         0.7
IF8888DF840520FCED3157D151D128B3B_Z11_layer1	          1         0.4
I2296FC491415818D18357D6C2D700C14_Z32_layer1	          1         2.3
I2296FC491415818D18357D6C2D700C14_Z40_layer1	          1         2.1
I2296FC491415818D18357D6C2D700C14_Z9_layer1	          1         2.6
I2296FC491415818D18357D6C2D700C14_Z36_layer1	          1         2.1
I2296FC491415818D18357D6C2D700C14_Z20_layer1	          1         2.2
I2296FC491415818D18357D6C2D700C14_Z27_layer1	          1         2.3
I2296FC491415818D18357D6C2D700C14_Z24_layer1	          1         2.1
I2296FC491415818D18357D6C2D700C14_Z16_layer1	          1         2.1
---------------------------------------------------
Report for cell IFF5E0986AB6F727F3EEDED75702CE45A_512s_9s_ECP5UM
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      90.00         0.7
                                  LUT4	     108.00         0.8
                                PFUREG	        105         1.0
                                RIPPLE	          3         0.2
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF4FD65273243DC47A72869EEEA639DCD_9s_9s_4s_4s_ECP5UM_4s_4s_9s	          1         0.2
IE37A0AF0C4EF574205CEC4FFC0E18B72_512s_9s_7s_10s	          1         0.5
---------------------------------------------------
Report for cell IF4FD65273243DC47A72869EEEA639DCD_9s_9s_4s_4s_ECP5UM_4s_4s_9s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.00         0.2
                                  LUT4	      34.00         0.2
                                PFUREG	         21         0.2
                                RIPPLE	          3         0.2
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
   pmi_ram_dpEbnonessdr949949p13068016	          1         0.0
IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_9s_4s_4s_4s_5s_4s_5s	          1         0.2
---------------------------------------------------
Report for cell IF50ADBFC5F4E76B680AD98E97599279A_4s_4s_9s_4s_4s_4s_5s_4s_5s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.00         0.2
                                  LUT4	      34.00         0.2
                                PFUREG	         21         0.2
                                RIPPLE	          3         0.2
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr949949p13068016
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/I32900CECD80193336B4F376406D5DFF6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell IE37A0AF0C4EF574205CEC4FFC0E18B72_512s_9s_7s_10s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      63.00         0.5
                                  LUT4	      74.00         0.5
                                PFUREG	         84         0.8
---------------------------------------------------
Report for cell IF8888DF840520FCED3157D151D128B3B_Z11_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      50.33         0.4
                                  LUT4	      54.00         0.4
                                PFUREG	         74         0.7
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z40_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     253.17         2.1
                                  LUT4	     312.50         2.2
                                PFUREG	        225         2.1
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_7	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_6	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z39_layer1	          1         0.3
IC3C2C92E294852CA4AE110FD59776962_Z38_layer1	          1         0.4
IB692DAE41499E4B01D446B8B28C804EB_Z41_layer1	          1         0.8
I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1_1	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z41_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     102.08         0.8
                                  LUT4	     107.00         0.7
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_6
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       9.83         0.1
                                  LUT4	      14.50         0.1
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_7
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       5.83         0.0
                                  LUT4	      10.00         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      21.92         0.2
                                  LUT4	      11.00         0.1
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s_1	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      21.92         0.2
                                  LUT4	      11.00         0.1
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s_1	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.92         0.2
                                  LUT4	       7.00         0.0
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z39_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      36.33         0.3
                                  LUT4	      41.50         0.3
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z38_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      43.00         0.4
                                  LUT4	      83.50         0.6
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z36_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     253.50         2.1
                                  LUT4	     309.50         2.2
                                PFUREG	        226         2.1
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_5	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_5	          1         0.0
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z35_layer1	          1         0.2
IC3C2C92E294852CA4AE110FD59776962_Z34_layer1	          1         0.8
IB692DAE41499E4B01D446B8B28C804EB_Z37_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1_0	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z37_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     104.33         0.9
                                  LUT4	     109.00         0.8
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_5
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       4.33         0.0
                                  LUT4	       2.00         0.0
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_5
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.00         0.0
                                  LUT4	      10.00         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      23.50         0.2
                                  LUT4	      11.50         0.1
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s_0	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      23.50         0.2
                                  LUT4	      11.50         0.1
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s_0	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      18.42         0.2
                                  LUT4	       4.00         0.0
                                PFUREG	         23         0.2
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z35_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.00         0.2
                                  LUT4	      11.00         0.1
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z34_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      94.33         0.8
                                  LUT4	     162.50         1.1
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z32_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     275.50         2.3
                                  LUT4	     351.00         2.4
                                PFUREG	        226         2.1
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_4	          1         0.1
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_4	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z30_layer1	          1         0.3
IC3C2C92E294852CA4AE110FD59776962_Z29_layer1	          1         0.4
IB692DAE41499E4B01D446B8B28C804EB_Z33_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z33_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     111.83         0.9
                                  LUT4	     130.00         0.9
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_4
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      10.08         0.1
                                  LUT4	      14.00         0.1
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_4
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      11.42         0.1
                                  LUT4	      19.00         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z31_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.92         0.2
                                  LUT4	       5.00         0.0
                                PFUREG	         24         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_0s_0s_4K_0s_1s_NONE_0s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.92         0.2
                                  LUT4	       5.00         0.0
                                PFUREG	         24         0.2
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_4K_0s_0s_0s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      18.92         0.2
                                  LUT4	       3.00         0.0
                                PFUREG	         24         0.2
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z30_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      42.33         0.3
                                  LUT4	      51.00         0.4
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z29_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      46.58         0.4
                                  LUT4	      86.00         0.6
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z27_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     276.00         2.3
                                  LUT4	     360.50         2.5
                                PFUREG	        234         2.2
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_3	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_3	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z5_layer1_1	          1         0.3
IC3C2C92E294852CA4AE110FD59776962_Z26_layer1	          1         0.6
IB692DAE41499E4B01D446B8B28C804EB_Z28_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_3	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z28_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     103.60         0.9
                                  LUT4	     116.00         0.8
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       9.67         0.1
                                  LUT4	      14.00         0.1
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       4.75         0.0
                                  LUT4	       8.00         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.75         0.2
                                  LUT4	       8.00         0.1
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_3	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.75         0.2
                                  LUT4	       8.00         0.1
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_3	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.42         0.2
                                  LUT4	       7.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z5_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      38.17         0.3
                                  LUT4	      43.50         0.3
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z26_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      71.73         0.6
                                  LUT4	     144.00         1.0
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z24_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     254.17         2.1
                                  LUT4	     303.00         2.1
                                PFUREG	        234         2.2
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_2	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_2	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z23_layer1	          1         0.2
IC3C2C92E294852CA4AE110FD59776962_Z22_layer1	          1         0.6
IB692DAE41499E4B01D446B8B28C804EB_Z25_layer1	          1         0.8
I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_2	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z25_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     102.50         0.8
                                  LUT4	     108.00         0.8
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      11.58         0.1
                                  LUT4	      13.50         0.1
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       3.50         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.25         0.2
                                  LUT4	       6.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_2	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.25         0.2
                                  LUT4	       6.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_2	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      26.42         0.2
                                  LUT4	       4.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z23_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      25.33         0.2
                                  LUT4	      19.00         0.1
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z22_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      75.08         0.6
                                  LUT4	     138.50         1.0
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z20_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     266.42         2.2
                                  LUT4	     351.50         2.4
                                PFUREG	        234         2.2
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_1	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_1	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z19_layer1	          1         0.2
IC3C2C92E294852CA4AE110FD59776962_Z18_layer1	          1         0.7
IB692DAE41499E4B01D446B8B28C804EB_Z21_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_1	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z21_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     107.58         0.9
                                  LUT4	     111.00         0.8
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	       7.00         0.0
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       2.50         0.0
                                  LUT4	       3.00         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      26.50         0.2
                                  LUT4	       6.50         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_1	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      26.50         0.2
                                  LUT4	       6.50         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_1	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      25.42         0.2
                                  LUT4	       4.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z19_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      28.42         0.2
                                  LUT4	      32.50         0.2
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z18_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      87.75         0.7
                                  LUT4	     176.50         1.2
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z16_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     248.75         2.1
                                  LUT4	     285.50         2.0
                                PFUREG	        234         2.2
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_0	          1         0.0
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_0	          1         0.0
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z15_layer1	          1         0.1
IC3C2C92E294852CA4AE110FD59776962_Z14_layer1	          1         0.7
IB692DAE41499E4B01D446B8B28C804EB_Z17_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_0	          1         0.2
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z17_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     104.50         0.9
                                  LUT4	     105.50         0.7
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       4.67         0.0
                                  LUT4	       4.00         0.0
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       3.50         0.0
                                  LUT4	       5.00         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      26.75         0.2
                                  LUT4	       5.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_0	          1         0.2
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      26.75         0.2
                                  LUT4	       5.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_0	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      25.42         0.2
                                  LUT4	       3.00         0.0
                                PFUREG	         32         0.3
                                RIPPLE	          9         0.5
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z15_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      17.75         0.1
                                  LUT4	       7.50         0.1
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z14_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      89.08         0.7
                                  LUT4	     153.50         1.1
                                PFUREG	         37         0.3
---------------------------------------------------
Report for cell I2296FC491415818D18357D6C2D700C14_Z9_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     320.83         2.6
                                  LUT4	     387.50         2.7
                                PFUREG	        296         2.7
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1	          1         0.1
IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1	          1         0.1
ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z5_layer1	          1         0.3
IC3C2C92E294852CA4AE110FD59776962_Z4_layer1	          1         0.9
IB692DAE41499E4B01D446B8B28C804EB_Z10_layer1	          1         0.9
I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1	          1         0.3
---------------------------------------------------
Report for cell IB692DAE41499E4B01D446B8B28C804EB_Z10_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     103.35         0.9
                                  LUT4	     107.50         0.7
                                PFUREG	        129         1.2
---------------------------------------------------
Report for cell IE63C8C66EC36AC972570F7B8665A4225_Z8_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I2A3F2A5CBC5AE0DD0620353468BA1D81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.00         0.1
                                  LUT4	       9.50         0.1
                                PFUREG	          6         0.1
---------------------------------------------------
Report for cell IF44E5E7AB65AFFA1AF3DA949DB91C839_Z7_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I191AE9CE91C1B22E4AE2BF8631B30918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.00         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell I7649039BBE19689793FEE4FADDDEF1E8_Z6_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I1A907F2B09600B273EEF91F54930FBC2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.58         0.3
                                  LUT4	      26.00         0.2
                                PFUREG	         33         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s	          1         0.3
---------------------------------------------------
Report for cell IDBAB269DB7AFDA96620B9B09A1C1D253_1s_1s_8_0s_1s_NONE_0s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.58         0.3
                                  LUT4	      26.00         0.2
                                PFUREG	         33         0.3
                                RIPPLE	          9         0.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s	          1         0.2
---------------------------------------------------
Report for cell IF9CF184FC93B215506F993588C9E7793_8_0s_1s_1s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I33756A9C614D9965DC091F2B83660C43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      27.25         0.2
                                  LUT4	       4.00         0.0
                                PFUREG	         33         0.3
                                RIPPLE	          9         0.5
---------------------------------------------------
Report for cell ID6D6E4DEEE2F225D2FE2E68AEDBFADC7_Z5_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      39.42         0.3
                                  LUT4	      44.50         0.3
                                PFUREG	         27         0.3
---------------------------------------------------
Report for cell IC3C2C92E294852CA4AE110FD59776962_Z4_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     108.82         0.9
                                  LUT4	     156.00         1.1
                                PFUREG	         98         0.9
---------------------------------------------------
Report for cell I4CACC63B64035D749DE3C4BCF79F626C_Z56_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     430.50         3.5
                                  LUT4	     550.00         3.8
                                PFUREG	        389         3.6
                                RIPPLE	         38         2.3
---------------------------------------------------
Report for cell IA68D2B0762B11205E05F2AB6538CBB65_0s_1024s_16s_ECP5UM_32s_10s_34s_34s_32s_11s_3_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     131.00         1.1
                                  LUT4	      63.00         0.4
                                PFUREG	        154         1.4
                                RIPPLE	         48         2.8
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessdr3410102434101024p13b9ceac	          1         0.0
     I792C47F7E7D7705A2329EEB04CA92E91	          1         0.3
I6B46C5BDF6C2841AE2EEF22D18B3C8B9_Z2_layer1	          1         0.8
---------------------------------------------------
Report for cell I6B46C5BDF6C2841AE2EEF22D18B3C8B9_Z2_layer1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      91.00         0.8
                                  LUT4	      46.00         0.3
                                PFUREG	         92         0.9
                                RIPPLE	         48         2.8
---------------------------------------------------
Report for cell I792C47F7E7D7705A2329EEB04CA92E91
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      40.00         0.3
                                  LUT4	      17.00         0.1
                                PFUREG	         62         0.6
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessdr3410102434101024p13b9ceac
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          2         2.8
---------------------------------------------------
Report for cell pcie_x1_top_core
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    2996.00        24.7
                                  LUT4	    3188.00        22.2
                               DISTRAM	      53.00        76.8
                                PFUREG	       2833        26.3
                                RIPPLE	        507        30.0
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
              pci_exp_core_wrap_1s_16s	          1        24.7
---------------------------------------------------
Report for cell pci_exp_core_wrap_1s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    2996.00        24.7
                                  LUT4	    3188.00        22.2
                               DISTRAM	      53.00        76.8
                                PFUREG	       2833        26.3
                                RIPPLE	        507        30.0
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                pci_exp_core_1s_16s_3s	          1        24.7
---------------------------------------------------
Report for cell pci_exp_core_1s_16s_3s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    2996.00        24.7
                                  LUT4	    3188.00        22.2
                               DISTRAM	      53.00        76.8
                                PFUREG	       2833        26.3
                                RIPPLE	        507        30.0
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                     trnc_3s_16s_0_1_2	          1         4.4
                            pipe_x1_Z1	          1         0.2
             phy_x1_1s_3s_2s_1s_1s_16s	          1         9.7
                            dll_3s_16s	          1        10.4
---------------------------------------------------
Report for cell trnc_3s_16s_0_1_2
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     532.33         4.4
                                  LUT4	     302.00         2.1
                                PFUREG	        591         5.5
                                RIPPLE	        168        10.0
SUB MODULES
                                  cell	      count    SLC Usage(%)
              txintf_x1_3s_16s_0_1_2_3	          1         0.6
                                  txfc	          1         1.7
                             tlpdec_x1	          1         0.6
                             rxintf_x1	          1         0.3
                                  rxfc	          1         1.2
---------------------------------------------------
Report for cell rxintf_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxintf
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      37.50         0.3
                                PFUREG	         72         0.7
---------------------------------------------------
Report for cell rxfc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     140.00         1.2
                                  LUT4	     130.00         0.9
                                PFUREG	        126         1.2
                                RIPPLE	         54         3.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                              rxfc_arb	          1         0.2
                               rxfc_vc	          1         0.9
---------------------------------------------------
Report for cell rxfc_vc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     108.00         0.9
                                  LUT4	     103.00         0.7
                                PFUREG	         88         0.8
                                RIPPLE	         46         2.7
---------------------------------------------------
Report for cell rxfc_arb
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u_rxfc_arb
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      20.00         0.2
                                  LUT4	      22.00         0.2
                                PFUREG	         24         0.2
---------------------------------------------------
Report for cell txfc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     201.50         1.7
                                  LUT4	     114.00         0.8
                                PFUREG	        184         1.7
                                RIPPLE	         92         5.5
SUB MODULES
                                  cell	      count    SLC Usage(%)
                               txfc_vc	          1         1.7
---------------------------------------------------
Report for cell txfc_vc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     201.50         1.7
                                  LUT4	     114.00         0.8
                                PFUREG	        184         1.7
                                RIPPLE	         92         5.5
---------------------------------------------------
Report for cell tlpdec_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      75.00         0.6
                                  LUT4	       3.00         0.0
                                PFUREG	        145         1.3
---------------------------------------------------
Report for cell txintf_x1_3s_16s_0_1_2_3
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      75.83         0.6
                                  LUT4	      53.00         0.4
                                PFUREG	         62         0.6
                                RIPPLE	         22         1.3
SUB MODULES
                                  cell	      count    SLC Usage(%)
                              txrdy_x1	          1         0.4
---------------------------------------------------
Report for cell txrdy_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/u1_txrdy[0]
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      44.50         0.4
                                  LUT4	      30.00         0.2
                                PFUREG	         28         0.3
                                RIPPLE	         18         1.1
---------------------------------------------------
Report for cell dll_3s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    1265.13        10.4
                                  LUT4	    1294.50         9.0
                               DISTRAM	      12.00        17.4
                                PFUREG	       1244        11.5
                                RIPPLE	        211        12.5
                                   EBR	          3         4.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                           txtp_3s_16s	          1         3.8
                          txtdp_3s_16s	          1         3.5
                               rxtp_x1	          1         1.5
                                  rxdp	          1         1.1
                                lcmfci	          1         0.5
---------------------------------------------------
Report for cell rxtp_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     177.13         1.5
                                  LUT4	     151.50         1.1
                                PFUREG	        179         1.7
                                RIPPLE	         55         3.3
                                   EBR	          1         1.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
                          rxtp_crc_16s	          1         0.5
pmi_ram_dpEbnonessen1810102418101024p13a94291	          1         0.0
---------------------------------------------------
Report for cell rxtp_crc_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/u1_rxtp_crc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      59.80         0.5
                                  LUT4	     107.50         0.7
                                PFUREG	         32         0.3
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessen1810102418101024p13a94291
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/u1_rxtlp_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell rxdp
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     137.17         1.1
                                  LUT4	     116.00         0.8
                                PFUREG	        120         1.1
                                RIPPLE	         30         1.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
                           rxdp_acknak	          1         0.4
                             rxdp_ddec	          1         0.1
                            rxdp_cfilt	          1         0.6
---------------------------------------------------
Report for cell rxdp_ddec
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_ddec
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      16.33         0.1
                                  LUT4	       7.00         0.0
                                PFUREG	         28         0.3
---------------------------------------------------
Report for cell rxdp_acknak
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      50.83         0.4
                                  LUT4	      28.00         0.2
                                PFUREG	         30         0.3
                                RIPPLE	         30         1.8
---------------------------------------------------
Report for cell rxdp_cfilt
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_cfilt
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      70.00         0.6
                                  LUT4	      81.00         0.6
                                PFUREG	         62         0.6
---------------------------------------------------
Report for cell txtdp_3s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     419.17         3.5
                                  LUT4	     451.00         3.1
                               DISTRAM	      12.00        17.4
                                PFUREG	        480         4.5
                                RIPPLE	         11         0.7
SUB MODULES
                                  cell	      count    SLC Usage(%)
                          txdp_ctrl_Z5	          1         2.1
                              txdp_crc	          1         0.7
                             td_mux_x1	          1         0.6
---------------------------------------------------
Report for cell td_mux_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      67.00         0.6
                                  LUT4	      48.00         0.3
                               DISTRAM	      12.00        17.4
                                PFUREG	         89         0.8
---------------------------------------------------
Report for cell txdp_crc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u2_txdp_crc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      80.50         0.7
                                  LUT4	     141.00         1.0
                                PFUREG	         68         0.6
---------------------------------------------------
Report for cell txdp_ctrl_Z5
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     251.50         2.1
                                  LUT4	     259.00         1.8
                                PFUREG	        288         2.7
                                RIPPLE	         11         0.7
---------------------------------------------------
Report for cell txtp_3s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     461.50         3.8
                                  LUT4	     507.00         3.5
                                PFUREG	        391         3.6
                                RIPPLE	        108         6.4
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
                   txtp_mux_16s_3s_16s	          1         0.3
                         txtp_cins_16s	          1         0.9
                   txtp_seq_16s_0_2048	          1         0.3
txtp_rtry_16s_260s_1024s_10s_20s_8s_146s	          1         2.3
---------------------------------------------------
Report for cell txtp_cins_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     110.67         0.9
                                  LUT4	     179.00         1.2
                                PFUREG	         93         0.9
SUB MODULES
                                  cell	      count    SLC Usage(%)
                          txtp_crc_16s	          1         0.6
---------------------------------------------------
Report for cell txtp_crc_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/u1_txtp_crc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      69.50         0.6
                                  LUT4	     128.00         0.9
                                PFUREG	         33         0.3
---------------------------------------------------
Report for cell txtp_mux_16s_3s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      36.33         0.3
                                  LUT4	      60.00         0.4
                                PFUREG	         29         0.3
                                RIPPLE	          3         0.2
---------------------------------------------------
Report for cell txtp_rtry_16s_260s_1024s_10s_20s_8s_146s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     280.00         2.3
                                  LUT4	     250.00         1.7
                                PFUREG	        219         2.0
                                RIPPLE	         91         5.4
                                   EBR	          2         2.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_ram_dpEbnonessen208146208146p1372c125	          1         0.0
pmi_ram_dpEbnonessen1610102416101024p13a9335a	          1         0.0
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessen1610102416101024p13a9335a
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_tlp_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell pmi_ram_dpEbnonessen208146208146p1372c125
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         1.4
---------------------------------------------------
Report for cell txtp_seq_16s_0_2048
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      34.50         0.3
                                  LUT4	      18.00         0.1
                                PFUREG	         50         0.5
                                RIPPLE	         14         0.8
---------------------------------------------------
Report for cell lcmfci
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      56.00         0.5
                                  LUT4	      69.00         0.5
                                PFUREG	         43         0.4
                                RIPPLE	          7         0.4
---------------------------------------------------
Report for cell phy_x1_1s_3s_2s_1s_1s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	    1175.03         9.7
                                  LUT4	    1570.50        10.9
                               DISTRAM	      41.00        59.4
                                PFUREG	        976         9.1
                                RIPPLE	        128         7.6
SUB MODULES
                                  cell	      count    SLC Usage(%)
                                 scram	          1         1.4
                                 ltssm	          1         7.4
                            frm_1s_16s	          1         0.4
                               dfrm_x1	          1         0.5
---------------------------------------------------
Report for cell frm_1s_16s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      46.50         0.4
                                  LUT4	      77.00         0.5
                                PFUREG	         57         0.5
                                RIPPLE	          6         0.4
SUB MODULES
                                  cell	      count    SLC Usage(%)
           frm_algn_16s_251_92_253_254	          1         0.1
                              frm_skpq	          1         0.1
                 frm_ins_1s_16s_28_188	          1         0.1
---------------------------------------------------
Report for cell frm_ins_1s_16s_28_188
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_ins
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      17.17         0.1
                                  LUT4	      32.00         0.2
                                PFUREG	         21         0.2
---------------------------------------------------
Report for cell frm_skpq
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_skpq
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      13.50         0.1
                                  LUT4	      14.00         0.1
                                PFUREG	         16         0.1
                                RIPPLE	          6         0.4
---------------------------------------------------
Report for cell frm_algn_16s_251_92_253_254
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_algn
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      15.83         0.1
                                  LUT4	      31.00         0.2
                                PFUREG	         20         0.2
---------------------------------------------------
Report for cell ltssm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     900.92         7.4
                                  LUT4	    1222.00         8.5
                               DISTRAM	       2.00         2.9
                                PFUREG	        668         6.2
                                RIPPLE	        122         7.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                              rcvry_sm	          1         0.2
                                 osenc	          1         1.2
                                pol_sm	          1         0.4
                                 osdec	          1         2.4
                               main_sm	          1         0.3
                                lbk_sm	          1         0.2
                                 l2_sm	          1         0.1
                                 l1_sm	          1         0.1
                             l0s_tx_sm	          1         0.1
                                 l0_sm	          1         0.2
                               hrst_sm	          1         0.1
                                dis_sm	          1         0.1
                                det_sm	          1         0.1
                             cfg_up_sm	          1         0.7
---------------------------------------------------
Report for cell hrst_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_hrst_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       7.33         0.1
                                  LUT4	      14.00         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell lbk_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.00         0.2
                                  LUT4	      29.00         0.2
                                PFUREG	         13         0.1
---------------------------------------------------
Report for cell dis_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       9.50         0.1
                                  LUT4	      15.00         0.1
                                PFUREG	         11         0.1
---------------------------------------------------
Report for cell l2_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l2_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       6.33         0.1
                                  LUT4	      11.00         0.1
                                PFUREG	          7         0.1
---------------------------------------------------
Report for cell l1_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l1_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.50         0.1
                                  LUT4	      12.00         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell l0s_tx_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      15.00         0.1
                                  LUT4	      18.00         0.1
                                PFUREG	         16         0.1
---------------------------------------------------
Report for cell l0_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      21.92         0.2
                                  LUT4	      40.00         0.3
                                PFUREG	         15         0.1
---------------------------------------------------
Report for cell rcvry_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      28.00         0.2
                                  LUT4	      52.00         0.4
                                PFUREG	         18         0.2
---------------------------------------------------
Report for cell cfg_up_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      82.50         0.7
                                  LUT4	     135.00         0.9
                                PFUREG	         30         0.3
---------------------------------------------------
Report for cell pol_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      48.25         0.4
                                  LUT4	      86.00         0.6
                                PFUREG	         13         0.1
---------------------------------------------------
Report for cell det_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      12.17         0.1
                                  LUT4	      14.00         0.1
                                PFUREG	         13         0.1
                                RIPPLE	          3         0.2
---------------------------------------------------
Report for cell main_sm
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_main_sm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      33.08         0.3
                                  LUT4	      59.00         0.4
                                PFUREG	         20         0.2
---------------------------------------------------
Report for cell osenc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     151.00         1.2
                                  LUT4	     201.00         1.4
                               DISTRAM	       2.00         2.9
                                PFUREG	        134         1.2
                                RIPPLE	         15         0.9
SUB MODULES
                                  cell	      count    SLC Usage(%)
pmi_distributed_dpramEbnonen1416pb648cf5	          1         0.0
---------------------------------------------------
Report for cell pmi_distributed_dpramEbnonen1416pb648cf5
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       1.50         0.0
                               DISTRAM	       2.00         2.9
---------------------------------------------------
Report for cell osdec
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     285.17         2.4
                                  LUT4	     431.00         3.0
                                PFUREG	        228         2.1
                                RIPPLE	         14         0.8
SUB MODULES
                                  cell	      count    SLC Usage(%)
                                ts_dec	          1         1.0
---------------------------------------------------
Report for cell ts_dec
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     122.75         1.0
                                  LUT4	     215.00         1.5
                                PFUREG	         78         0.7
---------------------------------------------------
Report for cell dfrm_x1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      55.03         0.5
                                  LUT4	      94.50         0.7
                                PFUREG	         50         0.5
---------------------------------------------------
Report for cell scram
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     171.25         1.4
                                  LUT4	     176.00         1.2
                               DISTRAM	      39.00        56.5
                                PFUREG	        200         1.9
SUB MODULES
                                  cell	      count    SLC Usage(%)
                         scram_scr_1_0	          1         0.3
                            scram_txrc	          1         0.3
                           scram_scr_1	          1         0.3
                            scram_rxrc	          1         0.4
---------------------------------------------------
Report for cell scram_rxrc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      45.58         0.4
                                  LUT4	      43.00         0.3
                               DISTRAM	      22.00        31.9
                                PFUREG	         40         0.4
---------------------------------------------------
Report for cell scram_scr_1_0
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      33.50         0.3
                                  LUT4	      53.00         0.4
                                PFUREG	         43         0.4
---------------------------------------------------
Report for cell scram_scr_1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      33.50         0.3
                                  LUT4	      53.00         0.4
                                PFUREG	         43         0.4
---------------------------------------------------
Report for cell scram_txrc
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      32.00         0.3
                                  LUT4	      25.00         0.2
                               DISTRAM	      17.00        24.6
                                PFUREG	         25         0.2
---------------------------------------------------
Report for cell pipe_x1_Z1
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      23.50         0.2
                                  LUT4	      21.00         0.1
                                PFUREG	         22         0.2
SUB MODULES
                                  cell	      count    SLC Usage(%)
                             sync1s_2s	          1         0.1
---------------------------------------------------
Report for cell sync1s_2s
   Instance path: versa_ecp5/U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	       8.50         0.1
                                  LUT4	       2.00         0.0
                                PFUREG	         10         0.1
