// Seed: 56903279
module module_0;
  assign id_1 = id_1 == 1'h0 - id_1;
  assign id_2 = id_1;
  genvar id_3;
  always id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  wand id_4,
    output tri0 id_5,
    output tri0 id_6
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    input tri id_8,
    inout supply1 id_9,
    output supply0 id_10
);
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire id_13, id_14, id_15;
  wire id_16;
  assign id_3  = {-1};
  assign id_14 = -1;
endmodule
