<def f='include/linux/perf_event.h' l='70' ll='80'/>
<doc f='include/linux/perf_event.h' l='63'>/*
 * Generalized hardware cache events:
 *
 *       { L1-D, L1-I, LLC, ITLB, DTLB, BPU, NODE } x
 *       { read, write, prefetch } x
 *       { accesses, misses }
 */</doc>
<def f='include/perfmon/perf_event.h' l='79' ll='88'/>
<doc f='include/perfmon/perf_event.h' l='74'>/*
 * attr-&gt;config values for generic HW cache events
 *
 * they get mapped onto actual events by the kernel
 */</doc>
