// Seed: 1950327793
module module_0 (
    id_1
);
  inout wire id_1;
  localparam id_2 = 1;
  assign id_1 = id_1;
  assign id_1 = id_2 - id_2;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  parameter id_2 = 1;
  reg id_3;
  bit id_4;
  always id_2 <= id_4;
  reg id_5, id_6, id_7;
  id_8 :
  assert property (@(posedge -1'b0 or 1 or posedge 1 or posedge 1, posedge 1) id_5) id_7 <= 1;
  assign id_2 = id_3.id_2 % id_6;
  module_0 modCall_1 (id_1);
  assign id_7 = id_3;
  assign id_4 = id_6;
  assign id_2 = id_3;
endmodule
