module Demux_1to8(D, S, Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7);
    input D;
    input [2:0] S;
    output Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7;

    assign {Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0} = D << S;
endmodule
