<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L3_out'" level="0">
<item name = "Date">Sun Mar 22 14:27:49 2020
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40, 40, 0.200 us, 0.200 us, 40, 40, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">38, 38, 8, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 227, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 192, -</column>
<column name="Register">0, -, 235, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_647_p2">+, 0, 0, 30, 30, 30</column>
<column name="add_ln795_1_fu_289_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln795_fu_283_p2">+, 0, 0, 6, 1, 6</column>
<column name="add_ln796_1_fu_686_p2">+, 0, 0, 6, 1, 6</column>
<column name="add_ln796_fu_389_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln799_1_fu_672_p2">+, 0, 0, 6, 1, 5</column>
<column name="add_ln799_fu_473_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln801_1_fu_658_p2">+, 0, 0, 6, 1, 4</column>
<column name="add_ln801_fu_543_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln808_fu_603_p2">+, 0, 0, 4, 3, 3</column>
<column name="c5_fu_652_p2">+, 0, 0, 3, 1, 2</column>
<column name="and_ln796_1_fu_351_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln796_2_fu_363_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln796_3_fu_375_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln796_fu_319_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln799_1_fu_459_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln799_2_fu_619_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln799_fu_453_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln808_fu_529_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln795_fu_277_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln796_fu_295_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln799_fu_369_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln801_fu_357_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln803_fu_345_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln799_1_fu_447_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln799_fu_395_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln808_1_fu_485_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln808_2_fu_549_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln808_3_fu_555_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln808_fu_479_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln795_fu_381_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln796_1_fu_337_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln796_2_fu_465_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln796_3_fu_692_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln796_fu_301_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln799_1_fu_413_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln799_2_fu_433_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln799_3_fu_535_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln799_4_fu_678_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln799_fu_401_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln801_1_fu_664_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln801_fu_591_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln808_1_fu_507_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln808_2_fu_515_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln808_3_fu_561_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln808_4_fu_583_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln808_5_fu_625_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln808_fu_491_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln796_fu_309_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln799_1_fu_609_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln799_fu_441_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln808_fu_523_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_V_blk_n_AW">9, 2, 1, 2</column>
<column name="C_V_blk_n_B">9, 2, 1, 2</column>
<column name="C_V_blk_n_W">9, 2, 1, 2</column>
<column name="C_V_offset_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_c0_0_i_phi_fu_161_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_c1_0_i_phi_fu_183_p4">9, 2, 2, 4</column>
<column name="c0_0_i_reg_157">9, 2, 2, 4</column>
<column name="c1_0_i_reg_179">9, 2, 2, 4</column>
<column name="c3_0_i_reg_201">9, 2, 2, 4</column>
<column name="c4_0_i_reg_223">9, 2, 2, 4</column>
<column name="c5_0_i_reg_234">9, 2, 2, 4</column>
<column name="fifo_C_drain_local_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten17_i_reg_190">9, 2, 5, 10</column>
<column name="indvar_flatten47_i_reg_168">9, 2, 6, 12</column>
<column name="indvar_flatten85_i_reg_146">9, 2, 6, 12</column>
<column name="indvar_flatten_i_reg_212">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln321_reg_744">30, 0, 30, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="c0_0_i_reg_157">2, 0, 2, 0</column>
<column name="c1_0_i_reg_179">2, 0, 2, 0</column>
<column name="c3_0_i_reg_201">2, 0, 2, 0</column>
<column name="c4_0_i_reg_223">2, 0, 2, 0</column>
<column name="c5_0_i_reg_234">2, 0, 2, 0</column>
<column name="icmp_ln795_reg_715">1, 0, 1, 0</column>
<column name="indvar_flatten17_i_reg_190">5, 0, 5, 0</column>
<column name="indvar_flatten47_i_reg_168">6, 0, 6, 0</column>
<column name="indvar_flatten85_i_reg_146">6, 0, 6, 0</column>
<column name="indvar_flatten_i_reg_212">4, 0, 4, 0</column>
<column name="select_ln795_reg_724">2, 0, 2, 0</column>
<column name="select_ln796_2_reg_729">2, 0, 2, 0</column>
<column name="tmp_V_reg_769">64, 0, 64, 0</column>
<column name="zext_ln795_reg_710">29, 0, 30, 1</column>
<column name="icmp_ln795_reg_715">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="m_axi_C_V_AWVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWADDR">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WDATA">out, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WSTRB">out, 8, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WLAST">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARADDR">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RDATA">in, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RLAST">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RUSER">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BUSER">in, 1, m_axi, C_V, pointer</column>
<column name="C_V_offset_dout">in, 32, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_empty_n">in, 1, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_read">out, 1, ap_fifo, C_V_offset, pointer</column>
<column name="fifo_C_drain_local_in_V_V_dout">in, 64, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
