//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_50
.address_size 64

	// .globl	Madd2CompressedArraysKernel

.visible .entry Madd2CompressedArraysKernel(
	.param .u64 Madd2CompressedArraysKernel_param_0,
	.param .u64 Madd2CompressedArraysKernel_param_1,
	.param .u64 Madd2CompressedArraysKernel_param_2,
	.param .u64 Madd2CompressedArraysKernel_param_3,
	.param .u64 Madd2CompressedArraysKernel_param_4,
	.param .u64 Madd2CompressedArraysKernel_param_5,
	.param .f32 Madd2CompressedArraysKernel_param_6,
	.param .f32 Madd2CompressedArraysKernel_param_7,
	.param .u64 Madd2CompressedArraysKernel_param_8
)
{
	.reg .pred 	%p<69>;
	.reg .b16 	%rs<87>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<119>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd17, [Madd2CompressedArraysKernel_param_0];
	ld.param.u64 	%rd18, [Madd2CompressedArraysKernel_param_1];
	ld.param.u64 	%rd22, [Madd2CompressedArraysKernel_param_2];
	ld.param.u64 	%rd19, [Madd2CompressedArraysKernel_param_3];
	ld.param.u64 	%rd23, [Madd2CompressedArraysKernel_param_4];
	ld.param.u64 	%rd20, [Madd2CompressedArraysKernel_param_5];
	ld.param.f32 	%f15, [Madd2CompressedArraysKernel_param_6];
	ld.param.f32 	%f16, [Madd2CompressedArraysKernel_param_7];
	ld.param.u64 	%rd21, [Madd2CompressedArraysKernel_param_8];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	or.b32  	%r19, %r17, %r18;
	setp.ne.s32 	%p7, %r19, 0;
	mov.f32 	%f39, 0f00000000;
	@%p7 bra 	$L__BB0_40;

	setp.lt.u64 	%p8, %rd19, 5;
	mov.u16 	%rs85, 0;
	mov.u32 	%r117, 0;
	mov.u32 	%r116, %r117;
	mov.u16 	%rs84, %rs85;
	@%p8 bra 	$L__BB0_6;

	ld.global.nc.u8 	%rs14, [%rd2];
	setp.eq.s16 	%p9, %rs14, 0;
	@%p9 bra 	$L__BB0_5;

	setp.ne.s16 	%p10, %rs14, 255;
	mov.u32 	%r116, %r117;
	mov.u16 	%rs84, %rs85;
	@%p10 bra 	$L__BB0_6;

	ld.global.nc.u8 	%rs16, [%rd2+1];
	mov.u32 	%r116, 1;
	cvt.u32.u16 	%r23, %rs16;
	and.b32  	%r24, %r23, 255;
	ld.global.nc.u8 	%rs17, [%rd2+2];
	cvt.u32.u16 	%r25, %rs17;
	prmt.b32 	%r26, %r25, %r24, 30212;
	ld.global.nc.u8 	%rs18, [%rd2+3];
	cvt.u32.u16 	%r27, %rs18;
	prmt.b32 	%r28, %r27, %r26, 28756;
	ld.global.nc.u8 	%rs19, [%rd2+4];
	cvt.u32.u16 	%r29, %rs19;
	prmt.b32 	%r30, %r29, %r28, 1620;
	mov.b32 	%f39, %r30;
	mov.u16 	%rs84, 255;
	bra.uni 	$L__BB0_6;

$L__BB0_5:
	ld.global.nc.u8 	%rs21, [%rd2+1];
	cvt.u32.u16 	%r31, %rs21;
	and.b32  	%r32, %r31, 255;
	ld.global.nc.u8 	%rs22, [%rd2+2];
	cvt.u32.u16 	%r33, %rs22;
	prmt.b32 	%r34, %r33, %r32, 30212;
	ld.global.nc.u8 	%rs23, [%rd2+3];
	cvt.u32.u16 	%r35, %rs23;
	prmt.b32 	%r36, %r35, %r34, 28756;
	ld.global.nc.u8 	%rs24, [%rd2+4];
	cvt.u32.u16 	%r37, %rs24;
	prmt.b32 	%r116, %r37, %r36, 1620;
	mov.u16 	%rs84, %rs85;

$L__BB0_6:
	setp.lt.u64 	%p11, %rd20, 5;
	mov.f32 	%f40, 0f00000000;
	@%p11 bra 	$L__BB0_11;

	ld.global.nc.u8 	%rs28, [%rd1];
	setp.eq.s16 	%p12, %rs28, 0;
	@%p12 bra 	$L__BB0_10;

	setp.ne.s16 	%p13, %rs28, 255;
	@%p13 bra 	$L__BB0_11;

	ld.global.nc.u8 	%rs30, [%rd1+1];
	mov.u32 	%r117, 1;
	cvt.u32.u16 	%r41, %rs30;
	and.b32  	%r42, %r41, 255;
	ld.global.nc.u8 	%rs31, [%rd1+2];
	cvt.u32.u16 	%r43, %rs31;
	prmt.b32 	%r44, %r43, %r42, 30212;
	ld.global.nc.u8 	%rs32, [%rd1+3];
	cvt.u32.u16 	%r45, %rs32;
	prmt.b32 	%r46, %r45, %r44, 28756;
	ld.global.nc.u8 	%rs33, [%rd1+4];
	cvt.u32.u16 	%r47, %rs33;
	prmt.b32 	%r48, %r47, %r46, 1620;
	mov.b32 	%f40, %r48;
	mov.u16 	%rs85, 255;
	bra.uni 	$L__BB0_11;

$L__BB0_10:
	ld.global.nc.u8 	%rs35, [%rd1+1];
	cvt.u32.u16 	%r49, %rs35;
	and.b32  	%r50, %r49, 255;
	ld.global.nc.u8 	%rs36, [%rd1+2];
	cvt.u32.u16 	%r51, %rs36;
	prmt.b32 	%r52, %r51, %r50, 30212;
	ld.global.nc.u8 	%rs37, [%rd1+3];
	cvt.u32.u16 	%r53, %rs37;
	prmt.b32 	%r54, %r53, %r52, 28756;
	ld.global.nc.u8 	%rs38, [%rd1+4];
	cvt.u32.u16 	%r55, %rs38;
	prmt.b32 	%r117, %r55, %r54, 1620;

$L__BB0_11:
	or.b64  	%rd25, %rd19, %rd20;
	setp.eq.s64 	%p14, %rd25, 0;
	mov.u64 	%rd37, 0;
	or.b32  	%r56, %r117, %r116;
	setp.eq.s32 	%p15, %r56, 0;
	and.pred  	%p16, %p15, %p14;
	@%p16 bra 	$L__BB0_39;

	setp.ne.s64 	%p68, %rd19, 0;
	setp.ne.s64 	%p67, %rd20, 0;
	cvta.to.global.u64 	%rd3, %rd17;
	mov.u64 	%rd36, %rd37;
	mov.u64 	%rd35, %rd37;

$L__BB0_13:
	setp.ne.s32 	%p17, %r116, 0;
	not.pred 	%p18, %p68;
	or.pred  	%p19, %p17, %p18;
	mov.f32 	%f33, 0f00000000;
	@%p19 bra 	$L__BB0_19;

	add.s64 	%rd7, %rd35, 5;
	setp.ge.u64 	%p20, %rd7, %rd19;
	add.s64 	%rd29, %rd35, 10;
	setp.gt.u64 	%p21, %rd29, %rd19;
	or.pred  	%p22, %p20, %p21;
	mov.u16 	%rs84, 0;
	mov.u32 	%r116, 0;
	mov.f32 	%f39, %f33;
	mov.u64 	%rd35, %rd7;
	@%p22 bra 	$L__BB0_19;

	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.u8 	%rs5, [%rd8];
	setp.eq.s16 	%p23, %rs5, 0;
	@%p23 bra 	$L__BB0_18;

	setp.ne.s16 	%p24, %rs5, 255;
	mov.f32 	%f39, %f33;
	mov.u64 	%rd35, %rd7;
	@%p24 bra 	$L__BB0_19;

	ld.global.nc.u8 	%rs44, [%rd8+1];
	mov.u32 	%r116, 1;
	cvt.u32.u16 	%r60, %rs44;
	and.b32  	%r61, %r60, 255;
	ld.global.nc.u8 	%rs45, [%rd8+2];
	cvt.u32.u16 	%r62, %rs45;
	prmt.b32 	%r63, %r62, %r61, 30212;
	ld.global.nc.u8 	%rs46, [%rd8+3];
	cvt.u32.u16 	%r64, %rs46;
	prmt.b32 	%r65, %r64, %r63, 28756;
	ld.global.nc.u8 	%rs47, [%rd8+4];
	cvt.u32.u16 	%r66, %rs47;
	prmt.b32 	%r67, %r66, %r65, 1620;
	mov.b32 	%f39, %r67;
	mov.u16 	%rs84, 255;
	mov.u64 	%rd35, %rd7;
	bra.uni 	$L__BB0_19;

$L__BB0_18:
	ld.global.nc.u8 	%rs49, [%rd8+1];
	cvt.u32.u16 	%r68, %rs49;
	and.b32  	%r69, %r68, 255;
	ld.global.nc.u8 	%rs50, [%rd8+2];
	cvt.u32.u16 	%r70, %rs50;
	prmt.b32 	%r71, %r70, %r69, 30212;
	ld.global.nc.u8 	%rs51, [%rd8+3];
	cvt.u32.u16 	%r72, %rs51;
	prmt.b32 	%r73, %r72, %r71, 28756;
	ld.global.nc.u8 	%rs52, [%rd8+4];
	cvt.u32.u16 	%r74, %rs52;
	prmt.b32 	%r116, %r74, %r73, 1620;
	mov.f32 	%f39, %f33;
	mov.u64 	%rd35, %rd7;

$L__BB0_19:
	setp.ne.s32 	%p25, %r117, 0;
	not.pred 	%p26, %p67;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_25;

	add.s64 	%rd10, %rd36, 5;
	setp.ge.u64 	%p28, %rd10, %rd20;
	add.s64 	%rd30, %rd36, 10;
	setp.gt.u64 	%p29, %rd30, %rd20;
	or.pred  	%p30, %p28, %p29;
	mov.u16 	%rs85, 0;
	mov.u32 	%r117, 0;
	mov.f32 	%f40, %f33;
	mov.u64 	%rd36, %rd10;
	@%p30 bra 	$L__BB0_25;

	add.s64 	%rd11, %rd1, %rd10;
	ld.global.nc.u8 	%rs7, [%rd11];
	setp.eq.s16 	%p31, %rs7, 0;
	@%p31 bra 	$L__BB0_24;

	setp.ne.s16 	%p32, %rs7, 255;
	mov.f32 	%f40, %f33;
	mov.u64 	%rd36, %rd10;
	@%p32 bra 	$L__BB0_25;

	ld.global.nc.u8 	%rs58, [%rd11+1];
	mov.u32 	%r117, 1;
	cvt.u32.u16 	%r78, %rs58;
	and.b32  	%r79, %r78, 255;
	ld.global.nc.u8 	%rs59, [%rd11+2];
	cvt.u32.u16 	%r80, %rs59;
	prmt.b32 	%r81, %r80, %r79, 30212;
	ld.global.nc.u8 	%rs60, [%rd11+3];
	cvt.u32.u16 	%r82, %rs60;
	prmt.b32 	%r83, %r82, %r81, 28756;
	ld.global.nc.u8 	%rs61, [%rd11+4];
	cvt.u32.u16 	%r84, %rs61;
	prmt.b32 	%r85, %r84, %r83, 1620;
	mov.b32 	%f40, %r85;
	mov.u16 	%rs85, 255;
	mov.u64 	%rd36, %rd10;
	bra.uni 	$L__BB0_25;

$L__BB0_24:
	ld.global.nc.u8 	%rs63, [%rd11+1];
	cvt.u32.u16 	%r86, %rs63;
	and.b32  	%r87, %r86, 255;
	ld.global.nc.u8 	%rs64, [%rd11+2];
	cvt.u32.u16 	%r88, %rs64;
	prmt.b32 	%r89, %r88, %r87, 30212;
	ld.global.nc.u8 	%rs65, [%rd11+3];
	cvt.u32.u16 	%r90, %rs65;
	prmt.b32 	%r91, %r90, %r89, 28756;
	ld.global.nc.u8 	%rs66, [%rd11+4];
	cvt.u32.u16 	%r92, %rs66;
	prmt.b32 	%r117, %r92, %r91, 1620;
	mov.f32 	%f40, %f33;
	mov.u64 	%rd36, %rd10;

$L__BB0_25:
	or.b32  	%r93, %r117, %r116;
	setp.eq.s32 	%p33, %r93, 0;
	setp.ge.u64 	%p34, %rd35, %rd19;
	and.pred  	%p35, %p34, %p33;
	setp.ge.u64 	%p36, %rd36, %rd20;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_39;

	setp.ne.s32 	%p38, %r116, 0;
	selp.u32 	%r94, 1, 0, %p38;
	and.b16  	%rs67, %rs84, 255;
	setp.eq.s16 	%p39, %rs67, 0;
	selp.b32 	%r11, %r116, %r94, %p39;
	setp.ne.s32 	%p40, %r117, 0;
	selp.u32 	%r95, 1, 0, %p40;
	and.b16  	%rs68, %rs85, 255;
	setp.eq.s16 	%p41, %rs68, 0;
	selp.b32 	%r12, %r117, %r95, %p41;
	min.u32 	%r118, %r11, %r12;
	setp.ne.s32 	%p42, %r118, 0;
	@%p42 bra 	$L__BB0_29;

	setp.eq.s32 	%p44, %r117, 0;
	and.pred  	%p45, %p38, %p44;
	mov.u32 	%r118, %r11;
	@%p45 bra 	$L__BB0_29;

	or.pred  	%p48, %p38, %p44;
	mov.u32 	%r118, %r12;
	@%p48 bra 	$L__BB0_39;

$L__BB0_29:
	or.pred  	%p51, %p39, %p41;
	@%p51 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;

$L__BB0_31:
	setp.ne.s16 	%p53, %rs67, 0;
	and.pred  	%p54, %p41, %p53;
	@%p54 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;

$L__BB0_33:
	mul.f32 	%f41, %f39, %f15;
	mov.u16 	%rs86, 255;
	bra.uni 	$L__BB0_34;

$L__BB0_30:
	mul.f32 	%f29, %f40, %f16;
	fma.rn.f32 	%f41, %f39, %f15, %f29;
	mov.u16 	%rs86, 255;
	bra.uni 	$L__BB0_34;

$L__BB0_32:
	setp.ne.s16 	%p55, %rs68, 0;
	and.pred  	%p57, %p39, %p55;
	mul.f32 	%f30, %f40, %f16;
	selp.f32 	%f41, %f30, 0f00000000, %p57;
	selp.s16 	%rs86, -1, 0, %p57;

$L__BB0_34:
	add.s64 	%rd13, %rd37, 5;
	setp.gt.u64 	%p58, %rd13, %rd18;
	@%p58 bra 	$L__BB0_38;

	add.s64 	%rd14, %rd3, %rd37;
	and.b16  	%rs77, %rs86, 255;
	st.global.u8 	[%rd14], %rs86;
	setp.eq.s16 	%p59, %rs77, 0;
	@%p59 bra 	$L__BB0_37;

	mov.b32 	%r96, %f41;
	st.global.u8 	[%rd14+1], %r96;
	shr.u32 	%r97, %r96, 8;
	st.global.u8 	[%rd14+2], %r97;
	shr.u32 	%r98, %r96, 16;
	st.global.u8 	[%rd14+3], %r98;
	shr.u32 	%r99, %r96, 24;
	st.global.u8 	[%rd14+4], %r99;
	mov.u64 	%rd37, %rd13;
	bra.uni 	$L__BB0_38;

$L__BB0_37:
	st.global.u8 	[%rd14+1], %r118;
	shr.u32 	%r100, %r118, 8;
	st.global.u8 	[%rd14+2], %r100;
	shr.u32 	%r101, %r118, 16;
	st.global.u8 	[%rd14+3], %r101;
	shr.u32 	%r102, %r118, 24;
	st.global.u8 	[%rd14+4], %r102;
	mov.u64 	%rd37, %rd13;

$L__BB0_38:
	add.s32 	%r103, %r116, -1;
	setp.eq.s32 	%p60, %r116, 0;
	selp.b32 	%r104, 0, %r103, %p60;
	max.u32 	%r105, %r116, %r118;
	sub.s32 	%r106, %r105, %r118;
	setp.eq.s16 	%p61, %rs67, 255;
	selp.b32 	%r116, %r104, %r106, %p61;
	add.s32 	%r107, %r117, -1;
	setp.eq.s32 	%p62, %r117, 0;
	selp.b32 	%r108, 0, %r107, %p62;
	max.u32 	%r109, %r117, %r118;
	sub.s32 	%r110, %r109, %r118;
	setp.eq.s16 	%p63, %rs68, 255;
	selp.b32 	%r117, %r108, %r110, %p63;
	setp.lt.u64 	%p67, %rd36, %rd20;
	setp.lt.u64 	%p68, %rd35, %rd19;
	or.pred  	%p64, %p68, %p67;
	or.b32  	%r111, %r117, %r116;
	setp.ne.s32 	%p65, %r111, 0;
	or.pred  	%p66, %p65, %p64;
	@%p66 bra 	$L__BB0_13;

$L__BB0_39:
	cvta.to.global.u64 	%rd31, %rd21;
	st.global.u64 	[%rd31], %rd37;

$L__BB0_40:
	ret;

}

