

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Mon Sep 15 18:59:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  76.000 ns|  76.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       75|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       75|       82|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_88_p2                 |         +|   0|  0|  12|           5|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_82_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_stream3_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    5|         10|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_121           |  64|   0|   64|          0|
    |i_fu_48                           |   5|   0|    5|          0|
    |icmp_ln20_reg_117                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|A_stream3_din         |  out|   64|     ap_fifo|                        A_stream3|       pointer|
|A_stream3_full_n      |   in|    1|     ap_fifo|                        A_stream3|       pointer|
|A_stream3_write       |  out|    1|     ap_fifo|                        A_stream3|       pointer|
|sext_ln20             |   in|   61|     ap_none|                        sext_ln20|        scalar|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln20"   --->   Operation 7 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i61 %sext_ln20_read"   --->   Operation 8 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream3, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [src/spmm_device_fpga.cpp:20]   --->   Operation 13 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i5 %i_5, i5 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 14 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %i_5, i5 1" [src/spmm_device_fpga.cpp:20]   --->   Operation 15 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split, void %for.end.exitStub" [src/spmm_device_fpga.cpp:20]   --->   Operation 16 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %i" [src/spmm_device_fpga.cpp:20]   --->   Operation 17 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln20_cast" [src/spmm_device_fpga.cpp:20]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr" [src/spmm_device_fpga.cpp:22]   --->   Operation 20 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:21]   --->   Operation 21 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/spmm_device_fpga.cpp:20]   --->   Operation 22 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.37ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream3, i64 %gmem0_addr_read" [src/spmm_device_fpga.cpp:22]   --->   Operation 23 'write' 'write_ln22' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [src/spmm_device_fpga.cpp:20]   --->   Operation 24 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_stream3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
sext_ln20_read    (read             ) [ 0000]
sext_ln20_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_5               (load             ) [ 0000]
icmp_ln20         (icmp             ) [ 0110]
add_ln20          (add              ) [ 0000]
br_ln20           (br               ) [ 0000]
store_ln20        (store            ) [ 0000]
gmem0_addr        (getelementptr    ) [ 0000]
empty             (speclooptripcount) [ 0000]
gmem0_addr_read   (read             ) [ 0101]
specpipeline_ln21 (specpipeline     ) [ 0000]
specloopname_ln20 (specloopname     ) [ 0000]
write_ln22        (write            ) [ 0000]
br_ln20           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_stream3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln20_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="61" slack="0"/>
<pin id="54" dir="0" index="1" bw="61" slack="0"/>
<pin id="55" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="gmem0_addr_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_ln22_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="0" index="2" bw="64" slack="1"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln20_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="61" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_5_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln20_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln20_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln20_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="gmem0_addr_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="1"/>
<pin id="102" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="112" class="1005" name="sext_ln20_cast_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_cast "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln20_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="121" class="1005" name="gmem0_addr_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="99" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="108"><net_src comp="48" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="115"><net_src comp="70" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="120"><net_src comp="82" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="63" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_stream3 | {3 }
 - Input state : 
	Port: load_A_Pipeline_VITIS_LOOP_20_1 : gmem0 | {2 }
	Port: load_A_Pipeline_VITIS_LOOP_20_1 : sext_ln20 | {1 }
	Port: load_A_Pipeline_VITIS_LOOP_20_1 : A_stream3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		store_ln20 : 3
	State 2
		gmem0_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln20_fu_88       |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln20_fu_82      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln20_read_read_fu_52 |    0    |    0    |
|          | gmem0_addr_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln22_write_fu_63   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln20_cast_fu_70    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    21   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_121|   64   |
|       i_reg_105       |    5   |
|   icmp_ln20_reg_117   |    1   |
| sext_ln20_cast_reg_112|   64   |
+-----------------------+--------+
|         Total         |   134  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   134  |    -   |
+-----------+--------+--------+
|   Total   |   134  |   21   |
+-----------+--------+--------+
