arc_irq_unmask	,	F_7
irq_set_chip_and_handler	,	F_10
parent	,	V_21
data	,	V_7
init_onchip_IRQ	,	F_11
root_domain	,	V_22
IS_ENABLED	,	F_2
irq_set_default_host	,	F_14
hw	,	V_13
arc_init_IRQ	,	F_1
handle_percpu_irq	,	V_17
"root irq domain not avail\n"	,	L_3
level_mask	,	V_1
TIMER0_IRQ	,	V_14
NR_CPU_IRQS	,	V_23
irq_domain	,	V_11
CONFIG_ARC_IRQ6_LV2	,	V_4
arc_irq_mask	,	F_5
AUX_IENABLE	,	V_9
panic	,	F_12
CONFIG_SMP	,	F_9
irq_data	,	V_6
CONFIG_ARC_IRQ3_LV2	,	V_2
flags	,	V_25
onchip_intc	,	V_16
STATUS_E1_MASK	,	V_29
arc_intc_domain_map	,	F_8
handle_level_irq	,	V_18
device_node	,	V_19
irq_domain_add_legacy	,	F_13
read_aux_reg	,	F_6
IPI_IRQ	,	V_15
arch_local_irq_restore	,	F_17
CONFIG_ARC_IRQ5_LV2	,	V_3
irq_hw_number_t	,	T_1
AUX_IRQ_LEV	,	V_5
STATUS_A2_MASK	,	V_26
"DeviceTree incore intc not a root irq controller\n"	,	L_2
ienb	,	V_8
arc_intc_domain_ops	,	V_24
d	,	V_12
pr_info	,	F_4
intc	,	V_20
irq	,	V_10
write_aux_reg	,	F_3
STATUS_A1_MASK	,	V_28
arch_local_save_flags	,	F_16
"Level-2 interrupts bitset %x\n"	,	L_1
arch_local_irq_enable	,	F_15
__init	,	T_2
STATUS_E2_MASK	,	V_27
