# Multiply-and-Accumulate-Module-based-on-Tensor-Processing-Unit-processor
Contains files for a digital ASIC design capable of performing matrix multiplication using a systolic array architecture. This architecture is based on Googleâ€™s Tensor Processing Unit (TPU)

![image](https://github.com/user-attachments/assets/0c5d1bfa-5ce1-4125-83bb-a0c8373bf44a)
