===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		1048576
L1_ASSOC:		8
L1_BLOCKSIZE:		128
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MSI 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                5340
3 . number of writes:                     11942
4 . number of write misses:               39
5 . total miss rate:                      0.043169
6 . number of writebacks:                 275
7 . number of I2E                         0
8 . number of I2S                         5340
9 . number of M2S                         119
10. number of E2S                         0
11. number of S2M                         690
12. number of I2M                         39
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6344
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2066
20. number of flushes:                    164
21. number of BusRds issued:              5340
22. number of BusRdXs issued:             729
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                5386
3 . number of writes:                     11710
4 . number of write misses:               40
5 . total miss rate:                      0.044279
6 . number of writebacks:                 250
7 . number of I2E                         0
8 . number of I2S                         5386
9 . number of M2S                         84
10. number of E2S                         0
11. number of S2M                         671
12. number of I2M                         40
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6347
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2089
20. number of flushes:                    129
21. number of BusRds issued:              5386
22. number of BusRdXs issued:             711
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                5341
3 . number of writes:                     12383
4 . number of write misses:               42
5 . total miss rate:                      0.042279
6 . number of writebacks:                 283
7 . number of I2E                         0
8 . number of I2S                         5341
9 . number of M2S                         127
10. number of E2S                         0
11. number of S2M                         703
12. number of I2M                         42
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6369
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2053
20. number of flushes:                    166
21. number of BusRds issued:              5341
22. number of BusRdXs issued:             745
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                5384
3 . number of writes:                     12108
4 . number of write misses:               39
5 . total miss rate:                      0.043199
6 . number of writebacks:                 269
7 . number of I2E                         0
8 . number of I2S                         5384
9 . number of M2S                         110
10. number of E2S                         0
11. number of S2M                         694
12. number of I2M                         39
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6386
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2068
20. number of flushes:                    135
21. number of BusRds issued:              5384
22. number of BusRdXs issued:             733
23. number of BusUpgrs issued:            0
