// Seed: 1807042397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  uwire id_4;
  logic id_5;
  logic id_6 = 1;
  assign id_4[1] = id_6;
  logic id_7 = id_2;
  assign id_7 = id_6;
endmodule
