
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006f94  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406f94  00406f94  00016f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00406f9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000030c  204009d8  00407974  000209d8  2**2
                  ALLOC
  4 .stack        00002004  20400ce4  00407c80  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402ce8  00409c84  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017dc3  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000365e  00000000  00000000  00038822  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000557c  00000000  00000000  0003be80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000860  00000000  00000000  000413fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000900  00000000  00000000  00041c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020fc5  00000000  00000000  0004255c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e456  00000000  00000000  00063521  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000900c3  00000000  00000000  00071977  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001e7c  00000000  00000000  00101a3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 2c 40 20 9d 11 40 00 99 11 40 00 99 11 40 00     .,@ ..@...@...@.
  400010:	99 11 40 00 99 11 40 00 99 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	99 11 40 00 99 11 40 00 00 00 00 00 99 11 40 00     ..@...@.......@.
  40003c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40004c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40005c:	99 11 40 00 99 11 40 00 00 00 00 00 fd 0c 40 00     ..@...@.......@.
  40006c:	11 0d 40 00 25 0d 40 00 99 11 40 00 99 11 40 00     ..@.%.@...@...@.
  40007c:	99 11 40 00 39 0d 40 00 4d 0d 40 00 99 11 40 00     ..@.9.@.M.@...@.
  40008c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40009c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000ac:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000bc:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000cc:	99 11 40 00 00 00 00 00 99 11 40 00 00 00 00 00     ..@.......@.....
  4000dc:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000ec:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000fc:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40010c:	99 11 40 00 99 11 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 99 11 40 00 99 11 40 00 99 11 40 00     ......@...@...@.
  40012c:	99 11 40 00 99 11 40 00 00 00 00 00 99 11 40 00     ..@...@.......@.
  40013c:	99 11 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00406f9c 	.word	0x00406f9c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406f9c 	.word	0x00406f9c
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00406f9c 	.word	0x00406f9c
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400e81 	.word	0x00400e81

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	204009f4 	.word	0x204009f4

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	204009f4 	.word	0x204009f4

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	204009f4 	.word	0x204009f4

00400324 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400328:	1884      	adds	r4, r0, r2
  40032a:	2c80      	cmp	r4, #128	; 0x80
  40032c:	dd02      	ble.n	400334 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40032e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400332:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400334:	b322      	cbz	r2, 400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400336:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400338:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40033c:	2601      	movs	r6, #1
  40033e:	fa06 f101 	lsl.w	r1, r6, r1
  400342:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400344:	2b01      	cmp	r3, #1
  400346:	d01d      	beq.n	400384 <gfx_mono_generic_draw_horizontal_line+0x60>
  400348:	2b00      	cmp	r3, #0
  40034a:	d035      	beq.n	4003b8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40034c:	2b02      	cmp	r3, #2
  40034e:	d117      	bne.n	400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400350:	3801      	subs	r0, #1
  400352:	b2c7      	uxtb	r7, r0
  400354:	19d4      	adds	r4, r2, r7
  400356:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400358:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40035c:	f04f 0900 	mov.w	r9, #0
  400360:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400364:	4621      	mov	r1, r4
  400366:	4628      	mov	r0, r5
  400368:	47d0      	blx	sl
			temp ^= pixelmask;
  40036a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40036e:	464b      	mov	r3, r9
  400370:	b2d2      	uxtb	r2, r2
  400372:	4621      	mov	r1, r4
  400374:	4628      	mov	r0, r5
  400376:	47c0      	blx	r8
  400378:	3c01      	subs	r4, #1
  40037a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40037c:	42bc      	cmp	r4, r7
  40037e:	d1f1      	bne.n	400364 <gfx_mono_generic_draw_horizontal_line+0x40>
  400380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400384:	3801      	subs	r0, #1
  400386:	b2c7      	uxtb	r7, r0
  400388:	19d4      	adds	r4, r2, r7
  40038a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40038c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400390:	f04f 0900 	mov.w	r9, #0
  400394:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400398:	4621      	mov	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47d0      	blx	sl
			temp |= pixelmask;
  40039e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a2:	464b      	mov	r3, r9
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	4621      	mov	r1, r4
  4003a8:	4628      	mov	r0, r5
  4003aa:	47c0      	blx	r8
  4003ac:	3c01      	subs	r4, #1
  4003ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b0:	42bc      	cmp	r4, r7
  4003b2:	d1f1      	bne.n	400398 <gfx_mono_generic_draw_horizontal_line+0x74>
  4003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4003c4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4003c6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003ca:	4621      	mov	r1, r4
  4003cc:	4628      	mov	r0, r5
  4003ce:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003d0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d4:	2300      	movs	r3, #0
  4003d6:	b2d2      	uxtb	r2, r2
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47c8      	blx	r9
  4003de:	3c01      	subs	r4, #1
  4003e0:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e2:	42bc      	cmp	r4, r7
  4003e4:	d1f1      	bne.n	4003ca <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ea:	bf00      	nop
  4003ec:	00400625 	.word	0x00400625
  4003f0:	00400521 	.word	0x00400521

004003f4 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4003f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003f8:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4003fc:	b18b      	cbz	r3, 400422 <gfx_mono_generic_draw_filled_rect+0x2e>
  4003fe:	461c      	mov	r4, r3
  400400:	4690      	mov	r8, r2
  400402:	4606      	mov	r6, r0
  400404:	1e4d      	subs	r5, r1, #1
  400406:	b2ed      	uxtb	r5, r5
  400408:	442c      	add	r4, r5
  40040a:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  40040c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400428 <gfx_mono_generic_draw_filled_rect+0x34>
  400410:	463b      	mov	r3, r7
  400412:	4642      	mov	r2, r8
  400414:	4621      	mov	r1, r4
  400416:	4630      	mov	r0, r6
  400418:	47c8      	blx	r9
  40041a:	3c01      	subs	r4, #1
  40041c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40041e:	42ac      	cmp	r4, r5
  400420:	d1f6      	bne.n	400410 <gfx_mono_generic_draw_filled_rect+0x1c>
  400422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400426:	bf00      	nop
  400428:	00400325 	.word	0x00400325

0040042c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40042c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400430:	b083      	sub	sp, #12
  400432:	4604      	mov	r4, r0
  400434:	4688      	mov	r8, r1
  400436:	4691      	mov	r9, r2
  400438:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40043a:	7a5b      	ldrb	r3, [r3, #9]
  40043c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400440:	2100      	movs	r1, #0
  400442:	9100      	str	r1, [sp, #0]
  400444:	4649      	mov	r1, r9
  400446:	4640      	mov	r0, r8
  400448:	4d21      	ldr	r5, [pc, #132]	; (4004d0 <gfx_mono_draw_char+0xa4>)
  40044a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40044c:	f89b 3000 	ldrb.w	r3, [fp]
  400450:	b113      	cbz	r3, 400458 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400452:	b003      	add	sp, #12
  400454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400458:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40045c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40045e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400462:	bf18      	it	ne
  400464:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400466:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40046a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40046e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400470:	fb17 f70a 	smulbb	r7, r7, sl
  400474:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400478:	f8db 3004 	ldr.w	r3, [fp, #4]
  40047c:	fa13 f787 	uxtah	r7, r3, r7
  400480:	e01f      	b.n	4004c2 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400482:	0064      	lsls	r4, r4, #1
  400484:	b2e4      	uxtb	r4, r4
  400486:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400488:	b2eb      	uxtb	r3, r5
  40048a:	429e      	cmp	r6, r3
  40048c:	d910      	bls.n	4004b0 <gfx_mono_draw_char+0x84>
  40048e:	b2eb      	uxtb	r3, r5
  400490:	eb08 0003 	add.w	r0, r8, r3
  400494:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400496:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40049a:	bf08      	it	eq
  40049c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4004a0:	f014 0f80 	tst.w	r4, #128	; 0x80
  4004a4:	d0ed      	beq.n	400482 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4004a6:	2201      	movs	r2, #1
  4004a8:	4649      	mov	r1, r9
  4004aa:	4b0a      	ldr	r3, [pc, #40]	; (4004d4 <gfx_mono_draw_char+0xa8>)
  4004ac:	4798      	blx	r3
  4004ae:	e7e8      	b.n	400482 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4004b0:	f109 0901 	add.w	r9, r9, #1
  4004b4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4004b8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4004bc:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4004c0:	d0c7      	beq.n	400452 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4004c2:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4004c6:	2e00      	cmp	r6, #0
  4004c8:	d0f2      	beq.n	4004b0 <gfx_mono_draw_char+0x84>
  4004ca:	2500      	movs	r5, #0
  4004cc:	462c      	mov	r4, r5
  4004ce:	e7de      	b.n	40048e <gfx_mono_draw_char+0x62>
  4004d0:	004003f5 	.word	0x004003f5
  4004d4:	004005c1 	.word	0x004005c1

004004d8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4004d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004dc:	4604      	mov	r4, r0
  4004de:	4690      	mov	r8, r2
  4004e0:	461d      	mov	r5, r3
  4004e2:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4004e4:	4f0d      	ldr	r7, [pc, #52]	; (40051c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4004e6:	460e      	mov	r6, r1
  4004e8:	e008      	b.n	4004fc <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4004ea:	7a6a      	ldrb	r2, [r5, #9]
  4004ec:	3201      	adds	r2, #1
  4004ee:	4442      	add	r2, r8
  4004f0:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4004f4:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4004f6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4004fa:	b16b      	cbz	r3, 400518 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4004fc:	7820      	ldrb	r0, [r4, #0]
  4004fe:	280a      	cmp	r0, #10
  400500:	d0f3      	beq.n	4004ea <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400502:	280d      	cmp	r0, #13
  400504:	d0f7      	beq.n	4004f6 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400506:	462b      	mov	r3, r5
  400508:	4642      	mov	r2, r8
  40050a:	4649      	mov	r1, r9
  40050c:	47b8      	blx	r7
			x += font->width;
  40050e:	7a2b      	ldrb	r3, [r5, #8]
  400510:	4499      	add	r9, r3
  400512:	fa5f f989 	uxtb.w	r9, r9
  400516:	e7ee      	b.n	4004f6 <gfx_mono_draw_string+0x1e>
}
  400518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40051c:	0040042d 	.word	0x0040042d

00400520 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400520:	b570      	push	{r4, r5, r6, lr}
  400522:	4604      	mov	r4, r0
  400524:	460d      	mov	r5, r1
  400526:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400528:	b91b      	cbnz	r3, 400532 <gfx_mono_ssd1306_put_byte+0x12>
  40052a:	4b0d      	ldr	r3, [pc, #52]	; (400560 <gfx_mono_ssd1306_put_byte+0x40>)
  40052c:	4798      	blx	r3
  40052e:	42b0      	cmp	r0, r6
  400530:	d015      	beq.n	40055e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400532:	4632      	mov	r2, r6
  400534:	4629      	mov	r1, r5
  400536:	4620      	mov	r0, r4
  400538:	4b0a      	ldr	r3, [pc, #40]	; (400564 <gfx_mono_ssd1306_put_byte+0x44>)
  40053a:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  40053c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400540:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400544:	4c08      	ldr	r4, [pc, #32]	; (400568 <gfx_mono_ssd1306_put_byte+0x48>)
  400546:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400548:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40054c:	f040 0010 	orr.w	r0, r0, #16
  400550:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400552:	f005 000f 	and.w	r0, r5, #15
  400556:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400558:	4630      	mov	r0, r6
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <gfx_mono_ssd1306_put_byte+0x4c>)
  40055c:	4798      	blx	r3
  40055e:	bd70      	pop	{r4, r5, r6, pc}
  400560:	00400315 	.word	0x00400315
  400564:	00400305 	.word	0x00400305
  400568:	00400631 	.word	0x00400631
  40056c:	00400851 	.word	0x00400851

00400570 <gfx_mono_ssd1306_init>:
{
  400570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400574:	480d      	ldr	r0, [pc, #52]	; (4005ac <gfx_mono_ssd1306_init+0x3c>)
  400576:	4b0e      	ldr	r3, [pc, #56]	; (4005b0 <gfx_mono_ssd1306_init+0x40>)
  400578:	4798      	blx	r3
	ssd1306_init();
  40057a:	4b0e      	ldr	r3, [pc, #56]	; (4005b4 <gfx_mono_ssd1306_init+0x44>)
  40057c:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40057e:	2040      	movs	r0, #64	; 0x40
  400580:	4b0d      	ldr	r3, [pc, #52]	; (4005b8 <gfx_mono_ssd1306_init+0x48>)
  400582:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400584:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400586:	f04f 0801 	mov.w	r8, #1
  40058a:	462f      	mov	r7, r5
  40058c:	4e0b      	ldr	r6, [pc, #44]	; (4005bc <gfx_mono_ssd1306_init+0x4c>)
{
  40058e:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400590:	4643      	mov	r3, r8
  400592:	463a      	mov	r2, r7
  400594:	b2e1      	uxtb	r1, r4
  400596:	4628      	mov	r0, r5
  400598:	47b0      	blx	r6
  40059a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40059c:	2c80      	cmp	r4, #128	; 0x80
  40059e:	d1f7      	bne.n	400590 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005a0:	3501      	adds	r5, #1
  4005a2:	b2ed      	uxtb	r5, r5
  4005a4:	2d04      	cmp	r5, #4
  4005a6:	d1f2      	bne.n	40058e <gfx_mono_ssd1306_init+0x1e>
  4005a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005ac:	204009f8 	.word	0x204009f8
  4005b0:	004002f9 	.word	0x004002f9
  4005b4:	00400671 	.word	0x00400671
  4005b8:	00400631 	.word	0x00400631
  4005bc:	00400521 	.word	0x00400521

004005c0 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4005c0:	09c3      	lsrs	r3, r0, #7
  4005c2:	d12a      	bne.n	40061a <gfx_mono_ssd1306_draw_pixel+0x5a>
  4005c4:	291f      	cmp	r1, #31
  4005c6:	d828      	bhi.n	40061a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4005c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005cc:	4614      	mov	r4, r2
  4005ce:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4005d0:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4005d2:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4005d6:	2201      	movs	r2, #1
  4005d8:	fa02 f701 	lsl.w	r7, r2, r1
  4005dc:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4005e0:	4601      	mov	r1, r0
  4005e2:	4630      	mov	r0, r6
  4005e4:	4b0d      	ldr	r3, [pc, #52]	; (40061c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4005e6:	4798      	blx	r3
  4005e8:	4602      	mov	r2, r0
	switch (color) {
  4005ea:	2c01      	cmp	r4, #1
  4005ec:	d009      	beq.n	400602 <gfx_mono_ssd1306_draw_pixel+0x42>
  4005ee:	b164      	cbz	r4, 40060a <gfx_mono_ssd1306_draw_pixel+0x4a>
  4005f0:	2c02      	cmp	r4, #2
  4005f2:	d00e      	beq.n	400612 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4005f4:	2300      	movs	r3, #0
  4005f6:	4629      	mov	r1, r5
  4005f8:	4630      	mov	r0, r6
  4005fa:	4c09      	ldr	r4, [pc, #36]	; (400620 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4005fc:	47a0      	blx	r4
  4005fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400602:	ea48 0200 	orr.w	r2, r8, r0
  400606:	b2d2      	uxtb	r2, r2
		break;
  400608:	e7f4      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40060a:	ea20 0207 	bic.w	r2, r0, r7
  40060e:	b2d2      	uxtb	r2, r2
		break;
  400610:	e7f0      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400612:	ea88 0200 	eor.w	r2, r8, r0
  400616:	b2d2      	uxtb	r2, r2
		break;
  400618:	e7ec      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
  40061a:	4770      	bx	lr
  40061c:	00400315 	.word	0x00400315
  400620:	00400521 	.word	0x00400521

00400624 <gfx_mono_ssd1306_get_byte>:
{
  400624:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400626:	4b01      	ldr	r3, [pc, #4]	; (40062c <gfx_mono_ssd1306_get_byte+0x8>)
  400628:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40062a:	bd08      	pop	{r3, pc}
  40062c:	00400315 	.word	0x00400315

00400630 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400630:	b538      	push	{r3, r4, r5, lr}
  400632:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400634:	2208      	movs	r2, #8
  400636:	4b09      	ldr	r3, [pc, #36]	; (40065c <ssd1306_write_command+0x2c>)
  400638:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40063a:	4c09      	ldr	r4, [pc, #36]	; (400660 <ssd1306_write_command+0x30>)
  40063c:	2101      	movs	r1, #1
  40063e:	4620      	mov	r0, r4
  400640:	4b08      	ldr	r3, [pc, #32]	; (400664 <ssd1306_write_command+0x34>)
  400642:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400644:	2301      	movs	r3, #1
  400646:	461a      	mov	r2, r3
  400648:	4629      	mov	r1, r5
  40064a:	4620      	mov	r0, r4
  40064c:	4c06      	ldr	r4, [pc, #24]	; (400668 <ssd1306_write_command+0x38>)
  40064e:	47a0      	blx	r4
	delay_us(10);
  400650:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400654:	4b05      	ldr	r3, [pc, #20]	; (40066c <ssd1306_write_command+0x3c>)
  400656:	4798      	blx	r3
  400658:	bd38      	pop	{r3, r4, r5, pc}
  40065a:	bf00      	nop
  40065c:	400e1000 	.word	0x400e1000
  400660:	40008000 	.word	0x40008000
  400664:	004001d9 	.word	0x004001d9
  400668:	004001ef 	.word	0x004001ef
  40066c:	20400001 	.word	0x20400001

00400670 <ssd1306_init>:
{
  400670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400674:	4d66      	ldr	r5, [pc, #408]	; (400810 <ssd1306_init+0x1a0>)
  400676:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40067a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40067c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400680:	4b64      	ldr	r3, [pc, #400]	; (400814 <ssd1306_init+0x1a4>)
  400682:	2708      	movs	r7, #8
  400684:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400686:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40068a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40068c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400690:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400692:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400694:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400698:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40069a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40069e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006a0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4006a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4006a6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4006a8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006aa:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006ae:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006b0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006b2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4006b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006b8:	f022 0208 	bic.w	r2, r2, #8
  4006bc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006c0:	f022 0208 	bic.w	r2, r2, #8
  4006c4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4006c6:	601f      	str	r7, [r3, #0]
  4006c8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006ca:	631f      	str	r7, [r3, #48]	; 0x30
  4006cc:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4006ce:	f8df 817c 	ldr.w	r8, [pc, #380]	; 40084c <ssd1306_init+0x1dc>
  4006d2:	2300      	movs	r3, #0
  4006d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4006d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006dc:	4640      	mov	r0, r8
  4006de:	4c4e      	ldr	r4, [pc, #312]	; (400818 <ssd1306_init+0x1a8>)
  4006e0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4006e2:	2300      	movs	r3, #0
  4006e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006ec:	4640      	mov	r0, r8
  4006ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4006f0:	2300      	movs	r3, #0
  4006f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4006f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006fa:	4640      	mov	r0, r8
  4006fc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4006fe:	2300      	movs	r3, #0
  400700:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400704:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400708:	4640      	mov	r0, r8
  40070a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40070c:	2300      	movs	r3, #0
  40070e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400712:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400716:	4640      	mov	r0, r8
  400718:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40071a:	2300      	movs	r3, #0
  40071c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400720:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400724:	4640      	mov	r0, r8
  400726:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400728:	4c3c      	ldr	r4, [pc, #240]	; (40081c <ssd1306_init+0x1ac>)
  40072a:	f04f 0902 	mov.w	r9, #2
  40072e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400732:	f04f 0880 	mov.w	r8, #128	; 0x80
  400736:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40073a:	6863      	ldr	r3, [r4, #4]
  40073c:	f043 0301 	orr.w	r3, r3, #1
  400740:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400742:	463a      	mov	r2, r7
  400744:	2101      	movs	r1, #1
  400746:	4620      	mov	r0, r4
  400748:	4b35      	ldr	r3, [pc, #212]	; (400820 <ssd1306_init+0x1b0>)
  40074a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40074c:	2200      	movs	r2, #0
  40074e:	2101      	movs	r1, #1
  400750:	4620      	mov	r0, r4
  400752:	4b34      	ldr	r3, [pc, #208]	; (400824 <ssd1306_init+0x1b4>)
  400754:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400756:	2200      	movs	r2, #0
  400758:	2101      	movs	r1, #1
  40075a:	4620      	mov	r0, r4
  40075c:	4b32      	ldr	r3, [pc, #200]	; (400828 <ssd1306_init+0x1b8>)
  40075e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400760:	6863      	ldr	r3, [r4, #4]
  400762:	f023 0302 	bic.w	r3, r3, #2
  400766:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400768:	2200      	movs	r2, #0
  40076a:	2101      	movs	r1, #1
  40076c:	4620      	mov	r0, r4
  40076e:	4b2f      	ldr	r3, [pc, #188]	; (40082c <ssd1306_init+0x1bc>)
  400770:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400772:	6863      	ldr	r3, [r4, #4]
  400774:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400778:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40077a:	6863      	ldr	r3, [r4, #4]
  40077c:	f043 0310 	orr.w	r3, r3, #16
  400780:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400782:	492b      	ldr	r1, [pc, #172]	; (400830 <ssd1306_init+0x1c0>)
  400784:	482b      	ldr	r0, [pc, #172]	; (400834 <ssd1306_init+0x1c4>)
  400786:	4b2c      	ldr	r3, [pc, #176]	; (400838 <ssd1306_init+0x1c8>)
  400788:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40078a:	b2c2      	uxtb	r2, r0
  40078c:	2101      	movs	r1, #1
  40078e:	4620      	mov	r0, r4
  400790:	4b2a      	ldr	r3, [pc, #168]	; (40083c <ssd1306_init+0x1cc>)
  400792:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400794:	4620      	mov	r0, r4
  400796:	4b2a      	ldr	r3, [pc, #168]	; (400840 <ssd1306_init+0x1d0>)
  400798:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40079a:	2301      	movs	r3, #1
  40079c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40079e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4007a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4007a4:	4c27      	ldr	r4, [pc, #156]	; (400844 <ssd1306_init+0x1d4>)
  4007a6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007a8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4007aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4007ae:	47a0      	blx	r4
  4007b0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4007b2:	20a8      	movs	r0, #168	; 0xa8
  4007b4:	4c24      	ldr	r4, [pc, #144]	; (400848 <ssd1306_init+0x1d8>)
  4007b6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4007b8:	201f      	movs	r0, #31
  4007ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4007bc:	20d3      	movs	r0, #211	; 0xd3
  4007be:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4007c0:	2000      	movs	r0, #0
  4007c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4007c4:	2040      	movs	r0, #64	; 0x40
  4007c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4007c8:	20a1      	movs	r0, #161	; 0xa1
  4007ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4007cc:	20c8      	movs	r0, #200	; 0xc8
  4007ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4007d0:	20da      	movs	r0, #218	; 0xda
  4007d2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4007d4:	4648      	mov	r0, r9
  4007d6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4007d8:	2081      	movs	r0, #129	; 0x81
  4007da:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4007dc:	208f      	movs	r0, #143	; 0x8f
  4007de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4007e0:	20a4      	movs	r0, #164	; 0xa4
  4007e2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4007e4:	20a6      	movs	r0, #166	; 0xa6
  4007e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4007e8:	20d5      	movs	r0, #213	; 0xd5
  4007ea:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4007ec:	4640      	mov	r0, r8
  4007ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4007f0:	208d      	movs	r0, #141	; 0x8d
  4007f2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4007f4:	2014      	movs	r0, #20
  4007f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4007f8:	20db      	movs	r0, #219	; 0xdb
  4007fa:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4007fc:	2040      	movs	r0, #64	; 0x40
  4007fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400800:	20d9      	movs	r0, #217	; 0xd9
  400802:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400804:	20f1      	movs	r0, #241	; 0xf1
  400806:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400808:	20af      	movs	r0, #175	; 0xaf
  40080a:	47a0      	blx	r4
  40080c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400810:	400e1200 	.word	0x400e1200
  400814:	400e1000 	.word	0x400e1000
  400818:	00400b6d 	.word	0x00400b6d
  40081c:	40008000 	.word	0x40008000
  400820:	0040025f 	.word	0x0040025f
  400824:	00400223 	.word	0x00400223
  400828:	00400241 	.word	0x00400241
  40082c:	004002a5 	.word	0x004002a5
  400830:	08f0d180 	.word	0x08f0d180
  400834:	001e8480 	.word	0x001e8480
  400838:	004002b9 	.word	0x004002b9
  40083c:	004002cf 	.word	0x004002cf
  400840:	004001ad 	.word	0x004001ad
  400844:	20400001 	.word	0x20400001
  400848:	00400631 	.word	0x00400631
  40084c:	400e1400 	.word	0x400e1400

00400850 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400850:	b538      	push	{r3, r4, r5, lr}
  400852:	4605      	mov	r5, r0
  400854:	2208      	movs	r2, #8
  400856:	4b09      	ldr	r3, [pc, #36]	; (40087c <ssd1306_write_data+0x2c>)
  400858:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40085a:	4c09      	ldr	r4, [pc, #36]	; (400880 <ssd1306_write_data+0x30>)
  40085c:	2101      	movs	r1, #1
  40085e:	4620      	mov	r0, r4
  400860:	4b08      	ldr	r3, [pc, #32]	; (400884 <ssd1306_write_data+0x34>)
  400862:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400864:	2301      	movs	r3, #1
  400866:	461a      	mov	r2, r3
  400868:	4629      	mov	r1, r5
  40086a:	4620      	mov	r0, r4
  40086c:	4c06      	ldr	r4, [pc, #24]	; (400888 <ssd1306_write_data+0x38>)
  40086e:	47a0      	blx	r4
	delay_us(10);
  400870:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400874:	4b05      	ldr	r3, [pc, #20]	; (40088c <ssd1306_write_data+0x3c>)
  400876:	4798      	blx	r3
  400878:	bd38      	pop	{r3, r4, r5, pc}
  40087a:	bf00      	nop
  40087c:	400e1000 	.word	0x400e1000
  400880:	40008000 	.word	0x40008000
  400884:	004001d9 	.word	0x004001d9
  400888:	004001ef 	.word	0x004001ef
  40088c:	20400001 	.word	0x20400001

00400890 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400890:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400892:	4810      	ldr	r0, [pc, #64]	; (4008d4 <sysclk_init+0x44>)
  400894:	4b10      	ldr	r3, [pc, #64]	; (4008d8 <sysclk_init+0x48>)
  400896:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400898:	213e      	movs	r1, #62	; 0x3e
  40089a:	2000      	movs	r0, #0
  40089c:	4b0f      	ldr	r3, [pc, #60]	; (4008dc <sysclk_init+0x4c>)
  40089e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008a0:	4c0f      	ldr	r4, [pc, #60]	; (4008e0 <sysclk_init+0x50>)
  4008a2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4008a4:	2800      	cmp	r0, #0
  4008a6:	d0fc      	beq.n	4008a2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4008a8:	4b0e      	ldr	r3, [pc, #56]	; (4008e4 <sysclk_init+0x54>)
  4008aa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4008ac:	4a0e      	ldr	r2, [pc, #56]	; (4008e8 <sysclk_init+0x58>)
  4008ae:	4b0f      	ldr	r3, [pc, #60]	; (4008ec <sysclk_init+0x5c>)
  4008b0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4008b2:	4c0f      	ldr	r4, [pc, #60]	; (4008f0 <sysclk_init+0x60>)
  4008b4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4008b6:	2800      	cmp	r0, #0
  4008b8:	d0fc      	beq.n	4008b4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4008ba:	2002      	movs	r0, #2
  4008bc:	4b0d      	ldr	r3, [pc, #52]	; (4008f4 <sysclk_init+0x64>)
  4008be:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4008c0:	2000      	movs	r0, #0
  4008c2:	4b0d      	ldr	r3, [pc, #52]	; (4008f8 <sysclk_init+0x68>)
  4008c4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4008c6:	4b0d      	ldr	r3, [pc, #52]	; (4008fc <sysclk_init+0x6c>)
  4008c8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4008ca:	4802      	ldr	r0, [pc, #8]	; (4008d4 <sysclk_init+0x44>)
  4008cc:	4b02      	ldr	r3, [pc, #8]	; (4008d8 <sysclk_init+0x48>)
  4008ce:	4798      	blx	r3
  4008d0:	bd10      	pop	{r4, pc}
  4008d2:	bf00      	nop
  4008d4:	11e1a300 	.word	0x11e1a300
  4008d8:	00401371 	.word	0x00401371
  4008dc:	00400dfd 	.word	0x00400dfd
  4008e0:	00400e51 	.word	0x00400e51
  4008e4:	00400e61 	.word	0x00400e61
  4008e8:	20183f01 	.word	0x20183f01
  4008ec:	400e0600 	.word	0x400e0600
  4008f0:	00400e71 	.word	0x00400e71
  4008f4:	00400d61 	.word	0x00400d61
  4008f8:	00400d99 	.word	0x00400d99
  4008fc:	00401265 	.word	0x00401265

00400900 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400902:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400906:	4b48      	ldr	r3, [pc, #288]	; (400a28 <board_init+0x128>)
  400908:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40090a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40090e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400912:	4b46      	ldr	r3, [pc, #280]	; (400a2c <board_init+0x12c>)
  400914:	2200      	movs	r2, #0
  400916:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40091a:	695a      	ldr	r2, [r3, #20]
  40091c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400920:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400922:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400926:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40092a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40092e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400932:	f007 0007 	and.w	r0, r7, #7
  400936:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400938:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40093c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400940:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400944:	f3bf 8f4f 	dsb	sy
  400948:	f04f 34ff 	mov.w	r4, #4294967295
  40094c:	fa04 fc00 	lsl.w	ip, r4, r0
  400950:	fa06 f000 	lsl.w	r0, r6, r0
  400954:	fa04 f40e 	lsl.w	r4, r4, lr
  400958:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40095c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40095e:	463a      	mov	r2, r7
  400960:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400962:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400966:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40096a:	3a01      	subs	r2, #1
  40096c:	4423      	add	r3, r4
  40096e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400972:	d1f6      	bne.n	400962 <board_init+0x62>
        } while(sets--);
  400974:	3e01      	subs	r6, #1
  400976:	4460      	add	r0, ip
  400978:	f1b6 3fff 	cmp.w	r6, #4294967295
  40097c:	d1ef      	bne.n	40095e <board_init+0x5e>
  40097e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400982:	4b2a      	ldr	r3, [pc, #168]	; (400a2c <board_init+0x12c>)
  400984:	695a      	ldr	r2, [r3, #20]
  400986:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40098a:	615a      	str	r2, [r3, #20]
  40098c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400990:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400994:	4a26      	ldr	r2, [pc, #152]	; (400a30 <board_init+0x130>)
  400996:	4927      	ldr	r1, [pc, #156]	; (400a34 <board_init+0x134>)
  400998:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40099a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40099e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4009a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4009a8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4009ac:	f022 0201 	bic.w	r2, r2, #1
  4009b0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4009b4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4009b8:	f022 0201 	bic.w	r2, r2, #1
  4009bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4009c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009c4:	f3bf 8f6f 	isb	sy
  4009c8:	200a      	movs	r0, #10
  4009ca:	4c1b      	ldr	r4, [pc, #108]	; (400a38 <board_init+0x138>)
  4009cc:	47a0      	blx	r4
  4009ce:	200b      	movs	r0, #11
  4009d0:	47a0      	blx	r4
  4009d2:	200c      	movs	r0, #12
  4009d4:	47a0      	blx	r4
  4009d6:	2010      	movs	r0, #16
  4009d8:	47a0      	blx	r4
  4009da:	2011      	movs	r0, #17
  4009dc:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009de:	4b17      	ldr	r3, [pc, #92]	; (400a3c <board_init+0x13c>)
  4009e0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4009e4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009ea:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009ec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4009f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4009f4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009fa:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a00:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a02:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a08:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a0a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a0e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a10:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a16:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a20:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a26:	bf00      	nop
  400a28:	400e1850 	.word	0x400e1850
  400a2c:	e000ed00 	.word	0xe000ed00
  400a30:	400e0c00 	.word	0x400e0c00
  400a34:	5a00080c 	.word	0x5a00080c
  400a38:	00400e81 	.word	0x00400e81
  400a3c:	400e1200 	.word	0x400e1200

00400a40 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400a40:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400a44:	0053      	lsls	r3, r2, #1
  400a46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a4a:	fbb2 f2f3 	udiv	r2, r2, r3
  400a4e:	3a01      	subs	r2, #1
  400a50:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400a54:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400a58:	4770      	bx	lr

00400a5a <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400a5a:	6301      	str	r1, [r0, #48]	; 0x30
  400a5c:	4770      	bx	lr

00400a5e <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400a5e:	6341      	str	r1, [r0, #52]	; 0x34
  400a60:	4770      	bx	lr

00400a62 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400a62:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400a66:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a6a:	d105      	bne.n	400a78 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400a6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400a6e:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400a70:	bf14      	ite	ne
  400a72:	2001      	movne	r0, #1
  400a74:	2000      	moveq	r0, #0
  400a76:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400a78:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400a7a:	e7f8      	b.n	400a6e <pio_get+0xc>

00400a7c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a7c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a7e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a82:	d03a      	beq.n	400afa <pio_set_peripheral+0x7e>
  400a84:	d813      	bhi.n	400aae <pio_set_peripheral+0x32>
  400a86:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a8a:	d025      	beq.n	400ad8 <pio_set_peripheral+0x5c>
  400a8c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a90:	d10a      	bne.n	400aa8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a92:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a94:	4313      	orrs	r3, r2
  400a96:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a9a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a9c:	400b      	ands	r3, r1
  400a9e:	ea23 0302 	bic.w	r3, r3, r2
  400aa2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400aa4:	6042      	str	r2, [r0, #4]
  400aa6:	4770      	bx	lr
	switch (ul_type) {
  400aa8:	2900      	cmp	r1, #0
  400aaa:	d1fb      	bne.n	400aa4 <pio_set_peripheral+0x28>
  400aac:	4770      	bx	lr
  400aae:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ab2:	d021      	beq.n	400af8 <pio_set_peripheral+0x7c>
  400ab4:	d809      	bhi.n	400aca <pio_set_peripheral+0x4e>
  400ab6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400aba:	d1f3      	bne.n	400aa4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400abc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400abe:	4313      	orrs	r3, r2
  400ac0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ac2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ac4:	4313      	orrs	r3, r2
  400ac6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ac8:	e7ec      	b.n	400aa4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400aca:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ace:	d013      	beq.n	400af8 <pio_set_peripheral+0x7c>
  400ad0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ad4:	d010      	beq.n	400af8 <pio_set_peripheral+0x7c>
  400ad6:	e7e5      	b.n	400aa4 <pio_set_peripheral+0x28>
{
  400ad8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ada:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400adc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ade:	43d3      	mvns	r3, r2
  400ae0:	4021      	ands	r1, r4
  400ae2:	461c      	mov	r4, r3
  400ae4:	4019      	ands	r1, r3
  400ae6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ae8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aea:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aec:	400b      	ands	r3, r1
  400aee:	4023      	ands	r3, r4
  400af0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400af2:	6042      	str	r2, [r0, #4]
}
  400af4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400af8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400afa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400afc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400afe:	400b      	ands	r3, r1
  400b00:	ea23 0302 	bic.w	r3, r3, r2
  400b04:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b08:	4313      	orrs	r3, r2
  400b0a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b0c:	e7ca      	b.n	400aa4 <pio_set_peripheral+0x28>

00400b0e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b0e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b10:	f012 0f01 	tst.w	r2, #1
  400b14:	d10d      	bne.n	400b32 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b16:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b18:	f012 0f0a 	tst.w	r2, #10
  400b1c:	d00b      	beq.n	400b36 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b1e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b20:	f012 0f02 	tst.w	r2, #2
  400b24:	d109      	bne.n	400b3a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b26:	f012 0f08 	tst.w	r2, #8
  400b2a:	d008      	beq.n	400b3e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b2c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b30:	e005      	b.n	400b3e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b32:	6641      	str	r1, [r0, #100]	; 0x64
  400b34:	e7f0      	b.n	400b18 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b36:	6241      	str	r1, [r0, #36]	; 0x24
  400b38:	e7f2      	b.n	400b20 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b3a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b3e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b40:	6001      	str	r1, [r0, #0]
  400b42:	4770      	bx	lr

00400b44 <pio_set_output>:
{
  400b44:	b410      	push	{r4}
  400b46:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b48:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b4a:	b94c      	cbnz	r4, 400b60 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b4c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b4e:	b14b      	cbz	r3, 400b64 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400b50:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b52:	b94a      	cbnz	r2, 400b68 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400b54:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b56:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b58:	6001      	str	r1, [r0, #0]
}
  400b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b5e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b60:	6641      	str	r1, [r0, #100]	; 0x64
  400b62:	e7f4      	b.n	400b4e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b64:	6541      	str	r1, [r0, #84]	; 0x54
  400b66:	e7f4      	b.n	400b52 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b68:	6301      	str	r1, [r0, #48]	; 0x30
  400b6a:	e7f4      	b.n	400b56 <pio_set_output+0x12>

00400b6c <pio_configure>:
{
  400b6c:	b570      	push	{r4, r5, r6, lr}
  400b6e:	b082      	sub	sp, #8
  400b70:	4605      	mov	r5, r0
  400b72:	4616      	mov	r6, r2
  400b74:	461c      	mov	r4, r3
	switch (ul_type) {
  400b76:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b7a:	d014      	beq.n	400ba6 <pio_configure+0x3a>
  400b7c:	d90a      	bls.n	400b94 <pio_configure+0x28>
  400b7e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b82:	d024      	beq.n	400bce <pio_configure+0x62>
  400b84:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b88:	d021      	beq.n	400bce <pio_configure+0x62>
  400b8a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b8e:	d017      	beq.n	400bc0 <pio_configure+0x54>
		return 0;
  400b90:	2000      	movs	r0, #0
  400b92:	e01a      	b.n	400bca <pio_configure+0x5e>
	switch (ul_type) {
  400b94:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b98:	d005      	beq.n	400ba6 <pio_configure+0x3a>
  400b9a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b9e:	d002      	beq.n	400ba6 <pio_configure+0x3a>
  400ba0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ba4:	d1f4      	bne.n	400b90 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400ba6:	4632      	mov	r2, r6
  400ba8:	4628      	mov	r0, r5
  400baa:	4b11      	ldr	r3, [pc, #68]	; (400bf0 <pio_configure+0x84>)
  400bac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400bae:	f014 0f01 	tst.w	r4, #1
  400bb2:	d102      	bne.n	400bba <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400bb4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400bb6:	2001      	movs	r0, #1
  400bb8:	e007      	b.n	400bca <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400bba:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400bbc:	2001      	movs	r0, #1
  400bbe:	e004      	b.n	400bca <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400bc0:	461a      	mov	r2, r3
  400bc2:	4631      	mov	r1, r6
  400bc4:	4b0b      	ldr	r3, [pc, #44]	; (400bf4 <pio_configure+0x88>)
  400bc6:	4798      	blx	r3
	return 1;
  400bc8:	2001      	movs	r0, #1
}
  400bca:	b002      	add	sp, #8
  400bcc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400bce:	f004 0301 	and.w	r3, r4, #1
  400bd2:	9300      	str	r3, [sp, #0]
  400bd4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400bd8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bdc:	bf14      	ite	ne
  400bde:	2200      	movne	r2, #0
  400be0:	2201      	moveq	r2, #1
  400be2:	4631      	mov	r1, r6
  400be4:	4628      	mov	r0, r5
  400be6:	4c04      	ldr	r4, [pc, #16]	; (400bf8 <pio_configure+0x8c>)
  400be8:	47a0      	blx	r4
	return 1;
  400bea:	2001      	movs	r0, #1
		break;
  400bec:	e7ed      	b.n	400bca <pio_configure+0x5e>
  400bee:	bf00      	nop
  400bf0:	00400a7d 	.word	0x00400a7d
  400bf4:	00400b0f 	.word	0x00400b0f
  400bf8:	00400b45 	.word	0x00400b45

00400bfc <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400bfc:	f012 0f10 	tst.w	r2, #16
  400c00:	d012      	beq.n	400c28 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c02:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c06:	f012 0f20 	tst.w	r2, #32
  400c0a:	d007      	beq.n	400c1c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c0c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c10:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c14:	d005      	beq.n	400c22 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c16:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c1a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400c1c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400c20:	e7f6      	b.n	400c10 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400c22:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400c26:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400c28:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400c2c:	4770      	bx	lr

00400c2e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400c2e:	6401      	str	r1, [r0, #64]	; 0x40
  400c30:	4770      	bx	lr

00400c32 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c32:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c34:	4770      	bx	lr

00400c36 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c36:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c38:	4770      	bx	lr
	...

00400c3c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c40:	4604      	mov	r4, r0
  400c42:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c44:	4b0e      	ldr	r3, [pc, #56]	; (400c80 <pio_handler_process+0x44>)
  400c46:	4798      	blx	r3
  400c48:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c4a:	4620      	mov	r0, r4
  400c4c:	4b0d      	ldr	r3, [pc, #52]	; (400c84 <pio_handler_process+0x48>)
  400c4e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c50:	4005      	ands	r5, r0
  400c52:	d013      	beq.n	400c7c <pio_handler_process+0x40>
  400c54:	4c0c      	ldr	r4, [pc, #48]	; (400c88 <pio_handler_process+0x4c>)
  400c56:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c5a:	e003      	b.n	400c64 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c5c:	42b4      	cmp	r4, r6
  400c5e:	d00d      	beq.n	400c7c <pio_handler_process+0x40>
  400c60:	3410      	adds	r4, #16
		while (status != 0) {
  400c62:	b15d      	cbz	r5, 400c7c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c64:	6820      	ldr	r0, [r4, #0]
  400c66:	4540      	cmp	r0, r8
  400c68:	d1f8      	bne.n	400c5c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c6a:	6861      	ldr	r1, [r4, #4]
  400c6c:	4229      	tst	r1, r5
  400c6e:	d0f5      	beq.n	400c5c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c70:	68e3      	ldr	r3, [r4, #12]
  400c72:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c74:	6863      	ldr	r3, [r4, #4]
  400c76:	ea25 0503 	bic.w	r5, r5, r3
  400c7a:	e7ef      	b.n	400c5c <pio_handler_process+0x20>
  400c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c80:	00400c33 	.word	0x00400c33
  400c84:	00400c37 	.word	0x00400c37
  400c88:	20400bf8 	.word	0x20400bf8

00400c8c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400c8e:	4c18      	ldr	r4, [pc, #96]	; (400cf0 <pio_handler_set+0x64>)
  400c90:	6826      	ldr	r6, [r4, #0]
  400c92:	2e06      	cmp	r6, #6
  400c94:	d82a      	bhi.n	400cec <pio_handler_set+0x60>
  400c96:	f04f 0c00 	mov.w	ip, #0
  400c9a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400c9c:	4f15      	ldr	r7, [pc, #84]	; (400cf4 <pio_handler_set+0x68>)
  400c9e:	e004      	b.n	400caa <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ca0:	3401      	adds	r4, #1
  400ca2:	b2e4      	uxtb	r4, r4
  400ca4:	46a4      	mov	ip, r4
  400ca6:	42a6      	cmp	r6, r4
  400ca8:	d309      	bcc.n	400cbe <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400caa:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400cac:	0125      	lsls	r5, r4, #4
  400cae:	597d      	ldr	r5, [r7, r5]
  400cb0:	428d      	cmp	r5, r1
  400cb2:	d1f5      	bne.n	400ca0 <pio_handler_set+0x14>
  400cb4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400cb8:	686d      	ldr	r5, [r5, #4]
  400cba:	4295      	cmp	r5, r2
  400cbc:	d1f0      	bne.n	400ca0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400cbe:	4d0d      	ldr	r5, [pc, #52]	; (400cf4 <pio_handler_set+0x68>)
  400cc0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400cc4:	eb05 040e 	add.w	r4, r5, lr
  400cc8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400ccc:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400cce:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400cd0:	9906      	ldr	r1, [sp, #24]
  400cd2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400cd4:	3601      	adds	r6, #1
  400cd6:	4566      	cmp	r6, ip
  400cd8:	d005      	beq.n	400ce6 <pio_handler_set+0x5a>
  400cda:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400cdc:	461a      	mov	r2, r3
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <pio_handler_set+0x6c>)
  400ce0:	4798      	blx	r3

	return 0;
  400ce2:	2000      	movs	r0, #0
  400ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400ce6:	4902      	ldr	r1, [pc, #8]	; (400cf0 <pio_handler_set+0x64>)
  400ce8:	600e      	str	r6, [r1, #0]
  400cea:	e7f6      	b.n	400cda <pio_handler_set+0x4e>
		return 1;
  400cec:	2001      	movs	r0, #1
}
  400cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cf0:	20400c68 	.word	0x20400c68
  400cf4:	20400bf8 	.word	0x20400bf8
  400cf8:	00400bfd 	.word	0x00400bfd

00400cfc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cfe:	210a      	movs	r1, #10
  400d00:	4801      	ldr	r0, [pc, #4]	; (400d08 <PIOA_Handler+0xc>)
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <PIOA_Handler+0x10>)
  400d04:	4798      	blx	r3
  400d06:	bd08      	pop	{r3, pc}
  400d08:	400e0e00 	.word	0x400e0e00
  400d0c:	00400c3d 	.word	0x00400c3d

00400d10 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d10:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d12:	210b      	movs	r1, #11
  400d14:	4801      	ldr	r0, [pc, #4]	; (400d1c <PIOB_Handler+0xc>)
  400d16:	4b02      	ldr	r3, [pc, #8]	; (400d20 <PIOB_Handler+0x10>)
  400d18:	4798      	blx	r3
  400d1a:	bd08      	pop	{r3, pc}
  400d1c:	400e1000 	.word	0x400e1000
  400d20:	00400c3d 	.word	0x00400c3d

00400d24 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d24:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d26:	210c      	movs	r1, #12
  400d28:	4801      	ldr	r0, [pc, #4]	; (400d30 <PIOC_Handler+0xc>)
  400d2a:	4b02      	ldr	r3, [pc, #8]	; (400d34 <PIOC_Handler+0x10>)
  400d2c:	4798      	blx	r3
  400d2e:	bd08      	pop	{r3, pc}
  400d30:	400e1200 	.word	0x400e1200
  400d34:	00400c3d 	.word	0x00400c3d

00400d38 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d38:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d3a:	2110      	movs	r1, #16
  400d3c:	4801      	ldr	r0, [pc, #4]	; (400d44 <PIOD_Handler+0xc>)
  400d3e:	4b02      	ldr	r3, [pc, #8]	; (400d48 <PIOD_Handler+0x10>)
  400d40:	4798      	blx	r3
  400d42:	bd08      	pop	{r3, pc}
  400d44:	400e1400 	.word	0x400e1400
  400d48:	00400c3d 	.word	0x00400c3d

00400d4c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d4e:	2111      	movs	r1, #17
  400d50:	4801      	ldr	r0, [pc, #4]	; (400d58 <PIOE_Handler+0xc>)
  400d52:	4b02      	ldr	r3, [pc, #8]	; (400d5c <PIOE_Handler+0x10>)
  400d54:	4798      	blx	r3
  400d56:	bd08      	pop	{r3, pc}
  400d58:	400e1600 	.word	0x400e1600
  400d5c:	00400c3d 	.word	0x00400c3d

00400d60 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d60:	2803      	cmp	r0, #3
  400d62:	d011      	beq.n	400d88 <pmc_mck_set_division+0x28>
  400d64:	2804      	cmp	r0, #4
  400d66:	d012      	beq.n	400d8e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d68:	2802      	cmp	r0, #2
  400d6a:	bf0c      	ite	eq
  400d6c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d70:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d72:	4a08      	ldr	r2, [pc, #32]	; (400d94 <pmc_mck_set_division+0x34>)
  400d74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d7a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d7c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d7e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d80:	f013 0f08 	tst.w	r3, #8
  400d84:	d0fb      	beq.n	400d7e <pmc_mck_set_division+0x1e>
}
  400d86:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d88:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d8c:	e7f1      	b.n	400d72 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d8e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d92:	e7ee      	b.n	400d72 <pmc_mck_set_division+0x12>
  400d94:	400e0600 	.word	0x400e0600

00400d98 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d98:	4a17      	ldr	r2, [pc, #92]	; (400df8 <pmc_switch_mck_to_pllack+0x60>)
  400d9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400da0:	4318      	orrs	r0, r3
  400da2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400da4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400da6:	f013 0f08 	tst.w	r3, #8
  400daa:	d10a      	bne.n	400dc2 <pmc_switch_mck_to_pllack+0x2a>
  400dac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400db0:	4911      	ldr	r1, [pc, #68]	; (400df8 <pmc_switch_mck_to_pllack+0x60>)
  400db2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400db4:	f012 0f08 	tst.w	r2, #8
  400db8:	d103      	bne.n	400dc2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dba:	3b01      	subs	r3, #1
  400dbc:	d1f9      	bne.n	400db2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400dbe:	2001      	movs	r0, #1
  400dc0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400dc2:	4a0d      	ldr	r2, [pc, #52]	; (400df8 <pmc_switch_mck_to_pllack+0x60>)
  400dc4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dc6:	f023 0303 	bic.w	r3, r3, #3
  400dca:	f043 0302 	orr.w	r3, r3, #2
  400dce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dd0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dd2:	f013 0f08 	tst.w	r3, #8
  400dd6:	d10a      	bne.n	400dee <pmc_switch_mck_to_pllack+0x56>
  400dd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ddc:	4906      	ldr	r1, [pc, #24]	; (400df8 <pmc_switch_mck_to_pllack+0x60>)
  400dde:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400de0:	f012 0f08 	tst.w	r2, #8
  400de4:	d105      	bne.n	400df2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400de6:	3b01      	subs	r3, #1
  400de8:	d1f9      	bne.n	400dde <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400dea:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400dec:	4770      	bx	lr
	return 0;
  400dee:	2000      	movs	r0, #0
  400df0:	4770      	bx	lr
  400df2:	2000      	movs	r0, #0
  400df4:	4770      	bx	lr
  400df6:	bf00      	nop
  400df8:	400e0600 	.word	0x400e0600

00400dfc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dfc:	b9a0      	cbnz	r0, 400e28 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dfe:	480e      	ldr	r0, [pc, #56]	; (400e38 <pmc_switch_mainck_to_xtal+0x3c>)
  400e00:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e02:	0209      	lsls	r1, r1, #8
  400e04:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e06:	4a0d      	ldr	r2, [pc, #52]	; (400e3c <pmc_switch_mainck_to_xtal+0x40>)
  400e08:	401a      	ands	r2, r3
  400e0a:	4b0d      	ldr	r3, [pc, #52]	; (400e40 <pmc_switch_mainck_to_xtal+0x44>)
  400e0c:	4313      	orrs	r3, r2
  400e0e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e10:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e12:	4602      	mov	r2, r0
  400e14:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e16:	f013 0f01 	tst.w	r3, #1
  400e1a:	d0fb      	beq.n	400e14 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e1c:	4a06      	ldr	r2, [pc, #24]	; (400e38 <pmc_switch_mainck_to_xtal+0x3c>)
  400e1e:	6a11      	ldr	r1, [r2, #32]
  400e20:	4b08      	ldr	r3, [pc, #32]	; (400e44 <pmc_switch_mainck_to_xtal+0x48>)
  400e22:	430b      	orrs	r3, r1
  400e24:	6213      	str	r3, [r2, #32]
  400e26:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e28:	4903      	ldr	r1, [pc, #12]	; (400e38 <pmc_switch_mainck_to_xtal+0x3c>)
  400e2a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e2c:	4a06      	ldr	r2, [pc, #24]	; (400e48 <pmc_switch_mainck_to_xtal+0x4c>)
  400e2e:	401a      	ands	r2, r3
  400e30:	4b06      	ldr	r3, [pc, #24]	; (400e4c <pmc_switch_mainck_to_xtal+0x50>)
  400e32:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e34:	620b      	str	r3, [r1, #32]
  400e36:	4770      	bx	lr
  400e38:	400e0600 	.word	0x400e0600
  400e3c:	ffc8fffc 	.word	0xffc8fffc
  400e40:	00370001 	.word	0x00370001
  400e44:	01370000 	.word	0x01370000
  400e48:	fec8fffc 	.word	0xfec8fffc
  400e4c:	01370002 	.word	0x01370002

00400e50 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e50:	4b02      	ldr	r3, [pc, #8]	; (400e5c <pmc_osc_is_ready_mainck+0xc>)
  400e52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e54:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop
  400e5c:	400e0600 	.word	0x400e0600

00400e60 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e60:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e64:	4b01      	ldr	r3, [pc, #4]	; (400e6c <pmc_disable_pllack+0xc>)
  400e66:	629a      	str	r2, [r3, #40]	; 0x28
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	400e0600 	.word	0x400e0600

00400e70 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e70:	4b02      	ldr	r3, [pc, #8]	; (400e7c <pmc_is_locked_pllack+0xc>)
  400e72:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e74:	f000 0002 	and.w	r0, r0, #2
  400e78:	4770      	bx	lr
  400e7a:	bf00      	nop
  400e7c:	400e0600 	.word	0x400e0600

00400e80 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e80:	283f      	cmp	r0, #63	; 0x3f
  400e82:	d81e      	bhi.n	400ec2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e84:	281f      	cmp	r0, #31
  400e86:	d80c      	bhi.n	400ea2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e88:	4b11      	ldr	r3, [pc, #68]	; (400ed0 <pmc_enable_periph_clk+0x50>)
  400e8a:	699a      	ldr	r2, [r3, #24]
  400e8c:	2301      	movs	r3, #1
  400e8e:	4083      	lsls	r3, r0
  400e90:	4393      	bics	r3, r2
  400e92:	d018      	beq.n	400ec6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e94:	2301      	movs	r3, #1
  400e96:	fa03 f000 	lsl.w	r0, r3, r0
  400e9a:	4b0d      	ldr	r3, [pc, #52]	; (400ed0 <pmc_enable_periph_clk+0x50>)
  400e9c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e9e:	2000      	movs	r0, #0
  400ea0:	4770      	bx	lr
		ul_id -= 32;
  400ea2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ea4:	4b0a      	ldr	r3, [pc, #40]	; (400ed0 <pmc_enable_periph_clk+0x50>)
  400ea6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400eaa:	2301      	movs	r3, #1
  400eac:	4083      	lsls	r3, r0
  400eae:	4393      	bics	r3, r2
  400eb0:	d00b      	beq.n	400eca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400eb2:	2301      	movs	r3, #1
  400eb4:	fa03 f000 	lsl.w	r0, r3, r0
  400eb8:	4b05      	ldr	r3, [pc, #20]	; (400ed0 <pmc_enable_periph_clk+0x50>)
  400eba:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ebe:	2000      	movs	r0, #0
  400ec0:	4770      	bx	lr
		return 1;
  400ec2:	2001      	movs	r0, #1
  400ec4:	4770      	bx	lr
	return 0;
  400ec6:	2000      	movs	r0, #0
  400ec8:	4770      	bx	lr
  400eca:	2000      	movs	r0, #0
}
  400ecc:	4770      	bx	lr
  400ece:	bf00      	nop
  400ed0:	400e0600 	.word	0x400e0600

00400ed4 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400ed4:	4770      	bx	lr
	...

00400ed8 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400ed8:	4a10      	ldr	r2, [pc, #64]	; (400f1c <pmc_enable_waitmode+0x44>)
  400eda:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400edc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ee0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400ee4:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400ee6:	6a11      	ldr	r1, [r2, #32]
  400ee8:	4b0d      	ldr	r3, [pc, #52]	; (400f20 <pmc_enable_waitmode+0x48>)
  400eea:	430b      	orrs	r3, r1
  400eec:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef0:	f013 0f08 	tst.w	r3, #8
  400ef4:	d0fb      	beq.n	400eee <pmc_enable_waitmode+0x16>
  400ef6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400efa:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400efc:	3b01      	subs	r3, #1
  400efe:	d1fc      	bne.n	400efa <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400f00:	4a06      	ldr	r2, [pc, #24]	; (400f1c <pmc_enable_waitmode+0x44>)
  400f02:	6a13      	ldr	r3, [r2, #32]
  400f04:	f013 0f08 	tst.w	r3, #8
  400f08:	d0fb      	beq.n	400f02 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400f0a:	4a04      	ldr	r2, [pc, #16]	; (400f1c <pmc_enable_waitmode+0x44>)
  400f0c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400f0e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400f12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400f16:	6713      	str	r3, [r2, #112]	; 0x70
  400f18:	4770      	bx	lr
  400f1a:	bf00      	nop
  400f1c:	400e0600 	.word	0x400e0600
  400f20:	00370004 	.word	0x00370004

00400f24 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400f28:	1e43      	subs	r3, r0, #1
  400f2a:	2b04      	cmp	r3, #4
  400f2c:	f200 8107 	bhi.w	40113e <pmc_sleep+0x21a>
  400f30:	e8df f013 	tbh	[pc, r3, lsl #1]
  400f34:	00050005 	.word	0x00050005
  400f38:	00150015 	.word	0x00150015
  400f3c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400f3e:	4a81      	ldr	r2, [pc, #516]	; (401144 <pmc_sleep+0x220>)
  400f40:	6913      	ldr	r3, [r2, #16]
  400f42:	f023 0304 	bic.w	r3, r3, #4
  400f46:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400f48:	2201      	movs	r2, #1
  400f4a:	4b7f      	ldr	r3, [pc, #508]	; (401148 <pmc_sleep+0x224>)
  400f4c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f4e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f52:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400f54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400f58:	bf30      	wfi
  400f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f5e:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400f60:	2803      	cmp	r0, #3
  400f62:	bf0c      	ite	eq
  400f64:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400f66:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400f6a:	4b78      	ldr	r3, [pc, #480]	; (40114c <pmc_sleep+0x228>)
  400f6c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f6e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f70:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400f74:	2200      	movs	r2, #0
  400f76:	4b74      	ldr	r3, [pc, #464]	; (401148 <pmc_sleep+0x224>)
  400f78:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400f7a:	2201      	movs	r2, #1
  400f7c:	4b74      	ldr	r3, [pc, #464]	; (401150 <pmc_sleep+0x22c>)
  400f7e:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400f80:	4b74      	ldr	r3, [pc, #464]	; (401154 <pmc_sleep+0x230>)
  400f82:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400f84:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400f86:	4a74      	ldr	r2, [pc, #464]	; (401158 <pmc_sleep+0x234>)
  400f88:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400f8c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400f8e:	4a73      	ldr	r2, [pc, #460]	; (40115c <pmc_sleep+0x238>)
  400f90:	433a      	orrs	r2, r7
  400f92:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400f94:	f005 0903 	and.w	r9, r5, #3
  400f98:	f1b9 0f01 	cmp.w	r9, #1
  400f9c:	f240 8089 	bls.w	4010b2 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400fa0:	f025 0103 	bic.w	r1, r5, #3
  400fa4:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400fa8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400faa:	461a      	mov	r2, r3
  400fac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fae:	f013 0f08 	tst.w	r3, #8
  400fb2:	d0fb      	beq.n	400fac <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400fb4:	f011 0f70 	tst.w	r1, #112	; 0x70
  400fb8:	d008      	beq.n	400fcc <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400fba:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400fbe:	4b65      	ldr	r3, [pc, #404]	; (401154 <pmc_sleep+0x230>)
  400fc0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fc2:	461a      	mov	r2, r3
  400fc4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fc6:	f013 0f08 	tst.w	r3, #8
  400fca:	d0fb      	beq.n	400fc4 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  400fcc:	4b64      	ldr	r3, [pc, #400]	; (401160 <pmc_sleep+0x23c>)
  400fce:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400fd0:	4a60      	ldr	r2, [pc, #384]	; (401154 <pmc_sleep+0x230>)
  400fd2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fd4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400fd8:	d0fb      	beq.n	400fd2 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400fda:	4a5e      	ldr	r2, [pc, #376]	; (401154 <pmc_sleep+0x230>)
  400fdc:	6a11      	ldr	r1, [r2, #32]
  400fde:	4b61      	ldr	r3, [pc, #388]	; (401164 <pmc_sleep+0x240>)
  400fe0:	400b      	ands	r3, r1
  400fe2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400fe6:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400fe8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400fee:	d0fb      	beq.n	400fe8 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400ff0:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400ff4:	4a58      	ldr	r2, [pc, #352]	; (401158 <pmc_sleep+0x234>)
  400ff6:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400ff8:	2c04      	cmp	r4, #4
  400ffa:	d05c      	beq.n	4010b6 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400ffc:	4c52      	ldr	r4, [pc, #328]	; (401148 <pmc_sleep+0x224>)
  400ffe:	2301      	movs	r3, #1
  401000:	7023      	strb	r3, [r4, #0]
  401002:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401006:	b662      	cpsie	i

		pmc_enable_waitmode();
  401008:	4b57      	ldr	r3, [pc, #348]	; (401168 <pmc_sleep+0x244>)
  40100a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40100c:	b672      	cpsid	i
  40100e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401012:	2300      	movs	r3, #0
  401014:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401016:	f017 0f02 	tst.w	r7, #2
  40101a:	d055      	beq.n	4010c8 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40101c:	4a4d      	ldr	r2, [pc, #308]	; (401154 <pmc_sleep+0x230>)
  40101e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401020:	4952      	ldr	r1, [pc, #328]	; (40116c <pmc_sleep+0x248>)
  401022:	4019      	ands	r1, r3
  401024:	4b52      	ldr	r3, [pc, #328]	; (401170 <pmc_sleep+0x24c>)
  401026:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401028:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40102a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  40102c:	4b51      	ldr	r3, [pc, #324]	; (401174 <pmc_sleep+0x250>)
  40102e:	400b      	ands	r3, r1
  401030:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401034:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401036:	4b50      	ldr	r3, [pc, #320]	; (401178 <pmc_sleep+0x254>)
  401038:	4033      	ands	r3, r6
  40103a:	2b00      	cmp	r3, #0
  40103c:	d06e      	beq.n	40111c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40103e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401042:	4b44      	ldr	r3, [pc, #272]	; (401154 <pmc_sleep+0x230>)
  401044:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  401046:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401048:	f1b9 0f02 	cmp.w	r9, #2
  40104c:	d104      	bne.n	401058 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40104e:	4a41      	ldr	r2, [pc, #260]	; (401154 <pmc_sleep+0x230>)
  401050:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401052:	f013 0f02 	tst.w	r3, #2
  401056:	d0fb      	beq.n	401050 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401058:	4a3e      	ldr	r2, [pc, #248]	; (401154 <pmc_sleep+0x230>)
  40105a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40105c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401060:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401064:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401066:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401068:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40106a:	f013 0f08 	tst.w	r3, #8
  40106e:	d0fb      	beq.n	401068 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401070:	4b39      	ldr	r3, [pc, #228]	; (401158 <pmc_sleep+0x234>)
  401072:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401076:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40107a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40107c:	461a      	mov	r2, r3
  40107e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401080:	f013 0f08 	tst.w	r3, #8
  401084:	d0fb      	beq.n	40107e <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401086:	4a33      	ldr	r2, [pc, #204]	; (401154 <pmc_sleep+0x230>)
  401088:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40108a:	420b      	tst	r3, r1
  40108c:	d0fc      	beq.n	401088 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40108e:	2200      	movs	r2, #0
  401090:	4b2f      	ldr	r3, [pc, #188]	; (401150 <pmc_sleep+0x22c>)
  401092:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401094:	4b39      	ldr	r3, [pc, #228]	; (40117c <pmc_sleep+0x258>)
  401096:	681b      	ldr	r3, [r3, #0]
  401098:	b11b      	cbz	r3, 4010a2 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40109a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40109c:	2200      	movs	r2, #0
  40109e:	4b37      	ldr	r3, [pc, #220]	; (40117c <pmc_sleep+0x258>)
  4010a0:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4010a2:	2201      	movs	r2, #1
  4010a4:	4b28      	ldr	r3, [pc, #160]	; (401148 <pmc_sleep+0x224>)
  4010a6:	701a      	strb	r2, [r3, #0]
  4010a8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010ac:	b662      	cpsie	i
  4010ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4010b2:	4629      	mov	r1, r5
  4010b4:	e77e      	b.n	400fb4 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010b6:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4010ba:	6a11      	ldr	r1, [r2, #32]
  4010bc:	4b30      	ldr	r3, [pc, #192]	; (401180 <pmc_sleep+0x25c>)
  4010be:	400b      	ands	r3, r1
  4010c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010c4:	6213      	str	r3, [r2, #32]
  4010c6:	e799      	b.n	400ffc <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4010c8:	f017 0f01 	tst.w	r7, #1
  4010cc:	d0b3      	beq.n	401036 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4010ce:	4b21      	ldr	r3, [pc, #132]	; (401154 <pmc_sleep+0x230>)
  4010d0:	6a1b      	ldr	r3, [r3, #32]
  4010d2:	f013 0f01 	tst.w	r3, #1
  4010d6:	d10b      	bne.n	4010f0 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010d8:	491e      	ldr	r1, [pc, #120]	; (401154 <pmc_sleep+0x230>)
  4010da:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4010dc:	4a29      	ldr	r2, [pc, #164]	; (401184 <pmc_sleep+0x260>)
  4010de:	401a      	ands	r2, r3
  4010e0:	4b29      	ldr	r3, [pc, #164]	; (401188 <pmc_sleep+0x264>)
  4010e2:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010e4:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010e6:	460a      	mov	r2, r1
  4010e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ea:	f013 0f01 	tst.w	r3, #1
  4010ee:	d0fb      	beq.n	4010e8 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4010f0:	4b18      	ldr	r3, [pc, #96]	; (401154 <pmc_sleep+0x230>)
  4010f2:	6a1b      	ldr	r3, [r3, #32]
  4010f4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010f8:	d108      	bne.n	40110c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010fa:	4a16      	ldr	r2, [pc, #88]	; (401154 <pmc_sleep+0x230>)
  4010fc:	6a11      	ldr	r1, [r2, #32]
  4010fe:	4b23      	ldr	r3, [pc, #140]	; (40118c <pmc_sleep+0x268>)
  401100:	430b      	orrs	r3, r1
  401102:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401104:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401106:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40110a:	d0fb      	beq.n	401104 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40110c:	4a11      	ldr	r2, [pc, #68]	; (401154 <pmc_sleep+0x230>)
  40110e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401110:	4b18      	ldr	r3, [pc, #96]	; (401174 <pmc_sleep+0x250>)
  401112:	400b      	ands	r3, r1
  401114:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401118:	6213      	str	r3, [r2, #32]
  40111a:	e78c      	b.n	401036 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  40111c:	2100      	movs	r1, #0
  40111e:	e793      	b.n	401048 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401120:	4a08      	ldr	r2, [pc, #32]	; (401144 <pmc_sleep+0x220>)
  401122:	6913      	ldr	r3, [r2, #16]
  401124:	f043 0304 	orr.w	r3, r3, #4
  401128:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40112a:	4a19      	ldr	r2, [pc, #100]	; (401190 <pmc_sleep+0x26c>)
  40112c:	4b19      	ldr	r3, [pc, #100]	; (401194 <pmc_sleep+0x270>)
  40112e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401130:	2201      	movs	r2, #1
  401132:	4b05      	ldr	r3, [pc, #20]	; (401148 <pmc_sleep+0x224>)
  401134:	701a      	strb	r2, [r3, #0]
  401136:	f3bf 8f5f 	dmb	sy
  40113a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  40113c:	bf30      	wfi
  40113e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401142:	bf00      	nop
  401144:	e000ed00 	.word	0xe000ed00
  401148:	20400018 	.word	0x20400018
  40114c:	00400ed5 	.word	0x00400ed5
  401150:	20400c6c 	.word	0x20400c6c
  401154:	400e0600 	.word	0x400e0600
  401158:	400e0c00 	.word	0x400e0c00
  40115c:	00370008 	.word	0x00370008
  401160:	00400e61 	.word	0x00400e61
  401164:	fec8ffff 	.word	0xfec8ffff
  401168:	00400ed9 	.word	0x00400ed9
  40116c:	fec8fffc 	.word	0xfec8fffc
  401170:	01370002 	.word	0x01370002
  401174:	ffc8ff87 	.word	0xffc8ff87
  401178:	07ff0000 	.word	0x07ff0000
  40117c:	20400c70 	.word	0x20400c70
  401180:	ffc8fffe 	.word	0xffc8fffe
  401184:	ffc8fffc 	.word	0xffc8fffc
  401188:	00370001 	.word	0x00370001
  40118c:	01370000 	.word	0x01370000
  401190:	a5000004 	.word	0xa5000004
  401194:	400e1810 	.word	0x400e1810

00401198 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401198:	e7fe      	b.n	401198 <Dummy_Handler>
	...

0040119c <Reset_Handler>:
{
  40119c:	b500      	push	{lr}
  40119e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4011a0:	4b25      	ldr	r3, [pc, #148]	; (401238 <Reset_Handler+0x9c>)
  4011a2:	4a26      	ldr	r2, [pc, #152]	; (40123c <Reset_Handler+0xa0>)
  4011a4:	429a      	cmp	r2, r3
  4011a6:	d010      	beq.n	4011ca <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4011a8:	4b25      	ldr	r3, [pc, #148]	; (401240 <Reset_Handler+0xa4>)
  4011aa:	4a23      	ldr	r2, [pc, #140]	; (401238 <Reset_Handler+0x9c>)
  4011ac:	429a      	cmp	r2, r3
  4011ae:	d20c      	bcs.n	4011ca <Reset_Handler+0x2e>
  4011b0:	3b01      	subs	r3, #1
  4011b2:	1a9b      	subs	r3, r3, r2
  4011b4:	f023 0303 	bic.w	r3, r3, #3
  4011b8:	3304      	adds	r3, #4
  4011ba:	4413      	add	r3, r2
  4011bc:	491f      	ldr	r1, [pc, #124]	; (40123c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4011be:	f851 0b04 	ldr.w	r0, [r1], #4
  4011c2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4011c6:	429a      	cmp	r2, r3
  4011c8:	d1f9      	bne.n	4011be <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4011ca:	4b1e      	ldr	r3, [pc, #120]	; (401244 <Reset_Handler+0xa8>)
  4011cc:	4a1e      	ldr	r2, [pc, #120]	; (401248 <Reset_Handler+0xac>)
  4011ce:	429a      	cmp	r2, r3
  4011d0:	d20a      	bcs.n	4011e8 <Reset_Handler+0x4c>
  4011d2:	3b01      	subs	r3, #1
  4011d4:	1a9b      	subs	r3, r3, r2
  4011d6:	f023 0303 	bic.w	r3, r3, #3
  4011da:	3304      	adds	r3, #4
  4011dc:	4413      	add	r3, r2
                *pDest++ = 0;
  4011de:	2100      	movs	r1, #0
  4011e0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4011e4:	4293      	cmp	r3, r2
  4011e6:	d1fb      	bne.n	4011e0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4011e8:	4a18      	ldr	r2, [pc, #96]	; (40124c <Reset_Handler+0xb0>)
  4011ea:	4b19      	ldr	r3, [pc, #100]	; (401250 <Reset_Handler+0xb4>)
  4011ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4011f0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011f2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011f6:	fab3 f383 	clz	r3, r3
  4011fa:	095b      	lsrs	r3, r3, #5
  4011fc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4011fe:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401200:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401204:	2200      	movs	r2, #0
  401206:	4b13      	ldr	r3, [pc, #76]	; (401254 <Reset_Handler+0xb8>)
  401208:	701a      	strb	r2, [r3, #0]
	return flags;
  40120a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40120c:	4a12      	ldr	r2, [pc, #72]	; (401258 <Reset_Handler+0xbc>)
  40120e:	6813      	ldr	r3, [r2, #0]
  401210:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401214:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401216:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40121a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40121e:	b129      	cbz	r1, 40122c <Reset_Handler+0x90>
		cpu_irq_enable();
  401220:	2201      	movs	r2, #1
  401222:	4b0c      	ldr	r3, [pc, #48]	; (401254 <Reset_Handler+0xb8>)
  401224:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401226:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40122a:	b662      	cpsie	i
        __libc_init_array();
  40122c:	4b0b      	ldr	r3, [pc, #44]	; (40125c <Reset_Handler+0xc0>)
  40122e:	4798      	blx	r3
        main();
  401230:	4b0b      	ldr	r3, [pc, #44]	; (401260 <Reset_Handler+0xc4>)
  401232:	4798      	blx	r3
  401234:	e7fe      	b.n	401234 <Reset_Handler+0x98>
  401236:	bf00      	nop
  401238:	20400000 	.word	0x20400000
  40123c:	00406f9c 	.word	0x00406f9c
  401240:	204009d8 	.word	0x204009d8
  401244:	20400ce4 	.word	0x20400ce4
  401248:	204009d8 	.word	0x204009d8
  40124c:	e000ed00 	.word	0xe000ed00
  401250:	00400000 	.word	0x00400000
  401254:	20400018 	.word	0x20400018
  401258:	e000ed88 	.word	0xe000ed88
  40125c:	00402409 	.word	0x00402409
  401260:	00401789 	.word	0x00401789

00401264 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401264:	4b3b      	ldr	r3, [pc, #236]	; (401354 <SystemCoreClockUpdate+0xf0>)
  401266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401268:	f003 0303 	and.w	r3, r3, #3
  40126c:	2b01      	cmp	r3, #1
  40126e:	d01d      	beq.n	4012ac <SystemCoreClockUpdate+0x48>
  401270:	b183      	cbz	r3, 401294 <SystemCoreClockUpdate+0x30>
  401272:	2b02      	cmp	r3, #2
  401274:	d036      	beq.n	4012e4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401276:	4b37      	ldr	r3, [pc, #220]	; (401354 <SystemCoreClockUpdate+0xf0>)
  401278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40127a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40127e:	2b70      	cmp	r3, #112	; 0x70
  401280:	d05f      	beq.n	401342 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401282:	4b34      	ldr	r3, [pc, #208]	; (401354 <SystemCoreClockUpdate+0xf0>)
  401284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401286:	4934      	ldr	r1, [pc, #208]	; (401358 <SystemCoreClockUpdate+0xf4>)
  401288:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40128c:	680b      	ldr	r3, [r1, #0]
  40128e:	40d3      	lsrs	r3, r2
  401290:	600b      	str	r3, [r1, #0]
  401292:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401294:	4b31      	ldr	r3, [pc, #196]	; (40135c <SystemCoreClockUpdate+0xf8>)
  401296:	695b      	ldr	r3, [r3, #20]
  401298:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40129c:	bf14      	ite	ne
  40129e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4012a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4012a6:	4b2c      	ldr	r3, [pc, #176]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012a8:	601a      	str	r2, [r3, #0]
  4012aa:	e7e4      	b.n	401276 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012ac:	4b29      	ldr	r3, [pc, #164]	; (401354 <SystemCoreClockUpdate+0xf0>)
  4012ae:	6a1b      	ldr	r3, [r3, #32]
  4012b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012b4:	d003      	beq.n	4012be <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4012b6:	4a2a      	ldr	r2, [pc, #168]	; (401360 <SystemCoreClockUpdate+0xfc>)
  4012b8:	4b27      	ldr	r3, [pc, #156]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012ba:	601a      	str	r2, [r3, #0]
  4012bc:	e7db      	b.n	401276 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012be:	4a29      	ldr	r2, [pc, #164]	; (401364 <SystemCoreClockUpdate+0x100>)
  4012c0:	4b25      	ldr	r3, [pc, #148]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012c2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012c4:	4b23      	ldr	r3, [pc, #140]	; (401354 <SystemCoreClockUpdate+0xf0>)
  4012c6:	6a1b      	ldr	r3, [r3, #32]
  4012c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012cc:	2b10      	cmp	r3, #16
  4012ce:	d005      	beq.n	4012dc <SystemCoreClockUpdate+0x78>
  4012d0:	2b20      	cmp	r3, #32
  4012d2:	d1d0      	bne.n	401276 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4012d4:	4a22      	ldr	r2, [pc, #136]	; (401360 <SystemCoreClockUpdate+0xfc>)
  4012d6:	4b20      	ldr	r3, [pc, #128]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012d8:	601a      	str	r2, [r3, #0]
          break;
  4012da:	e7cc      	b.n	401276 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4012dc:	4a22      	ldr	r2, [pc, #136]	; (401368 <SystemCoreClockUpdate+0x104>)
  4012de:	4b1e      	ldr	r3, [pc, #120]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012e0:	601a      	str	r2, [r3, #0]
          break;
  4012e2:	e7c8      	b.n	401276 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012e4:	4b1b      	ldr	r3, [pc, #108]	; (401354 <SystemCoreClockUpdate+0xf0>)
  4012e6:	6a1b      	ldr	r3, [r3, #32]
  4012e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012ec:	d016      	beq.n	40131c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4012ee:	4a1c      	ldr	r2, [pc, #112]	; (401360 <SystemCoreClockUpdate+0xfc>)
  4012f0:	4b19      	ldr	r3, [pc, #100]	; (401358 <SystemCoreClockUpdate+0xf4>)
  4012f2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012f4:	4b17      	ldr	r3, [pc, #92]	; (401354 <SystemCoreClockUpdate+0xf0>)
  4012f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f8:	f003 0303 	and.w	r3, r3, #3
  4012fc:	2b02      	cmp	r3, #2
  4012fe:	d1ba      	bne.n	401276 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401300:	4a14      	ldr	r2, [pc, #80]	; (401354 <SystemCoreClockUpdate+0xf0>)
  401302:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401304:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401306:	4814      	ldr	r0, [pc, #80]	; (401358 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401308:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40130c:	6803      	ldr	r3, [r0, #0]
  40130e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401312:	b2d2      	uxtb	r2, r2
  401314:	fbb3 f3f2 	udiv	r3, r3, r2
  401318:	6003      	str	r3, [r0, #0]
  40131a:	e7ac      	b.n	401276 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40131c:	4a11      	ldr	r2, [pc, #68]	; (401364 <SystemCoreClockUpdate+0x100>)
  40131e:	4b0e      	ldr	r3, [pc, #56]	; (401358 <SystemCoreClockUpdate+0xf4>)
  401320:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401322:	4b0c      	ldr	r3, [pc, #48]	; (401354 <SystemCoreClockUpdate+0xf0>)
  401324:	6a1b      	ldr	r3, [r3, #32]
  401326:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40132a:	2b10      	cmp	r3, #16
  40132c:	d005      	beq.n	40133a <SystemCoreClockUpdate+0xd6>
  40132e:	2b20      	cmp	r3, #32
  401330:	d1e0      	bne.n	4012f4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401332:	4a0b      	ldr	r2, [pc, #44]	; (401360 <SystemCoreClockUpdate+0xfc>)
  401334:	4b08      	ldr	r3, [pc, #32]	; (401358 <SystemCoreClockUpdate+0xf4>)
  401336:	601a      	str	r2, [r3, #0]
          break;
  401338:	e7dc      	b.n	4012f4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40133a:	4a0b      	ldr	r2, [pc, #44]	; (401368 <SystemCoreClockUpdate+0x104>)
  40133c:	4b06      	ldr	r3, [pc, #24]	; (401358 <SystemCoreClockUpdate+0xf4>)
  40133e:	601a      	str	r2, [r3, #0]
          break;
  401340:	e7d8      	b.n	4012f4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401342:	4a05      	ldr	r2, [pc, #20]	; (401358 <SystemCoreClockUpdate+0xf4>)
  401344:	6813      	ldr	r3, [r2, #0]
  401346:	4909      	ldr	r1, [pc, #36]	; (40136c <SystemCoreClockUpdate+0x108>)
  401348:	fba1 1303 	umull	r1, r3, r1, r3
  40134c:	085b      	lsrs	r3, r3, #1
  40134e:	6013      	str	r3, [r2, #0]
  401350:	4770      	bx	lr
  401352:	bf00      	nop
  401354:	400e0600 	.word	0x400e0600
  401358:	2040001c 	.word	0x2040001c
  40135c:	400e1810 	.word	0x400e1810
  401360:	00b71b00 	.word	0x00b71b00
  401364:	003d0900 	.word	0x003d0900
  401368:	007a1200 	.word	0x007a1200
  40136c:	aaaaaaab 	.word	0xaaaaaaab

00401370 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401370:	4b16      	ldr	r3, [pc, #88]	; (4013cc <system_init_flash+0x5c>)
  401372:	4298      	cmp	r0, r3
  401374:	d913      	bls.n	40139e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401376:	4b16      	ldr	r3, [pc, #88]	; (4013d0 <system_init_flash+0x60>)
  401378:	4298      	cmp	r0, r3
  40137a:	d915      	bls.n	4013a8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40137c:	4b15      	ldr	r3, [pc, #84]	; (4013d4 <system_init_flash+0x64>)
  40137e:	4298      	cmp	r0, r3
  401380:	d916      	bls.n	4013b0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401382:	4b15      	ldr	r3, [pc, #84]	; (4013d8 <system_init_flash+0x68>)
  401384:	4298      	cmp	r0, r3
  401386:	d917      	bls.n	4013b8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401388:	4b14      	ldr	r3, [pc, #80]	; (4013dc <system_init_flash+0x6c>)
  40138a:	4298      	cmp	r0, r3
  40138c:	d918      	bls.n	4013c0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40138e:	4b14      	ldr	r3, [pc, #80]	; (4013e0 <system_init_flash+0x70>)
  401390:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401392:	bf94      	ite	ls
  401394:	4a13      	ldrls	r2, [pc, #76]	; (4013e4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401396:	4a14      	ldrhi	r2, [pc, #80]	; (4013e8 <system_init_flash+0x78>)
  401398:	4b14      	ldr	r3, [pc, #80]	; (4013ec <system_init_flash+0x7c>)
  40139a:	601a      	str	r2, [r3, #0]
  40139c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40139e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4013a2:	4b12      	ldr	r3, [pc, #72]	; (4013ec <system_init_flash+0x7c>)
  4013a4:	601a      	str	r2, [r3, #0]
  4013a6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <system_init_flash+0x80>)
  4013aa:	4b10      	ldr	r3, [pc, #64]	; (4013ec <system_init_flash+0x7c>)
  4013ac:	601a      	str	r2, [r3, #0]
  4013ae:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013b0:	4a10      	ldr	r2, [pc, #64]	; (4013f4 <system_init_flash+0x84>)
  4013b2:	4b0e      	ldr	r3, [pc, #56]	; (4013ec <system_init_flash+0x7c>)
  4013b4:	601a      	str	r2, [r3, #0]
  4013b6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013b8:	4a0f      	ldr	r2, [pc, #60]	; (4013f8 <system_init_flash+0x88>)
  4013ba:	4b0c      	ldr	r3, [pc, #48]	; (4013ec <system_init_flash+0x7c>)
  4013bc:	601a      	str	r2, [r3, #0]
  4013be:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013c0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013c4:	4b09      	ldr	r3, [pc, #36]	; (4013ec <system_init_flash+0x7c>)
  4013c6:	601a      	str	r2, [r3, #0]
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	015ef3bf 	.word	0x015ef3bf
  4013d0:	02bde77f 	.word	0x02bde77f
  4013d4:	041cdb3f 	.word	0x041cdb3f
  4013d8:	057bceff 	.word	0x057bceff
  4013dc:	06dac2bf 	.word	0x06dac2bf
  4013e0:	0839b67f 	.word	0x0839b67f
  4013e4:	04000500 	.word	0x04000500
  4013e8:	04000600 	.word	0x04000600
  4013ec:	400e0c00 	.word	0x400e0c00
  4013f0:	04000100 	.word	0x04000100
  4013f4:	04000200 	.word	0x04000200
  4013f8:	04000300 	.word	0x04000300

004013fc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013fc:	4b0a      	ldr	r3, [pc, #40]	; (401428 <_sbrk+0x2c>)
  4013fe:	681b      	ldr	r3, [r3, #0]
  401400:	b153      	cbz	r3, 401418 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401402:	4b09      	ldr	r3, [pc, #36]	; (401428 <_sbrk+0x2c>)
  401404:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401406:	181a      	adds	r2, r3, r0
  401408:	4908      	ldr	r1, [pc, #32]	; (40142c <_sbrk+0x30>)
  40140a:	4291      	cmp	r1, r2
  40140c:	db08      	blt.n	401420 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40140e:	4610      	mov	r0, r2
  401410:	4a05      	ldr	r2, [pc, #20]	; (401428 <_sbrk+0x2c>)
  401412:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401414:	4618      	mov	r0, r3
  401416:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401418:	4a05      	ldr	r2, [pc, #20]	; (401430 <_sbrk+0x34>)
  40141a:	4b03      	ldr	r3, [pc, #12]	; (401428 <_sbrk+0x2c>)
  40141c:	601a      	str	r2, [r3, #0]
  40141e:	e7f0      	b.n	401402 <_sbrk+0x6>
		return (caddr_t) -1;	
  401420:	f04f 30ff 	mov.w	r0, #4294967295
}
  401424:	4770      	bx	lr
  401426:	bf00      	nop
  401428:	20400c74 	.word	0x20400c74
  40142c:	2045fffc 	.word	0x2045fffc
  401430:	20402ee8 	.word	0x20402ee8

00401434 <but_oled2_callback>:
		}		
    }
}

void but_oled2_callback() {
    parar = 1;
  401434:	2201      	movs	r2, #1
  401436:	4b01      	ldr	r3, [pc, #4]	; (40143c <but_oled2_callback+0x8>)
  401438:	601a      	str	r2, [r3, #0]
  40143a:	4770      	bx	lr
  40143c:	20400c80 	.word	0x20400c80

00401440 <but_oled3_callback>:
}

void but_oled3_callback() {
    delay_piscada += 100;
  401440:	4a03      	ldr	r2, [pc, #12]	; (401450 <but_oled3_callback+0x10>)
  401442:	6813      	ldr	r3, [r2, #0]
  401444:	3364      	adds	r3, #100	; 0x64
  401446:	6013      	str	r3, [r2, #0]
    but3_pressed = 1;
  401448:	2201      	movs	r2, #1
  40144a:	4b02      	ldr	r3, [pc, #8]	; (401454 <but_oled3_callback+0x14>)
  40144c:	601a      	str	r2, [r3, #0]
  40144e:	4770      	bx	lr
  401450:	20400020 	.word	0x20400020
  401454:	20400c7c 	.word	0x20400c7c

00401458 <but_oled1_callback>:
void but_oled1_callback() {
  401458:	b508      	push	{r3, lr}
    if (pio_get(BUT_PIO_OLED1, PIO_INPUT, BUT_PIO_OLED1_IDX_MASK)) {
  40145a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40145e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401462:	480b      	ldr	r0, [pc, #44]	; (401490 <but_oled1_callback+0x38>)
  401464:	4b0b      	ldr	r3, [pc, #44]	; (401494 <but_oled1_callback+0x3c>)
  401466:	4798      	blx	r3
  401468:	b968      	cbnz	r0, 401486 <but_oled1_callback+0x2e>
        but1_pressed = 1;
  40146a:	2201      	movs	r2, #1
  40146c:	4b0a      	ldr	r3, [pc, #40]	; (401498 <but_oled1_callback+0x40>)
  40146e:	601a      	str	r2, [r3, #0]
		if(piscando){
  401470:	4b0a      	ldr	r3, [pc, #40]	; (40149c <but_oled1_callback+0x44>)
  401472:	681b      	ldr	r3, [r3, #0]
  401474:	b133      	cbz	r3, 401484 <but_oled1_callback+0x2c>
			if(delay_piscada>100){
  401476:	4b0a      	ldr	r3, [pc, #40]	; (4014a0 <but_oled1_callback+0x48>)
  401478:	681b      	ldr	r3, [r3, #0]
  40147a:	2b64      	cmp	r3, #100	; 0x64
  40147c:	d902      	bls.n	401484 <but_oled1_callback+0x2c>
				delay_piscada -= 100;
  40147e:	3b64      	subs	r3, #100	; 0x64
  401480:	4a07      	ldr	r2, [pc, #28]	; (4014a0 <but_oled1_callback+0x48>)
  401482:	6013      	str	r3, [r2, #0]
  401484:	bd08      	pop	{r3, pc}
        but1_pressed = 0;
  401486:	2200      	movs	r2, #0
  401488:	4b03      	ldr	r3, [pc, #12]	; (401498 <but_oled1_callback+0x40>)
  40148a:	601a      	str	r2, [r3, #0]
  40148c:	bd08      	pop	{r3, pc}
  40148e:	bf00      	nop
  401490:	400e1400 	.word	0x400e1400
  401494:	00400a63 	.word	0x00400a63
  401498:	20400c78 	.word	0x20400c78
  40149c:	20400c84 	.word	0x20400c84
  4014a0:	20400020 	.word	0x20400020

004014a4 <freq_hertz>:
}

float freq_hertz(){
  4014a4:	b510      	push	{r4, lr}
	return 1/(2*delay_piscada/1000.0);
  4014a6:	4b08      	ldr	r3, [pc, #32]	; (4014c8 <freq_hertz+0x24>)
  4014a8:	6818      	ldr	r0, [r3, #0]
  4014aa:	0040      	lsls	r0, r0, #1
  4014ac:	4b07      	ldr	r3, [pc, #28]	; (4014cc <freq_hertz+0x28>)
  4014ae:	4798      	blx	r3
  4014b0:	4c07      	ldr	r4, [pc, #28]	; (4014d0 <freq_hertz+0x2c>)
  4014b2:	2200      	movs	r2, #0
  4014b4:	4b07      	ldr	r3, [pc, #28]	; (4014d4 <freq_hertz+0x30>)
  4014b6:	47a0      	blx	r4
  4014b8:	4602      	mov	r2, r0
  4014ba:	460b      	mov	r3, r1
  4014bc:	2000      	movs	r0, #0
  4014be:	4906      	ldr	r1, [pc, #24]	; (4014d8 <freq_hertz+0x34>)
  4014c0:	47a0      	blx	r4
  4014c2:	4b06      	ldr	r3, [pc, #24]	; (4014dc <freq_hertz+0x38>)
  4014c4:	4798      	blx	r3
}
  4014c6:	bd10      	pop	{r4, pc}
  4014c8:	20400020 	.word	0x20400020
  4014cc:	00401b49 	.word	0x00401b49
  4014d0:	00401e89 	.word	0x00401e89
  4014d4:	408f4000 	.word	0x408f4000
  4014d8:	3ff00000 	.word	0x3ff00000
  4014dc:	00402059 	.word	0x00402059

004014e0 <pisca_led>:
void pisca_led() {
  4014e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014e4:	b0a3      	sub	sp, #140	; 0x8c
	piscando = 1;
  4014e6:	2201      	movs	r2, #1
  4014e8:	4b4a      	ldr	r3, [pc, #296]	; (401614 <pisca_led+0x134>)
  4014ea:	601a      	str	r2, [r3, #0]
    char str[128];
    unsigned int ant_delay = delay_piscada;
  4014ec:	4b4a      	ldr	r3, [pc, #296]	; (401618 <pisca_led+0x138>)
  4014ee:	681f      	ldr	r7, [r3, #0]
    parar = 0;
  4014f0:	2400      	movs	r4, #0
  4014f2:	4b4a      	ldr	r3, [pc, #296]	; (40161c <pisca_led+0x13c>)
  4014f4:	601c      	str	r4, [r3, #0]
    sprintf(str, "%.2f", freq_hertz());
  4014f6:	4b4a      	ldr	r3, [pc, #296]	; (401620 <pisca_led+0x140>)
  4014f8:	4798      	blx	r3
  4014fa:	4b4a      	ldr	r3, [pc, #296]	; (401624 <pisca_led+0x144>)
  4014fc:	4798      	blx	r3
  4014fe:	4602      	mov	r2, r0
  401500:	460b      	mov	r3, r1
  401502:	4949      	ldr	r1, [pc, #292]	; (401628 <pisca_led+0x148>)
  401504:	a802      	add	r0, sp, #8
  401506:	4d49      	ldr	r5, [pc, #292]	; (40162c <pisca_led+0x14c>)
  401508:	47a8      	blx	r5
    gfx_mono_draw_string(str, 35, 16, &sysfont);
  40150a:	4b49      	ldr	r3, [pc, #292]	; (401630 <pisca_led+0x150>)
  40150c:	2210      	movs	r2, #16
  40150e:	2123      	movs	r1, #35	; 0x23
  401510:	a802      	add	r0, sp, #8
  401512:	4d48      	ldr	r5, [pc, #288]	; (401634 <pisca_led+0x154>)
  401514:	47a8      	blx	r5
    for (unsigned int i = 0; i < piscadas; i++) {
  401516:	257c      	movs	r5, #124	; 0x7c
  401518:	f8df 8130 	ldr.w	r8, [pc, #304]	; 40164c <pisca_led+0x16c>
        if (ant_delay != delay_piscada) {
            sprintf(str, "%.2f", freq_hertz());
            gfx_mono_draw_string(str, 35, 16, &sysfont);
            ant_delay = delay_piscada;
        }
        pio_clear(LED_PIO, LED_IDX_MASK);
  40151c:	f8df b130 	ldr.w	fp, [pc, #304]	; 401650 <pisca_led+0x170>
        delay_ms(delay_piscada);
  401520:	f8df 9130 	ldr.w	r9, [pc, #304]	; 401654 <pisca_led+0x174>
    for (unsigned int i = 0; i < piscadas; i++) {
  401524:	e00d      	b.n	401542 <pisca_led+0x62>
  401526:	461f      	mov	r7, r3
  401528:	e030      	b.n	40158c <pisca_led+0xac>
        delay_ms(delay_piscada);
  40152a:	2033      	movs	r0, #51	; 0x33
  40152c:	4b42      	ldr	r3, [pc, #264]	; (401638 <pisca_led+0x158>)
  40152e:	4798      	blx	r3
  401530:	e041      	b.n	4015b6 <pisca_led+0xd6>
        pio_set(LED_PIO, LED_IDX_MASK);
        delay_ms(delay_piscada);
  401532:	2033      	movs	r0, #51	; 0x33
  401534:	4b40      	ldr	r3, [pc, #256]	; (401638 <pisca_led+0x158>)
  401536:	4798      	blx	r3
        if (parar) {
  401538:	4b38      	ldr	r3, [pc, #224]	; (40161c <pisca_led+0x13c>)
  40153a:	681b      	ldr	r3, [r3, #0]
  40153c:	357c      	adds	r5, #124	; 0x7c
  40153e:	2b00      	cmp	r3, #0
  401540:	d150      	bne.n	4015e4 <pisca_led+0x104>
    for (unsigned int i = 0; i < piscadas; i++) {
  401542:	f8d8 2000 	ldr.w	r2, [r8]
  401546:	4294      	cmp	r4, r2
  401548:	d256      	bcs.n	4015f8 <pisca_led+0x118>
        unsigned int progress = 124 * (i + 1) / piscadas;
  40154a:	3401      	adds	r4, #1
  40154c:	fbb5 f2f2 	udiv	r2, r5, r2
        gfx_mono_draw_filled_rect(2, 2, progress, 10, GFX_PIXEL_SET);
  401550:	2301      	movs	r3, #1
  401552:	9300      	str	r3, [sp, #0]
  401554:	230a      	movs	r3, #10
  401556:	b2d2      	uxtb	r2, r2
  401558:	2102      	movs	r1, #2
  40155a:	4608      	mov	r0, r1
  40155c:	4e37      	ldr	r6, [pc, #220]	; (40163c <pisca_led+0x15c>)
  40155e:	47b0      	blx	r6
        if (ant_delay != delay_piscada) {
  401560:	4b2d      	ldr	r3, [pc, #180]	; (401618 <pisca_led+0x138>)
  401562:	681b      	ldr	r3, [r3, #0]
  401564:	429f      	cmp	r7, r3
  401566:	d0de      	beq.n	401526 <pisca_led+0x46>
            sprintf(str, "%.2f", freq_hertz());
  401568:	4b2d      	ldr	r3, [pc, #180]	; (401620 <pisca_led+0x140>)
  40156a:	4798      	blx	r3
  40156c:	4b2d      	ldr	r3, [pc, #180]	; (401624 <pisca_led+0x144>)
  40156e:	4798      	blx	r3
  401570:	4602      	mov	r2, r0
  401572:	460b      	mov	r3, r1
  401574:	492c      	ldr	r1, [pc, #176]	; (401628 <pisca_led+0x148>)
  401576:	a802      	add	r0, sp, #8
  401578:	4f2c      	ldr	r7, [pc, #176]	; (40162c <pisca_led+0x14c>)
  40157a:	47b8      	blx	r7
            gfx_mono_draw_string(str, 35, 16, &sysfont);
  40157c:	4b2c      	ldr	r3, [pc, #176]	; (401630 <pisca_led+0x150>)
  40157e:	2210      	movs	r2, #16
  401580:	2123      	movs	r1, #35	; 0x23
  401582:	a802      	add	r0, sp, #8
  401584:	4f2b      	ldr	r7, [pc, #172]	; (401634 <pisca_led+0x154>)
  401586:	47b8      	blx	r7
            ant_delay = delay_piscada;
  401588:	4b23      	ldr	r3, [pc, #140]	; (401618 <pisca_led+0x138>)
  40158a:	681f      	ldr	r7, [r3, #0]
        pio_clear(LED_PIO, LED_IDX_MASK);
  40158c:	f44f 7180 	mov.w	r1, #256	; 0x100
  401590:	4658      	mov	r0, fp
  401592:	4b2b      	ldr	r3, [pc, #172]	; (401640 <pisca_led+0x160>)
  401594:	4798      	blx	r3
        delay_ms(delay_piscada);
  401596:	4b20      	ldr	r3, [pc, #128]	; (401618 <pisca_led+0x138>)
  401598:	681e      	ldr	r6, [r3, #0]
  40159a:	2e00      	cmp	r6, #0
  40159c:	d0c5      	beq.n	40152a <pisca_led+0x4a>
  40159e:	f241 722c 	movw	r2, #5932	; 0x172c
  4015a2:	2300      	movs	r3, #0
  4015a4:	f241 702b 	movw	r0, #5931	; 0x172b
  4015a8:	2100      	movs	r1, #0
  4015aa:	fbe9 0106 	umlal	r0, r1, r9, r6
  4015ae:	4e25      	ldr	r6, [pc, #148]	; (401644 <pisca_led+0x164>)
  4015b0:	47b0      	blx	r6
  4015b2:	4b21      	ldr	r3, [pc, #132]	; (401638 <pisca_led+0x158>)
  4015b4:	4798      	blx	r3
        pio_set(LED_PIO, LED_IDX_MASK);
  4015b6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4015ba:	4658      	mov	r0, fp
  4015bc:	4b22      	ldr	r3, [pc, #136]	; (401648 <pisca_led+0x168>)
  4015be:	4798      	blx	r3
        delay_ms(delay_piscada);
  4015c0:	4b15      	ldr	r3, [pc, #84]	; (401618 <pisca_led+0x138>)
  4015c2:	681e      	ldr	r6, [r3, #0]
  4015c4:	2e00      	cmp	r6, #0
  4015c6:	d0b4      	beq.n	401532 <pisca_led+0x52>
  4015c8:	f241 722c 	movw	r2, #5932	; 0x172c
  4015cc:	2300      	movs	r3, #0
  4015ce:	f241 702b 	movw	r0, #5931	; 0x172b
  4015d2:	2100      	movs	r1, #0
  4015d4:	fbe9 0106 	umlal	r0, r1, r9, r6
  4015d8:	f8df a068 	ldr.w	sl, [pc, #104]	; 401644 <pisca_led+0x164>
  4015dc:	47d0      	blx	sl
  4015de:	4b16      	ldr	r3, [pc, #88]	; (401638 <pisca_led+0x158>)
  4015e0:	4798      	blx	r3
  4015e2:	e7a9      	b.n	401538 <pisca_led+0x58>
            gfx_mono_draw_filled_rect(2, 2, 124, 10, GFX_PIXEL_CLR);
  4015e4:	2400      	movs	r4, #0
  4015e6:	9400      	str	r4, [sp, #0]
  4015e8:	230a      	movs	r3, #10
  4015ea:	227c      	movs	r2, #124	; 0x7c
  4015ec:	2102      	movs	r1, #2
  4015ee:	4608      	mov	r0, r1
  4015f0:	4d12      	ldr	r5, [pc, #72]	; (40163c <pisca_led+0x15c>)
  4015f2:	47a8      	blx	r5
			piscando = 0;
  4015f4:	4b07      	ldr	r3, [pc, #28]	; (401614 <pisca_led+0x134>)
  4015f6:	601c      	str	r4, [r3, #0]
            break;
        }
    }
    gfx_mono_draw_filled_rect(2, 2, 124, 10, GFX_PIXEL_CLR);
  4015f8:	2400      	movs	r4, #0
  4015fa:	9400      	str	r4, [sp, #0]
  4015fc:	230a      	movs	r3, #10
  4015fe:	227c      	movs	r2, #124	; 0x7c
  401600:	2102      	movs	r1, #2
  401602:	4608      	mov	r0, r1
  401604:	4d0d      	ldr	r5, [pc, #52]	; (40163c <pisca_led+0x15c>)
  401606:	47a8      	blx	r5
	piscando = 0;
  401608:	4b02      	ldr	r3, [pc, #8]	; (401614 <pisca_led+0x134>)
  40160a:	601c      	str	r4, [r3, #0]
}
  40160c:	b023      	add	sp, #140	; 0x8c
  40160e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401612:	bf00      	nop
  401614:	20400c84 	.word	0x20400c84
  401618:	20400020 	.word	0x20400020
  40161c:	20400c80 	.word	0x20400c80
  401620:	004014a5 	.word	0x004014a5
  401624:	00401b8d 	.word	0x00401b8d
  401628:	00406cdc 	.word	0x00406cdc
  40162c:	004024f5 	.word	0x004024f5
  401630:	2040000c 	.word	0x2040000c
  401634:	004004d9 	.word	0x004004d9
  401638:	20400001 	.word	0x20400001
  40163c:	004003f5 	.word	0x004003f5
  401640:	00400a5f 	.word	0x00400a5f
  401644:	004020f9 	.word	0x004020f9
  401648:	00400a5b 	.word	0x00400a5b
  40164c:	20400024 	.word	0x20400024
  401650:	400e1200 	.word	0x400e1200
  401654:	11e1a300 	.word	0x11e1a300

00401658 <io_init>:

void io_init(void) {
  401658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40165c:	b082      	sub	sp, #8
    pmc_enable_periph_clk(LED_PIO_ID);
  40165e:	200c      	movs	r0, #12
  401660:	f8df 8120 	ldr.w	r8, [pc, #288]	; 401784 <io_init+0x12c>
  401664:	47c0      	blx	r8
    pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  401666:	4c3b      	ldr	r4, [pc, #236]	; (401754 <io_init+0xfc>)
  401668:	2300      	movs	r3, #0
  40166a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40166e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401672:	4620      	mov	r0, r4
  401674:	4f38      	ldr	r7, [pc, #224]	; (401758 <io_init+0x100>)
  401676:	47b8      	blx	r7

    pmc_enable_periph_clk(BUT_PIO_OLED1);
  401678:	4e38      	ldr	r6, [pc, #224]	; (40175c <io_init+0x104>)
  40167a:	4630      	mov	r0, r6
  40167c:	47c0      	blx	r8
    pmc_enable_periph_clk(BUT_PIO_OLED2);
  40167e:	4620      	mov	r0, r4
  401680:	47c0      	blx	r8
    pmc_enable_periph_clk(BUT_PIO_OLED3);
  401682:	4d37      	ldr	r5, [pc, #220]	; (401760 <io_init+0x108>)
  401684:	4628      	mov	r0, r5
  401686:	47c0      	blx	r8

    pio_configure(BUT_PIO_OLED1, PIO_INPUT, BUT_PIO_OLED1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401688:	2309      	movs	r3, #9
  40168a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40168e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401692:	4630      	mov	r0, r6
  401694:	47b8      	blx	r7
    pio_configure(BUT_PIO_OLED2, PIO_INPUT, BUT_PIO_OLED2_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401696:	2309      	movs	r3, #9
  401698:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40169c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016a0:	4620      	mov	r0, r4
  4016a2:	47b8      	blx	r7
    pio_configure(BUT_PIO_OLED3, PIO_INPUT, BUT_PIO_OLED3_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4016a4:	2309      	movs	r3, #9
  4016a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016aa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016ae:	4628      	mov	r0, r5
  4016b0:	47b8      	blx	r7

    pio_set_debounce_filter(BUT_PIO_OLED1, BUT_PIO_OLED1_IDX_MASK, 60);
  4016b2:	223c      	movs	r2, #60	; 0x3c
  4016b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016b8:	4630      	mov	r0, r6
  4016ba:	4f2a      	ldr	r7, [pc, #168]	; (401764 <io_init+0x10c>)
  4016bc:	47b8      	blx	r7
    pio_set_debounce_filter(BUT_PIO_OLED2, BUT_PIO_OLED2_IDX_MASK, 60);
  4016be:	223c      	movs	r2, #60	; 0x3c
  4016c0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4016c4:	4620      	mov	r0, r4
  4016c6:	47b8      	blx	r7
    pio_set_debounce_filter(BUT_PIO_OLED3, BUT_PIO_OLED3_IDX_MASK, 60);
  4016c8:	223c      	movs	r2, #60	; 0x3c
  4016ca:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4016ce:	4628      	mov	r0, r5
  4016d0:	47b8      	blx	r7

    pio_handler_set(BUT_PIO_OLED1,
  4016d2:	4b25      	ldr	r3, [pc, #148]	; (401768 <io_init+0x110>)
  4016d4:	9300      	str	r3, [sp, #0]
  4016d6:	2340      	movs	r3, #64	; 0x40
  4016d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016dc:	2110      	movs	r1, #16
  4016de:	4630      	mov	r0, r6
  4016e0:	4f22      	ldr	r7, [pc, #136]	; (40176c <io_init+0x114>)
  4016e2:	47b8      	blx	r7
                    BUT_PIO_OLED1_ID,
                    BUT_PIO_OLED1_IDX_MASK,
                    PIO_IT_EDGE,
                    but_oled1_callback);

    pio_handler_set(BUT_PIO_OLED2,
  4016e4:	4b22      	ldr	r3, [pc, #136]	; (401770 <io_init+0x118>)
  4016e6:	9300      	str	r3, [sp, #0]
  4016e8:	2350      	movs	r3, #80	; 0x50
  4016ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016ee:	210c      	movs	r1, #12
  4016f0:	4620      	mov	r0, r4
  4016f2:	47b8      	blx	r7
                    BUT_PIO_OLED2_ID,
                    BUT_PIO_OLED2_IDX_MASK,
                    PIO_IT_FALL_EDGE,
                    but_oled2_callback);

    pio_handler_set(BUT_PIO_OLED3,
  4016f4:	4b1f      	ldr	r3, [pc, #124]	; (401774 <io_init+0x11c>)
  4016f6:	9300      	str	r3, [sp, #0]
  4016f8:	2350      	movs	r3, #80	; 0x50
  4016fa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016fe:	210a      	movs	r1, #10
  401700:	4628      	mov	r0, r5
  401702:	47b8      	blx	r7
                    BUT_PIO_OLED3_ID,
                    BUT_PIO_OLED3_IDX_MASK,
                    PIO_IT_FALL_EDGE,
                    but_oled3_callback);

    pio_enable_interrupt(BUT_PIO_OLED1, BUT_PIO_OLED1_IDX_MASK);
  401704:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401708:	4630      	mov	r0, r6
  40170a:	4f1b      	ldr	r7, [pc, #108]	; (401778 <io_init+0x120>)
  40170c:	47b8      	blx	r7
    pio_enable_interrupt(BUT_PIO_OLED2, BUT_PIO_OLED2_IDX_MASK);
  40170e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401712:	4620      	mov	r0, r4
  401714:	47b8      	blx	r7
    pio_enable_interrupt(BUT_PIO_OLED3, BUT_PIO_OLED3_IDX_MASK);
  401716:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40171a:	4628      	mov	r0, r5
  40171c:	47b8      	blx	r7

    pio_get_interrupt_status(BUT_PIO_OLED1);
  40171e:	4630      	mov	r0, r6
  401720:	4e16      	ldr	r6, [pc, #88]	; (40177c <io_init+0x124>)
  401722:	47b0      	blx	r6
    pio_get_interrupt_status(BUT_PIO_OLED2);
  401724:	4620      	mov	r0, r4
  401726:	47b0      	blx	r6
    pio_get_interrupt_status(BUT_PIO_OLED3);
  401728:	4628      	mov	r0, r5
  40172a:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40172c:	4b14      	ldr	r3, [pc, #80]	; (401780 <io_init+0x128>)
  40172e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401732:	601a      	str	r2, [r3, #0]
  401734:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401738:	601a      	str	r2, [r3, #0]
  40173a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40173e:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401740:	2280      	movs	r2, #128	; 0x80
  401742:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  401746:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  40174a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC_EnableIRQ(BUT_PIO_OLED3_ID);

    NVIC_SetPriority(BUT_PIO_OLED1_ID, 4);
    NVIC_SetPriority(BUT_PIO_OLED2_ID, 4);
    NVIC_SetPriority(BUT_PIO_OLED3_ID, 4);
}
  40174e:	b002      	add	sp, #8
  401750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401754:	400e1200 	.word	0x400e1200
  401758:	00400b6d 	.word	0x00400b6d
  40175c:	400e1400 	.word	0x400e1400
  401760:	400e0e00 	.word	0x400e0e00
  401764:	00400a41 	.word	0x00400a41
  401768:	00401459 	.word	0x00401459
  40176c:	00400c8d 	.word	0x00400c8d
  401770:	00401435 	.word	0x00401435
  401774:	00401441 	.word	0x00401441
  401778:	00400c2f 	.word	0x00400c2f
  40177c:	00400c33 	.word	0x00400c33
  401780:	e000e100 	.word	0xe000e100
  401784:	00400e81 	.word	0x00400e81

00401788 <main>:

int main(void) {
  401788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40178c:	b0a1      	sub	sp, #132	; 0x84
    board_init();
  40178e:	4b37      	ldr	r3, [pc, #220]	; (40186c <main+0xe4>)
  401790:	4798      	blx	r3
    sysclk_init();
  401792:	4b37      	ldr	r3, [pc, #220]	; (401870 <main+0xe8>)
  401794:	4798      	blx	r3
    WDT->WDT_MR = WDT_MR_WDDIS;
  401796:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40179a:	4b36      	ldr	r3, [pc, #216]	; (401874 <main+0xec>)
  40179c:	605a      	str	r2, [r3, #4]
    delay_init();

    // Init OLED
    gfx_mono_ssd1306_init();
  40179e:	4b36      	ldr	r3, [pc, #216]	; (401878 <main+0xf0>)
  4017a0:	4798      	blx	r3

    char str[128];
    sprintf(str, "%.2f", freq_hertz());
  4017a2:	4b36      	ldr	r3, [pc, #216]	; (40187c <main+0xf4>)
  4017a4:	4798      	blx	r3
  4017a6:	4b36      	ldr	r3, [pc, #216]	; (401880 <main+0xf8>)
  4017a8:	4798      	blx	r3
  4017aa:	4602      	mov	r2, r0
  4017ac:	460b      	mov	r3, r1
  4017ae:	4935      	ldr	r1, [pc, #212]	; (401884 <main+0xfc>)
  4017b0:	4668      	mov	r0, sp
  4017b2:	4c35      	ldr	r4, [pc, #212]	; (401888 <main+0x100>)
  4017b4:	47a0      	blx	r4
    gfx_mono_draw_string(str, 35, 16, &sysfont);
  4017b6:	4d35      	ldr	r5, [pc, #212]	; (40188c <main+0x104>)
  4017b8:	462b      	mov	r3, r5
  4017ba:	2210      	movs	r2, #16
  4017bc:	2123      	movs	r1, #35	; 0x23
  4017be:	4668      	mov	r0, sp
  4017c0:	4c33      	ldr	r4, [pc, #204]	; (401890 <main+0x108>)
  4017c2:	47a0      	blx	r4
	gfx_mono_draw_string(" Hz", 75, 16, &sysfont);
  4017c4:	462b      	mov	r3, r5
  4017c6:	2210      	movs	r2, #16
  4017c8:	214b      	movs	r1, #75	; 0x4b
  4017ca:	4832      	ldr	r0, [pc, #200]	; (401894 <main+0x10c>)
  4017cc:	47a0      	blx	r4

    pio_set(LED_PIO, LED_IDX_MASK);
  4017ce:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017d2:	4831      	ldr	r0, [pc, #196]	; (401898 <main+0x110>)
  4017d4:	4b31      	ldr	r3, [pc, #196]	; (40189c <main+0x114>)
  4017d6:	4798      	blx	r3

    io_init();
  4017d8:	4b31      	ldr	r3, [pc, #196]	; (4018a0 <main+0x118>)
  4017da:	4798      	blx	r3

    while (1) {
        unsigned int hertz = sysclk_get_cpu_hz();
        if (but3_pressed) {
  4017dc:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 4018c0 <main+0x138>
            sprintf(str, "%.2f", freq_hertz());
  4017e0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40187c <main+0xf4>
            gfx_mono_draw_string(str, 35, 16, &sysfont);
            but3_pressed = 0;
        }
        if (but1_pressed) {
            for (unsigned int i = 0; i < hertz/25; i++) {
                if (pio_get(BUT_PIO_OLED1, PIO_INPUT, BUT_PIO_OLED1_IDX_MASK)) {
  4017e4:	4d2f      	ldr	r5, [pc, #188]	; (4018a4 <main+0x11c>)
  4017e6:	e027      	b.n	401838 <main+0xb0>
            sprintf(str, "%.2f", freq_hertz());
  4017e8:	47c8      	blx	r9
  4017ea:	4b25      	ldr	r3, [pc, #148]	; (401880 <main+0xf8>)
  4017ec:	4798      	blx	r3
  4017ee:	4602      	mov	r2, r0
  4017f0:	460b      	mov	r3, r1
  4017f2:	4924      	ldr	r1, [pc, #144]	; (401884 <main+0xfc>)
  4017f4:	4668      	mov	r0, sp
  4017f6:	4c24      	ldr	r4, [pc, #144]	; (401888 <main+0x100>)
  4017f8:	47a0      	blx	r4
            gfx_mono_draw_string(str, 35, 16, &sysfont);
  4017fa:	4b24      	ldr	r3, [pc, #144]	; (40188c <main+0x104>)
  4017fc:	2210      	movs	r2, #16
  4017fe:	2123      	movs	r1, #35	; 0x23
  401800:	4668      	mov	r0, sp
  401802:	4c23      	ldr	r4, [pc, #140]	; (401890 <main+0x108>)
  401804:	47a0      	blx	r4
            but3_pressed = 0;
  401806:	2300      	movs	r3, #0
  401808:	f8c8 3000 	str.w	r3, [r8]
  40180c:	e018      	b.n	401840 <main+0xb8>
                    if (delay_piscada > 100) {
  40180e:	4b26      	ldr	r3, [pc, #152]	; (4018a8 <main+0x120>)
  401810:	681b      	ldr	r3, [r3, #0]
  401812:	2b64      	cmp	r3, #100	; 0x64
  401814:	d902      	bls.n	40181c <main+0x94>
                        delay_piscada -= 100;
  401816:	3b64      	subs	r3, #100	; 0x64
  401818:	4a23      	ldr	r2, [pc, #140]	; (4018a8 <main+0x120>)
  40181a:	6013      	str	r3, [r2, #0]
                    }
                    break;
                }
            }
            if (!pio_get(BUT_PIO_OLED1, PIO_INPUT, BUT_PIO_OLED1_IDX_MASK)) {
  40181c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401820:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401824:	4628      	mov	r0, r5
  401826:	4b21      	ldr	r3, [pc, #132]	; (4018ac <main+0x124>)
  401828:	4798      	blx	r3
  40182a:	b918      	cbnz	r0, 401834 <main+0xac>
                delay_piscada += 100;
  40182c:	4a1e      	ldr	r2, [pc, #120]	; (4018a8 <main+0x120>)
  40182e:	6813      	ldr	r3, [r2, #0]
  401830:	3364      	adds	r3, #100	; 0x64
  401832:	6013      	str	r3, [r2, #0]
            }
            pisca_led();
  401834:	4b1e      	ldr	r3, [pc, #120]	; (4018b0 <main+0x128>)
  401836:	4798      	blx	r3
        if (but3_pressed) {
  401838:	f8d8 3000 	ldr.w	r3, [r8]
  40183c:	2b00      	cmp	r3, #0
  40183e:	d1d3      	bne.n	4017e8 <main+0x60>
        if (but1_pressed) {
  401840:	4b1c      	ldr	r3, [pc, #112]	; (4018b4 <main+0x12c>)
  401842:	681b      	ldr	r3, [r3, #0]
  401844:	b16b      	cbz	r3, 401862 <main+0xda>
  401846:	4c1c      	ldr	r4, [pc, #112]	; (4018b8 <main+0x130>)
                if (pio_get(BUT_PIO_OLED1, PIO_INPUT, BUT_PIO_OLED1_IDX_MASK)) {
  401848:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
  40184c:	4e17      	ldr	r6, [pc, #92]	; (4018ac <main+0x124>)
  40184e:	463a      	mov	r2, r7
  401850:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401854:	4628      	mov	r0, r5
  401856:	47b0      	blx	r6
  401858:	2800      	cmp	r0, #0
  40185a:	d1d8      	bne.n	40180e <main+0x86>
            for (unsigned int i = 0; i < hertz/25; i++) {
  40185c:	3c01      	subs	r4, #1
  40185e:	d1f6      	bne.n	40184e <main+0xc6>
  401860:	e7dc      	b.n	40181c <main+0x94>
        } else {
            pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401862:	2002      	movs	r0, #2
  401864:	4b15      	ldr	r3, [pc, #84]	; (4018bc <main+0x134>)
  401866:	4798      	blx	r3
  401868:	e7e6      	b.n	401838 <main+0xb0>
  40186a:	bf00      	nop
  40186c:	00400901 	.word	0x00400901
  401870:	00400891 	.word	0x00400891
  401874:	400e1850 	.word	0x400e1850
  401878:	00400571 	.word	0x00400571
  40187c:	004014a5 	.word	0x004014a5
  401880:	00401b8d 	.word	0x00401b8d
  401884:	00406cdc 	.word	0x00406cdc
  401888:	004024f5 	.word	0x004024f5
  40188c:	2040000c 	.word	0x2040000c
  401890:	004004d9 	.word	0x004004d9
  401894:	00406cd8 	.word	0x00406cd8
  401898:	400e1200 	.word	0x400e1200
  40189c:	00400a5b 	.word	0x00400a5b
  4018a0:	00401659 	.word	0x00401659
  4018a4:	400e1400 	.word	0x400e1400
  4018a8:	20400020 	.word	0x20400020
  4018ac:	00400a63 	.word	0x00400a63
  4018b0:	004014e1 	.word	0x004014e1
  4018b4:	20400c78 	.word	0x20400c78
  4018b8:	00b71b00 	.word	0x00b71b00
  4018bc:	00400f25 	.word	0x00400f25
  4018c0:	20400c7c 	.word	0x20400c7c

004018c4 <__aeabi_drsub>:
  4018c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4018c8:	e002      	b.n	4018d0 <__adddf3>
  4018ca:	bf00      	nop

004018cc <__aeabi_dsub>:
  4018cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004018d0 <__adddf3>:
  4018d0:	b530      	push	{r4, r5, lr}
  4018d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4018d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4018da:	ea94 0f05 	teq	r4, r5
  4018de:	bf08      	it	eq
  4018e0:	ea90 0f02 	teqeq	r0, r2
  4018e4:	bf1f      	itttt	ne
  4018e6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4018ea:	ea55 0c02 	orrsne.w	ip, r5, r2
  4018ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4018f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4018f6:	f000 80e2 	beq.w	401abe <__adddf3+0x1ee>
  4018fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4018fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401902:	bfb8      	it	lt
  401904:	426d      	neglt	r5, r5
  401906:	dd0c      	ble.n	401922 <__adddf3+0x52>
  401908:	442c      	add	r4, r5
  40190a:	ea80 0202 	eor.w	r2, r0, r2
  40190e:	ea81 0303 	eor.w	r3, r1, r3
  401912:	ea82 0000 	eor.w	r0, r2, r0
  401916:	ea83 0101 	eor.w	r1, r3, r1
  40191a:	ea80 0202 	eor.w	r2, r0, r2
  40191e:	ea81 0303 	eor.w	r3, r1, r3
  401922:	2d36      	cmp	r5, #54	; 0x36
  401924:	bf88      	it	hi
  401926:	bd30      	pophi	{r4, r5, pc}
  401928:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40192c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401930:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401934:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401938:	d002      	beq.n	401940 <__adddf3+0x70>
  40193a:	4240      	negs	r0, r0
  40193c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401940:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401944:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401948:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40194c:	d002      	beq.n	401954 <__adddf3+0x84>
  40194e:	4252      	negs	r2, r2
  401950:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401954:	ea94 0f05 	teq	r4, r5
  401958:	f000 80a7 	beq.w	401aaa <__adddf3+0x1da>
  40195c:	f1a4 0401 	sub.w	r4, r4, #1
  401960:	f1d5 0e20 	rsbs	lr, r5, #32
  401964:	db0d      	blt.n	401982 <__adddf3+0xb2>
  401966:	fa02 fc0e 	lsl.w	ip, r2, lr
  40196a:	fa22 f205 	lsr.w	r2, r2, r5
  40196e:	1880      	adds	r0, r0, r2
  401970:	f141 0100 	adc.w	r1, r1, #0
  401974:	fa03 f20e 	lsl.w	r2, r3, lr
  401978:	1880      	adds	r0, r0, r2
  40197a:	fa43 f305 	asr.w	r3, r3, r5
  40197e:	4159      	adcs	r1, r3
  401980:	e00e      	b.n	4019a0 <__adddf3+0xd0>
  401982:	f1a5 0520 	sub.w	r5, r5, #32
  401986:	f10e 0e20 	add.w	lr, lr, #32
  40198a:	2a01      	cmp	r2, #1
  40198c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401990:	bf28      	it	cs
  401992:	f04c 0c02 	orrcs.w	ip, ip, #2
  401996:	fa43 f305 	asr.w	r3, r3, r5
  40199a:	18c0      	adds	r0, r0, r3
  40199c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4019a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4019a4:	d507      	bpl.n	4019b6 <__adddf3+0xe6>
  4019a6:	f04f 0e00 	mov.w	lr, #0
  4019aa:	f1dc 0c00 	rsbs	ip, ip, #0
  4019ae:	eb7e 0000 	sbcs.w	r0, lr, r0
  4019b2:	eb6e 0101 	sbc.w	r1, lr, r1
  4019b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4019ba:	d31b      	bcc.n	4019f4 <__adddf3+0x124>
  4019bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4019c0:	d30c      	bcc.n	4019dc <__adddf3+0x10c>
  4019c2:	0849      	lsrs	r1, r1, #1
  4019c4:	ea5f 0030 	movs.w	r0, r0, rrx
  4019c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4019cc:	f104 0401 	add.w	r4, r4, #1
  4019d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4019d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4019d8:	f080 809a 	bcs.w	401b10 <__adddf3+0x240>
  4019dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4019e0:	bf08      	it	eq
  4019e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4019e6:	f150 0000 	adcs.w	r0, r0, #0
  4019ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4019ee:	ea41 0105 	orr.w	r1, r1, r5
  4019f2:	bd30      	pop	{r4, r5, pc}
  4019f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4019f8:	4140      	adcs	r0, r0
  4019fa:	eb41 0101 	adc.w	r1, r1, r1
  4019fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401a02:	f1a4 0401 	sub.w	r4, r4, #1
  401a06:	d1e9      	bne.n	4019dc <__adddf3+0x10c>
  401a08:	f091 0f00 	teq	r1, #0
  401a0c:	bf04      	itt	eq
  401a0e:	4601      	moveq	r1, r0
  401a10:	2000      	moveq	r0, #0
  401a12:	fab1 f381 	clz	r3, r1
  401a16:	bf08      	it	eq
  401a18:	3320      	addeq	r3, #32
  401a1a:	f1a3 030b 	sub.w	r3, r3, #11
  401a1e:	f1b3 0220 	subs.w	r2, r3, #32
  401a22:	da0c      	bge.n	401a3e <__adddf3+0x16e>
  401a24:	320c      	adds	r2, #12
  401a26:	dd08      	ble.n	401a3a <__adddf3+0x16a>
  401a28:	f102 0c14 	add.w	ip, r2, #20
  401a2c:	f1c2 020c 	rsb	r2, r2, #12
  401a30:	fa01 f00c 	lsl.w	r0, r1, ip
  401a34:	fa21 f102 	lsr.w	r1, r1, r2
  401a38:	e00c      	b.n	401a54 <__adddf3+0x184>
  401a3a:	f102 0214 	add.w	r2, r2, #20
  401a3e:	bfd8      	it	le
  401a40:	f1c2 0c20 	rsble	ip, r2, #32
  401a44:	fa01 f102 	lsl.w	r1, r1, r2
  401a48:	fa20 fc0c 	lsr.w	ip, r0, ip
  401a4c:	bfdc      	itt	le
  401a4e:	ea41 010c 	orrle.w	r1, r1, ip
  401a52:	4090      	lslle	r0, r2
  401a54:	1ae4      	subs	r4, r4, r3
  401a56:	bfa2      	ittt	ge
  401a58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401a5c:	4329      	orrge	r1, r5
  401a5e:	bd30      	popge	{r4, r5, pc}
  401a60:	ea6f 0404 	mvn.w	r4, r4
  401a64:	3c1f      	subs	r4, #31
  401a66:	da1c      	bge.n	401aa2 <__adddf3+0x1d2>
  401a68:	340c      	adds	r4, #12
  401a6a:	dc0e      	bgt.n	401a8a <__adddf3+0x1ba>
  401a6c:	f104 0414 	add.w	r4, r4, #20
  401a70:	f1c4 0220 	rsb	r2, r4, #32
  401a74:	fa20 f004 	lsr.w	r0, r0, r4
  401a78:	fa01 f302 	lsl.w	r3, r1, r2
  401a7c:	ea40 0003 	orr.w	r0, r0, r3
  401a80:	fa21 f304 	lsr.w	r3, r1, r4
  401a84:	ea45 0103 	orr.w	r1, r5, r3
  401a88:	bd30      	pop	{r4, r5, pc}
  401a8a:	f1c4 040c 	rsb	r4, r4, #12
  401a8e:	f1c4 0220 	rsb	r2, r4, #32
  401a92:	fa20 f002 	lsr.w	r0, r0, r2
  401a96:	fa01 f304 	lsl.w	r3, r1, r4
  401a9a:	ea40 0003 	orr.w	r0, r0, r3
  401a9e:	4629      	mov	r1, r5
  401aa0:	bd30      	pop	{r4, r5, pc}
  401aa2:	fa21 f004 	lsr.w	r0, r1, r4
  401aa6:	4629      	mov	r1, r5
  401aa8:	bd30      	pop	{r4, r5, pc}
  401aaa:	f094 0f00 	teq	r4, #0
  401aae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401ab2:	bf06      	itte	eq
  401ab4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401ab8:	3401      	addeq	r4, #1
  401aba:	3d01      	subne	r5, #1
  401abc:	e74e      	b.n	40195c <__adddf3+0x8c>
  401abe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401ac2:	bf18      	it	ne
  401ac4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ac8:	d029      	beq.n	401b1e <__adddf3+0x24e>
  401aca:	ea94 0f05 	teq	r4, r5
  401ace:	bf08      	it	eq
  401ad0:	ea90 0f02 	teqeq	r0, r2
  401ad4:	d005      	beq.n	401ae2 <__adddf3+0x212>
  401ad6:	ea54 0c00 	orrs.w	ip, r4, r0
  401ada:	bf04      	itt	eq
  401adc:	4619      	moveq	r1, r3
  401ade:	4610      	moveq	r0, r2
  401ae0:	bd30      	pop	{r4, r5, pc}
  401ae2:	ea91 0f03 	teq	r1, r3
  401ae6:	bf1e      	ittt	ne
  401ae8:	2100      	movne	r1, #0
  401aea:	2000      	movne	r0, #0
  401aec:	bd30      	popne	{r4, r5, pc}
  401aee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401af2:	d105      	bne.n	401b00 <__adddf3+0x230>
  401af4:	0040      	lsls	r0, r0, #1
  401af6:	4149      	adcs	r1, r1
  401af8:	bf28      	it	cs
  401afa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401afe:	bd30      	pop	{r4, r5, pc}
  401b00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401b04:	bf3c      	itt	cc
  401b06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401b0a:	bd30      	popcc	{r4, r5, pc}
  401b0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401b14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401b18:	f04f 0000 	mov.w	r0, #0
  401b1c:	bd30      	pop	{r4, r5, pc}
  401b1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401b22:	bf1a      	itte	ne
  401b24:	4619      	movne	r1, r3
  401b26:	4610      	movne	r0, r2
  401b28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401b2c:	bf1c      	itt	ne
  401b2e:	460b      	movne	r3, r1
  401b30:	4602      	movne	r2, r0
  401b32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b36:	bf06      	itte	eq
  401b38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401b3c:	ea91 0f03 	teqeq	r1, r3
  401b40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401b44:	bd30      	pop	{r4, r5, pc}
  401b46:	bf00      	nop

00401b48 <__aeabi_ui2d>:
  401b48:	f090 0f00 	teq	r0, #0
  401b4c:	bf04      	itt	eq
  401b4e:	2100      	moveq	r1, #0
  401b50:	4770      	bxeq	lr
  401b52:	b530      	push	{r4, r5, lr}
  401b54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b5c:	f04f 0500 	mov.w	r5, #0
  401b60:	f04f 0100 	mov.w	r1, #0
  401b64:	e750      	b.n	401a08 <__adddf3+0x138>
  401b66:	bf00      	nop

00401b68 <__aeabi_i2d>:
  401b68:	f090 0f00 	teq	r0, #0
  401b6c:	bf04      	itt	eq
  401b6e:	2100      	moveq	r1, #0
  401b70:	4770      	bxeq	lr
  401b72:	b530      	push	{r4, r5, lr}
  401b74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401b80:	bf48      	it	mi
  401b82:	4240      	negmi	r0, r0
  401b84:	f04f 0100 	mov.w	r1, #0
  401b88:	e73e      	b.n	401a08 <__adddf3+0x138>
  401b8a:	bf00      	nop

00401b8c <__aeabi_f2d>:
  401b8c:	0042      	lsls	r2, r0, #1
  401b8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401b92:	ea4f 0131 	mov.w	r1, r1, rrx
  401b96:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401b9a:	bf1f      	itttt	ne
  401b9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401ba0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401ba4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401ba8:	4770      	bxne	lr
  401baa:	f092 0f00 	teq	r2, #0
  401bae:	bf14      	ite	ne
  401bb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401bb4:	4770      	bxeq	lr
  401bb6:	b530      	push	{r4, r5, lr}
  401bb8:	f44f 7460 	mov.w	r4, #896	; 0x380
  401bbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401bc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401bc4:	e720      	b.n	401a08 <__adddf3+0x138>
  401bc6:	bf00      	nop

00401bc8 <__aeabi_ul2d>:
  401bc8:	ea50 0201 	orrs.w	r2, r0, r1
  401bcc:	bf08      	it	eq
  401bce:	4770      	bxeq	lr
  401bd0:	b530      	push	{r4, r5, lr}
  401bd2:	f04f 0500 	mov.w	r5, #0
  401bd6:	e00a      	b.n	401bee <__aeabi_l2d+0x16>

00401bd8 <__aeabi_l2d>:
  401bd8:	ea50 0201 	orrs.w	r2, r0, r1
  401bdc:	bf08      	it	eq
  401bde:	4770      	bxeq	lr
  401be0:	b530      	push	{r4, r5, lr}
  401be2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401be6:	d502      	bpl.n	401bee <__aeabi_l2d+0x16>
  401be8:	4240      	negs	r0, r0
  401bea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401bee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401bf2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401bf6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401bfa:	f43f aedc 	beq.w	4019b6 <__adddf3+0xe6>
  401bfe:	f04f 0203 	mov.w	r2, #3
  401c02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401c06:	bf18      	it	ne
  401c08:	3203      	addne	r2, #3
  401c0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401c0e:	bf18      	it	ne
  401c10:	3203      	addne	r2, #3
  401c12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401c16:	f1c2 0320 	rsb	r3, r2, #32
  401c1a:	fa00 fc03 	lsl.w	ip, r0, r3
  401c1e:	fa20 f002 	lsr.w	r0, r0, r2
  401c22:	fa01 fe03 	lsl.w	lr, r1, r3
  401c26:	ea40 000e 	orr.w	r0, r0, lr
  401c2a:	fa21 f102 	lsr.w	r1, r1, r2
  401c2e:	4414      	add	r4, r2
  401c30:	e6c1      	b.n	4019b6 <__adddf3+0xe6>
  401c32:	bf00      	nop

00401c34 <__aeabi_dmul>:
  401c34:	b570      	push	{r4, r5, r6, lr}
  401c36:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401c3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c42:	bf1d      	ittte	ne
  401c44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c48:	ea94 0f0c 	teqne	r4, ip
  401c4c:	ea95 0f0c 	teqne	r5, ip
  401c50:	f000 f8de 	bleq	401e10 <__aeabi_dmul+0x1dc>
  401c54:	442c      	add	r4, r5
  401c56:	ea81 0603 	eor.w	r6, r1, r3
  401c5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401c5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401c62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401c66:	bf18      	it	ne
  401c68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401c6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401c74:	d038      	beq.n	401ce8 <__aeabi_dmul+0xb4>
  401c76:	fba0 ce02 	umull	ip, lr, r0, r2
  401c7a:	f04f 0500 	mov.w	r5, #0
  401c7e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401c82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401c86:	fbe0 e503 	umlal	lr, r5, r0, r3
  401c8a:	f04f 0600 	mov.w	r6, #0
  401c8e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401c92:	f09c 0f00 	teq	ip, #0
  401c96:	bf18      	it	ne
  401c98:	f04e 0e01 	orrne.w	lr, lr, #1
  401c9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401ca0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401ca4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401ca8:	d204      	bcs.n	401cb4 <__aeabi_dmul+0x80>
  401caa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401cae:	416d      	adcs	r5, r5
  401cb0:	eb46 0606 	adc.w	r6, r6, r6
  401cb4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401cb8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401cbc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401cc0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401cc4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401cc8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401ccc:	bf88      	it	hi
  401cce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401cd2:	d81e      	bhi.n	401d12 <__aeabi_dmul+0xde>
  401cd4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401cd8:	bf08      	it	eq
  401cda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401cde:	f150 0000 	adcs.w	r0, r0, #0
  401ce2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401ce6:	bd70      	pop	{r4, r5, r6, pc}
  401ce8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401cec:	ea46 0101 	orr.w	r1, r6, r1
  401cf0:	ea40 0002 	orr.w	r0, r0, r2
  401cf4:	ea81 0103 	eor.w	r1, r1, r3
  401cf8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401cfc:	bfc2      	ittt	gt
  401cfe:	ebd4 050c 	rsbsgt	r5, r4, ip
  401d02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401d06:	bd70      	popgt	{r4, r5, r6, pc}
  401d08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401d0c:	f04f 0e00 	mov.w	lr, #0
  401d10:	3c01      	subs	r4, #1
  401d12:	f300 80ab 	bgt.w	401e6c <__aeabi_dmul+0x238>
  401d16:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401d1a:	bfde      	ittt	le
  401d1c:	2000      	movle	r0, #0
  401d1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401d22:	bd70      	pople	{r4, r5, r6, pc}
  401d24:	f1c4 0400 	rsb	r4, r4, #0
  401d28:	3c20      	subs	r4, #32
  401d2a:	da35      	bge.n	401d98 <__aeabi_dmul+0x164>
  401d2c:	340c      	adds	r4, #12
  401d2e:	dc1b      	bgt.n	401d68 <__aeabi_dmul+0x134>
  401d30:	f104 0414 	add.w	r4, r4, #20
  401d34:	f1c4 0520 	rsb	r5, r4, #32
  401d38:	fa00 f305 	lsl.w	r3, r0, r5
  401d3c:	fa20 f004 	lsr.w	r0, r0, r4
  401d40:	fa01 f205 	lsl.w	r2, r1, r5
  401d44:	ea40 0002 	orr.w	r0, r0, r2
  401d48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401d4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d54:	fa21 f604 	lsr.w	r6, r1, r4
  401d58:	eb42 0106 	adc.w	r1, r2, r6
  401d5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d60:	bf08      	it	eq
  401d62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d66:	bd70      	pop	{r4, r5, r6, pc}
  401d68:	f1c4 040c 	rsb	r4, r4, #12
  401d6c:	f1c4 0520 	rsb	r5, r4, #32
  401d70:	fa00 f304 	lsl.w	r3, r0, r4
  401d74:	fa20 f005 	lsr.w	r0, r0, r5
  401d78:	fa01 f204 	lsl.w	r2, r1, r4
  401d7c:	ea40 0002 	orr.w	r0, r0, r2
  401d80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d88:	f141 0100 	adc.w	r1, r1, #0
  401d8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d90:	bf08      	it	eq
  401d92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d96:	bd70      	pop	{r4, r5, r6, pc}
  401d98:	f1c4 0520 	rsb	r5, r4, #32
  401d9c:	fa00 f205 	lsl.w	r2, r0, r5
  401da0:	ea4e 0e02 	orr.w	lr, lr, r2
  401da4:	fa20 f304 	lsr.w	r3, r0, r4
  401da8:	fa01 f205 	lsl.w	r2, r1, r5
  401dac:	ea43 0302 	orr.w	r3, r3, r2
  401db0:	fa21 f004 	lsr.w	r0, r1, r4
  401db4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401db8:	fa21 f204 	lsr.w	r2, r1, r4
  401dbc:	ea20 0002 	bic.w	r0, r0, r2
  401dc0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401dc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401dc8:	bf08      	it	eq
  401dca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401dce:	bd70      	pop	{r4, r5, r6, pc}
  401dd0:	f094 0f00 	teq	r4, #0
  401dd4:	d10f      	bne.n	401df6 <__aeabi_dmul+0x1c2>
  401dd6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401dda:	0040      	lsls	r0, r0, #1
  401ddc:	eb41 0101 	adc.w	r1, r1, r1
  401de0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401de4:	bf08      	it	eq
  401de6:	3c01      	subeq	r4, #1
  401de8:	d0f7      	beq.n	401dda <__aeabi_dmul+0x1a6>
  401dea:	ea41 0106 	orr.w	r1, r1, r6
  401dee:	f095 0f00 	teq	r5, #0
  401df2:	bf18      	it	ne
  401df4:	4770      	bxne	lr
  401df6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401dfa:	0052      	lsls	r2, r2, #1
  401dfc:	eb43 0303 	adc.w	r3, r3, r3
  401e00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401e04:	bf08      	it	eq
  401e06:	3d01      	subeq	r5, #1
  401e08:	d0f7      	beq.n	401dfa <__aeabi_dmul+0x1c6>
  401e0a:	ea43 0306 	orr.w	r3, r3, r6
  401e0e:	4770      	bx	lr
  401e10:	ea94 0f0c 	teq	r4, ip
  401e14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401e18:	bf18      	it	ne
  401e1a:	ea95 0f0c 	teqne	r5, ip
  401e1e:	d00c      	beq.n	401e3a <__aeabi_dmul+0x206>
  401e20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e24:	bf18      	it	ne
  401e26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e2a:	d1d1      	bne.n	401dd0 <__aeabi_dmul+0x19c>
  401e2c:	ea81 0103 	eor.w	r1, r1, r3
  401e30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e34:	f04f 0000 	mov.w	r0, #0
  401e38:	bd70      	pop	{r4, r5, r6, pc}
  401e3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e3e:	bf06      	itte	eq
  401e40:	4610      	moveq	r0, r2
  401e42:	4619      	moveq	r1, r3
  401e44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e48:	d019      	beq.n	401e7e <__aeabi_dmul+0x24a>
  401e4a:	ea94 0f0c 	teq	r4, ip
  401e4e:	d102      	bne.n	401e56 <__aeabi_dmul+0x222>
  401e50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401e54:	d113      	bne.n	401e7e <__aeabi_dmul+0x24a>
  401e56:	ea95 0f0c 	teq	r5, ip
  401e5a:	d105      	bne.n	401e68 <__aeabi_dmul+0x234>
  401e5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401e60:	bf1c      	itt	ne
  401e62:	4610      	movne	r0, r2
  401e64:	4619      	movne	r1, r3
  401e66:	d10a      	bne.n	401e7e <__aeabi_dmul+0x24a>
  401e68:	ea81 0103 	eor.w	r1, r1, r3
  401e6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401e78:	f04f 0000 	mov.w	r0, #0
  401e7c:	bd70      	pop	{r4, r5, r6, pc}
  401e7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401e86:	bd70      	pop	{r4, r5, r6, pc}

00401e88 <__aeabi_ddiv>:
  401e88:	b570      	push	{r4, r5, r6, lr}
  401e8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e96:	bf1d      	ittte	ne
  401e98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e9c:	ea94 0f0c 	teqne	r4, ip
  401ea0:	ea95 0f0c 	teqne	r5, ip
  401ea4:	f000 f8a7 	bleq	401ff6 <__aeabi_ddiv+0x16e>
  401ea8:	eba4 0405 	sub.w	r4, r4, r5
  401eac:	ea81 0e03 	eor.w	lr, r1, r3
  401eb0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401eb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401eb8:	f000 8088 	beq.w	401fcc <__aeabi_ddiv+0x144>
  401ebc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ec0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401ec4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401ec8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401ecc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401ed0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401ed4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401ed8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401edc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401ee0:	429d      	cmp	r5, r3
  401ee2:	bf08      	it	eq
  401ee4:	4296      	cmpeq	r6, r2
  401ee6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401eea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401eee:	d202      	bcs.n	401ef6 <__aeabi_ddiv+0x6e>
  401ef0:	085b      	lsrs	r3, r3, #1
  401ef2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ef6:	1ab6      	subs	r6, r6, r2
  401ef8:	eb65 0503 	sbc.w	r5, r5, r3
  401efc:	085b      	lsrs	r3, r3, #1
  401efe:	ea4f 0232 	mov.w	r2, r2, rrx
  401f02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401f06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401f0a:	ebb6 0e02 	subs.w	lr, r6, r2
  401f0e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f12:	bf22      	ittt	cs
  401f14:	1ab6      	subcs	r6, r6, r2
  401f16:	4675      	movcs	r5, lr
  401f18:	ea40 000c 	orrcs.w	r0, r0, ip
  401f1c:	085b      	lsrs	r3, r3, #1
  401f1e:	ea4f 0232 	mov.w	r2, r2, rrx
  401f22:	ebb6 0e02 	subs.w	lr, r6, r2
  401f26:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f2a:	bf22      	ittt	cs
  401f2c:	1ab6      	subcs	r6, r6, r2
  401f2e:	4675      	movcs	r5, lr
  401f30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401f34:	085b      	lsrs	r3, r3, #1
  401f36:	ea4f 0232 	mov.w	r2, r2, rrx
  401f3a:	ebb6 0e02 	subs.w	lr, r6, r2
  401f3e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f42:	bf22      	ittt	cs
  401f44:	1ab6      	subcs	r6, r6, r2
  401f46:	4675      	movcs	r5, lr
  401f48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401f4c:	085b      	lsrs	r3, r3, #1
  401f4e:	ea4f 0232 	mov.w	r2, r2, rrx
  401f52:	ebb6 0e02 	subs.w	lr, r6, r2
  401f56:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f5a:	bf22      	ittt	cs
  401f5c:	1ab6      	subcs	r6, r6, r2
  401f5e:	4675      	movcs	r5, lr
  401f60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401f64:	ea55 0e06 	orrs.w	lr, r5, r6
  401f68:	d018      	beq.n	401f9c <__aeabi_ddiv+0x114>
  401f6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401f6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401f72:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401f76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401f7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401f7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401f82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401f86:	d1c0      	bne.n	401f0a <__aeabi_ddiv+0x82>
  401f88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f8c:	d10b      	bne.n	401fa6 <__aeabi_ddiv+0x11e>
  401f8e:	ea41 0100 	orr.w	r1, r1, r0
  401f92:	f04f 0000 	mov.w	r0, #0
  401f96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401f9a:	e7b6      	b.n	401f0a <__aeabi_ddiv+0x82>
  401f9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fa0:	bf04      	itt	eq
  401fa2:	4301      	orreq	r1, r0
  401fa4:	2000      	moveq	r0, #0
  401fa6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401faa:	bf88      	it	hi
  401fac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401fb0:	f63f aeaf 	bhi.w	401d12 <__aeabi_dmul+0xde>
  401fb4:	ebb5 0c03 	subs.w	ip, r5, r3
  401fb8:	bf04      	itt	eq
  401fba:	ebb6 0c02 	subseq.w	ip, r6, r2
  401fbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401fc2:	f150 0000 	adcs.w	r0, r0, #0
  401fc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401fca:	bd70      	pop	{r4, r5, r6, pc}
  401fcc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401fd0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401fd4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401fd8:	bfc2      	ittt	gt
  401fda:	ebd4 050c 	rsbsgt	r5, r4, ip
  401fde:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401fe2:	bd70      	popgt	{r4, r5, r6, pc}
  401fe4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401fe8:	f04f 0e00 	mov.w	lr, #0
  401fec:	3c01      	subs	r4, #1
  401fee:	e690      	b.n	401d12 <__aeabi_dmul+0xde>
  401ff0:	ea45 0e06 	orr.w	lr, r5, r6
  401ff4:	e68d      	b.n	401d12 <__aeabi_dmul+0xde>
  401ff6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401ffa:	ea94 0f0c 	teq	r4, ip
  401ffe:	bf08      	it	eq
  402000:	ea95 0f0c 	teqeq	r5, ip
  402004:	f43f af3b 	beq.w	401e7e <__aeabi_dmul+0x24a>
  402008:	ea94 0f0c 	teq	r4, ip
  40200c:	d10a      	bne.n	402024 <__aeabi_ddiv+0x19c>
  40200e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402012:	f47f af34 	bne.w	401e7e <__aeabi_dmul+0x24a>
  402016:	ea95 0f0c 	teq	r5, ip
  40201a:	f47f af25 	bne.w	401e68 <__aeabi_dmul+0x234>
  40201e:	4610      	mov	r0, r2
  402020:	4619      	mov	r1, r3
  402022:	e72c      	b.n	401e7e <__aeabi_dmul+0x24a>
  402024:	ea95 0f0c 	teq	r5, ip
  402028:	d106      	bne.n	402038 <__aeabi_ddiv+0x1b0>
  40202a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40202e:	f43f aefd 	beq.w	401e2c <__aeabi_dmul+0x1f8>
  402032:	4610      	mov	r0, r2
  402034:	4619      	mov	r1, r3
  402036:	e722      	b.n	401e7e <__aeabi_dmul+0x24a>
  402038:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40203c:	bf18      	it	ne
  40203e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402042:	f47f aec5 	bne.w	401dd0 <__aeabi_dmul+0x19c>
  402046:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40204a:	f47f af0d 	bne.w	401e68 <__aeabi_dmul+0x234>
  40204e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402052:	f47f aeeb 	bne.w	401e2c <__aeabi_dmul+0x1f8>
  402056:	e712      	b.n	401e7e <__aeabi_dmul+0x24a>

00402058 <__aeabi_d2f>:
  402058:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40205c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402060:	bf24      	itt	cs
  402062:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402066:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40206a:	d90d      	bls.n	402088 <__aeabi_d2f+0x30>
  40206c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402070:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402074:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402078:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40207c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402080:	bf08      	it	eq
  402082:	f020 0001 	biceq.w	r0, r0, #1
  402086:	4770      	bx	lr
  402088:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40208c:	d121      	bne.n	4020d2 <__aeabi_d2f+0x7a>
  40208e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402092:	bfbc      	itt	lt
  402094:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402098:	4770      	bxlt	lr
  40209a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40209e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4020a2:	f1c2 0218 	rsb	r2, r2, #24
  4020a6:	f1c2 0c20 	rsb	ip, r2, #32
  4020aa:	fa10 f30c 	lsls.w	r3, r0, ip
  4020ae:	fa20 f002 	lsr.w	r0, r0, r2
  4020b2:	bf18      	it	ne
  4020b4:	f040 0001 	orrne.w	r0, r0, #1
  4020b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4020bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4020c0:	fa03 fc0c 	lsl.w	ip, r3, ip
  4020c4:	ea40 000c 	orr.w	r0, r0, ip
  4020c8:	fa23 f302 	lsr.w	r3, r3, r2
  4020cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4020d0:	e7cc      	b.n	40206c <__aeabi_d2f+0x14>
  4020d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4020d6:	d107      	bne.n	4020e8 <__aeabi_d2f+0x90>
  4020d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4020dc:	bf1e      	ittt	ne
  4020de:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4020e2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4020e6:	4770      	bxne	lr
  4020e8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4020ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4020f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4020f4:	4770      	bx	lr
  4020f6:	bf00      	nop

004020f8 <__aeabi_uldivmod>:
  4020f8:	b953      	cbnz	r3, 402110 <__aeabi_uldivmod+0x18>
  4020fa:	b94a      	cbnz	r2, 402110 <__aeabi_uldivmod+0x18>
  4020fc:	2900      	cmp	r1, #0
  4020fe:	bf08      	it	eq
  402100:	2800      	cmpeq	r0, #0
  402102:	bf1c      	itt	ne
  402104:	f04f 31ff 	movne.w	r1, #4294967295
  402108:	f04f 30ff 	movne.w	r0, #4294967295
  40210c:	f000 b97a 	b.w	402404 <__aeabi_idiv0>
  402110:	f1ad 0c08 	sub.w	ip, sp, #8
  402114:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402118:	f000 f806 	bl	402128 <__udivmoddi4>
  40211c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402120:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402124:	b004      	add	sp, #16
  402126:	4770      	bx	lr

00402128 <__udivmoddi4>:
  402128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40212c:	468c      	mov	ip, r1
  40212e:	460d      	mov	r5, r1
  402130:	4604      	mov	r4, r0
  402132:	9e08      	ldr	r6, [sp, #32]
  402134:	2b00      	cmp	r3, #0
  402136:	d151      	bne.n	4021dc <__udivmoddi4+0xb4>
  402138:	428a      	cmp	r2, r1
  40213a:	4617      	mov	r7, r2
  40213c:	d96d      	bls.n	40221a <__udivmoddi4+0xf2>
  40213e:	fab2 fe82 	clz	lr, r2
  402142:	f1be 0f00 	cmp.w	lr, #0
  402146:	d00b      	beq.n	402160 <__udivmoddi4+0x38>
  402148:	f1ce 0c20 	rsb	ip, lr, #32
  40214c:	fa01 f50e 	lsl.w	r5, r1, lr
  402150:	fa20 fc0c 	lsr.w	ip, r0, ip
  402154:	fa02 f70e 	lsl.w	r7, r2, lr
  402158:	ea4c 0c05 	orr.w	ip, ip, r5
  40215c:	fa00 f40e 	lsl.w	r4, r0, lr
  402160:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402164:	0c25      	lsrs	r5, r4, #16
  402166:	fbbc f8fa 	udiv	r8, ip, sl
  40216a:	fa1f f987 	uxth.w	r9, r7
  40216e:	fb0a cc18 	mls	ip, sl, r8, ip
  402172:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402176:	fb08 f309 	mul.w	r3, r8, r9
  40217a:	42ab      	cmp	r3, r5
  40217c:	d90a      	bls.n	402194 <__udivmoddi4+0x6c>
  40217e:	19ed      	adds	r5, r5, r7
  402180:	f108 32ff 	add.w	r2, r8, #4294967295
  402184:	f080 8123 	bcs.w	4023ce <__udivmoddi4+0x2a6>
  402188:	42ab      	cmp	r3, r5
  40218a:	f240 8120 	bls.w	4023ce <__udivmoddi4+0x2a6>
  40218e:	f1a8 0802 	sub.w	r8, r8, #2
  402192:	443d      	add	r5, r7
  402194:	1aed      	subs	r5, r5, r3
  402196:	b2a4      	uxth	r4, r4
  402198:	fbb5 f0fa 	udiv	r0, r5, sl
  40219c:	fb0a 5510 	mls	r5, sl, r0, r5
  4021a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4021a4:	fb00 f909 	mul.w	r9, r0, r9
  4021a8:	45a1      	cmp	r9, r4
  4021aa:	d909      	bls.n	4021c0 <__udivmoddi4+0x98>
  4021ac:	19e4      	adds	r4, r4, r7
  4021ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4021b2:	f080 810a 	bcs.w	4023ca <__udivmoddi4+0x2a2>
  4021b6:	45a1      	cmp	r9, r4
  4021b8:	f240 8107 	bls.w	4023ca <__udivmoddi4+0x2a2>
  4021bc:	3802      	subs	r0, #2
  4021be:	443c      	add	r4, r7
  4021c0:	eba4 0409 	sub.w	r4, r4, r9
  4021c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4021c8:	2100      	movs	r1, #0
  4021ca:	2e00      	cmp	r6, #0
  4021cc:	d061      	beq.n	402292 <__udivmoddi4+0x16a>
  4021ce:	fa24 f40e 	lsr.w	r4, r4, lr
  4021d2:	2300      	movs	r3, #0
  4021d4:	6034      	str	r4, [r6, #0]
  4021d6:	6073      	str	r3, [r6, #4]
  4021d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021dc:	428b      	cmp	r3, r1
  4021de:	d907      	bls.n	4021f0 <__udivmoddi4+0xc8>
  4021e0:	2e00      	cmp	r6, #0
  4021e2:	d054      	beq.n	40228e <__udivmoddi4+0x166>
  4021e4:	2100      	movs	r1, #0
  4021e6:	e886 0021 	stmia.w	r6, {r0, r5}
  4021ea:	4608      	mov	r0, r1
  4021ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021f0:	fab3 f183 	clz	r1, r3
  4021f4:	2900      	cmp	r1, #0
  4021f6:	f040 808e 	bne.w	402316 <__udivmoddi4+0x1ee>
  4021fa:	42ab      	cmp	r3, r5
  4021fc:	d302      	bcc.n	402204 <__udivmoddi4+0xdc>
  4021fe:	4282      	cmp	r2, r0
  402200:	f200 80fa 	bhi.w	4023f8 <__udivmoddi4+0x2d0>
  402204:	1a84      	subs	r4, r0, r2
  402206:	eb65 0503 	sbc.w	r5, r5, r3
  40220a:	2001      	movs	r0, #1
  40220c:	46ac      	mov	ip, r5
  40220e:	2e00      	cmp	r6, #0
  402210:	d03f      	beq.n	402292 <__udivmoddi4+0x16a>
  402212:	e886 1010 	stmia.w	r6, {r4, ip}
  402216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40221a:	b912      	cbnz	r2, 402222 <__udivmoddi4+0xfa>
  40221c:	2701      	movs	r7, #1
  40221e:	fbb7 f7f2 	udiv	r7, r7, r2
  402222:	fab7 fe87 	clz	lr, r7
  402226:	f1be 0f00 	cmp.w	lr, #0
  40222a:	d134      	bne.n	402296 <__udivmoddi4+0x16e>
  40222c:	1beb      	subs	r3, r5, r7
  40222e:	0c3a      	lsrs	r2, r7, #16
  402230:	fa1f fc87 	uxth.w	ip, r7
  402234:	2101      	movs	r1, #1
  402236:	fbb3 f8f2 	udiv	r8, r3, r2
  40223a:	0c25      	lsrs	r5, r4, #16
  40223c:	fb02 3318 	mls	r3, r2, r8, r3
  402240:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402244:	fb0c f308 	mul.w	r3, ip, r8
  402248:	42ab      	cmp	r3, r5
  40224a:	d907      	bls.n	40225c <__udivmoddi4+0x134>
  40224c:	19ed      	adds	r5, r5, r7
  40224e:	f108 30ff 	add.w	r0, r8, #4294967295
  402252:	d202      	bcs.n	40225a <__udivmoddi4+0x132>
  402254:	42ab      	cmp	r3, r5
  402256:	f200 80d1 	bhi.w	4023fc <__udivmoddi4+0x2d4>
  40225a:	4680      	mov	r8, r0
  40225c:	1aed      	subs	r5, r5, r3
  40225e:	b2a3      	uxth	r3, r4
  402260:	fbb5 f0f2 	udiv	r0, r5, r2
  402264:	fb02 5510 	mls	r5, r2, r0, r5
  402268:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40226c:	fb0c fc00 	mul.w	ip, ip, r0
  402270:	45a4      	cmp	ip, r4
  402272:	d907      	bls.n	402284 <__udivmoddi4+0x15c>
  402274:	19e4      	adds	r4, r4, r7
  402276:	f100 33ff 	add.w	r3, r0, #4294967295
  40227a:	d202      	bcs.n	402282 <__udivmoddi4+0x15a>
  40227c:	45a4      	cmp	ip, r4
  40227e:	f200 80b8 	bhi.w	4023f2 <__udivmoddi4+0x2ca>
  402282:	4618      	mov	r0, r3
  402284:	eba4 040c 	sub.w	r4, r4, ip
  402288:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40228c:	e79d      	b.n	4021ca <__udivmoddi4+0xa2>
  40228e:	4631      	mov	r1, r6
  402290:	4630      	mov	r0, r6
  402292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402296:	f1ce 0420 	rsb	r4, lr, #32
  40229a:	fa05 f30e 	lsl.w	r3, r5, lr
  40229e:	fa07 f70e 	lsl.w	r7, r7, lr
  4022a2:	fa20 f804 	lsr.w	r8, r0, r4
  4022a6:	0c3a      	lsrs	r2, r7, #16
  4022a8:	fa25 f404 	lsr.w	r4, r5, r4
  4022ac:	ea48 0803 	orr.w	r8, r8, r3
  4022b0:	fbb4 f1f2 	udiv	r1, r4, r2
  4022b4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4022b8:	fb02 4411 	mls	r4, r2, r1, r4
  4022bc:	fa1f fc87 	uxth.w	ip, r7
  4022c0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4022c4:	fb01 f30c 	mul.w	r3, r1, ip
  4022c8:	42ab      	cmp	r3, r5
  4022ca:	fa00 f40e 	lsl.w	r4, r0, lr
  4022ce:	d909      	bls.n	4022e4 <__udivmoddi4+0x1bc>
  4022d0:	19ed      	adds	r5, r5, r7
  4022d2:	f101 30ff 	add.w	r0, r1, #4294967295
  4022d6:	f080 808a 	bcs.w	4023ee <__udivmoddi4+0x2c6>
  4022da:	42ab      	cmp	r3, r5
  4022dc:	f240 8087 	bls.w	4023ee <__udivmoddi4+0x2c6>
  4022e0:	3902      	subs	r1, #2
  4022e2:	443d      	add	r5, r7
  4022e4:	1aeb      	subs	r3, r5, r3
  4022e6:	fa1f f588 	uxth.w	r5, r8
  4022ea:	fbb3 f0f2 	udiv	r0, r3, r2
  4022ee:	fb02 3310 	mls	r3, r2, r0, r3
  4022f2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4022f6:	fb00 f30c 	mul.w	r3, r0, ip
  4022fa:	42ab      	cmp	r3, r5
  4022fc:	d907      	bls.n	40230e <__udivmoddi4+0x1e6>
  4022fe:	19ed      	adds	r5, r5, r7
  402300:	f100 38ff 	add.w	r8, r0, #4294967295
  402304:	d26f      	bcs.n	4023e6 <__udivmoddi4+0x2be>
  402306:	42ab      	cmp	r3, r5
  402308:	d96d      	bls.n	4023e6 <__udivmoddi4+0x2be>
  40230a:	3802      	subs	r0, #2
  40230c:	443d      	add	r5, r7
  40230e:	1aeb      	subs	r3, r5, r3
  402310:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402314:	e78f      	b.n	402236 <__udivmoddi4+0x10e>
  402316:	f1c1 0720 	rsb	r7, r1, #32
  40231a:	fa22 f807 	lsr.w	r8, r2, r7
  40231e:	408b      	lsls	r3, r1
  402320:	fa05 f401 	lsl.w	r4, r5, r1
  402324:	ea48 0303 	orr.w	r3, r8, r3
  402328:	fa20 fe07 	lsr.w	lr, r0, r7
  40232c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402330:	40fd      	lsrs	r5, r7
  402332:	ea4e 0e04 	orr.w	lr, lr, r4
  402336:	fbb5 f9fc 	udiv	r9, r5, ip
  40233a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40233e:	fb0c 5519 	mls	r5, ip, r9, r5
  402342:	fa1f f883 	uxth.w	r8, r3
  402346:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40234a:	fb09 f408 	mul.w	r4, r9, r8
  40234e:	42ac      	cmp	r4, r5
  402350:	fa02 f201 	lsl.w	r2, r2, r1
  402354:	fa00 fa01 	lsl.w	sl, r0, r1
  402358:	d908      	bls.n	40236c <__udivmoddi4+0x244>
  40235a:	18ed      	adds	r5, r5, r3
  40235c:	f109 30ff 	add.w	r0, r9, #4294967295
  402360:	d243      	bcs.n	4023ea <__udivmoddi4+0x2c2>
  402362:	42ac      	cmp	r4, r5
  402364:	d941      	bls.n	4023ea <__udivmoddi4+0x2c2>
  402366:	f1a9 0902 	sub.w	r9, r9, #2
  40236a:	441d      	add	r5, r3
  40236c:	1b2d      	subs	r5, r5, r4
  40236e:	fa1f fe8e 	uxth.w	lr, lr
  402372:	fbb5 f0fc 	udiv	r0, r5, ip
  402376:	fb0c 5510 	mls	r5, ip, r0, r5
  40237a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40237e:	fb00 f808 	mul.w	r8, r0, r8
  402382:	45a0      	cmp	r8, r4
  402384:	d907      	bls.n	402396 <__udivmoddi4+0x26e>
  402386:	18e4      	adds	r4, r4, r3
  402388:	f100 35ff 	add.w	r5, r0, #4294967295
  40238c:	d229      	bcs.n	4023e2 <__udivmoddi4+0x2ba>
  40238e:	45a0      	cmp	r8, r4
  402390:	d927      	bls.n	4023e2 <__udivmoddi4+0x2ba>
  402392:	3802      	subs	r0, #2
  402394:	441c      	add	r4, r3
  402396:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40239a:	eba4 0408 	sub.w	r4, r4, r8
  40239e:	fba0 8902 	umull	r8, r9, r0, r2
  4023a2:	454c      	cmp	r4, r9
  4023a4:	46c6      	mov	lr, r8
  4023a6:	464d      	mov	r5, r9
  4023a8:	d315      	bcc.n	4023d6 <__udivmoddi4+0x2ae>
  4023aa:	d012      	beq.n	4023d2 <__udivmoddi4+0x2aa>
  4023ac:	b156      	cbz	r6, 4023c4 <__udivmoddi4+0x29c>
  4023ae:	ebba 030e 	subs.w	r3, sl, lr
  4023b2:	eb64 0405 	sbc.w	r4, r4, r5
  4023b6:	fa04 f707 	lsl.w	r7, r4, r7
  4023ba:	40cb      	lsrs	r3, r1
  4023bc:	431f      	orrs	r7, r3
  4023be:	40cc      	lsrs	r4, r1
  4023c0:	6037      	str	r7, [r6, #0]
  4023c2:	6074      	str	r4, [r6, #4]
  4023c4:	2100      	movs	r1, #0
  4023c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023ca:	4618      	mov	r0, r3
  4023cc:	e6f8      	b.n	4021c0 <__udivmoddi4+0x98>
  4023ce:	4690      	mov	r8, r2
  4023d0:	e6e0      	b.n	402194 <__udivmoddi4+0x6c>
  4023d2:	45c2      	cmp	sl, r8
  4023d4:	d2ea      	bcs.n	4023ac <__udivmoddi4+0x284>
  4023d6:	ebb8 0e02 	subs.w	lr, r8, r2
  4023da:	eb69 0503 	sbc.w	r5, r9, r3
  4023de:	3801      	subs	r0, #1
  4023e0:	e7e4      	b.n	4023ac <__udivmoddi4+0x284>
  4023e2:	4628      	mov	r0, r5
  4023e4:	e7d7      	b.n	402396 <__udivmoddi4+0x26e>
  4023e6:	4640      	mov	r0, r8
  4023e8:	e791      	b.n	40230e <__udivmoddi4+0x1e6>
  4023ea:	4681      	mov	r9, r0
  4023ec:	e7be      	b.n	40236c <__udivmoddi4+0x244>
  4023ee:	4601      	mov	r1, r0
  4023f0:	e778      	b.n	4022e4 <__udivmoddi4+0x1bc>
  4023f2:	3802      	subs	r0, #2
  4023f4:	443c      	add	r4, r7
  4023f6:	e745      	b.n	402284 <__udivmoddi4+0x15c>
  4023f8:	4608      	mov	r0, r1
  4023fa:	e708      	b.n	40220e <__udivmoddi4+0xe6>
  4023fc:	f1a8 0802 	sub.w	r8, r8, #2
  402400:	443d      	add	r5, r7
  402402:	e72b      	b.n	40225c <__udivmoddi4+0x134>

00402404 <__aeabi_idiv0>:
  402404:	4770      	bx	lr
  402406:	bf00      	nop

00402408 <__libc_init_array>:
  402408:	b570      	push	{r4, r5, r6, lr}
  40240a:	4e0f      	ldr	r6, [pc, #60]	; (402448 <__libc_init_array+0x40>)
  40240c:	4d0f      	ldr	r5, [pc, #60]	; (40244c <__libc_init_array+0x44>)
  40240e:	1b76      	subs	r6, r6, r5
  402410:	10b6      	asrs	r6, r6, #2
  402412:	bf18      	it	ne
  402414:	2400      	movne	r4, #0
  402416:	d005      	beq.n	402424 <__libc_init_array+0x1c>
  402418:	3401      	adds	r4, #1
  40241a:	f855 3b04 	ldr.w	r3, [r5], #4
  40241e:	4798      	blx	r3
  402420:	42a6      	cmp	r6, r4
  402422:	d1f9      	bne.n	402418 <__libc_init_array+0x10>
  402424:	4e0a      	ldr	r6, [pc, #40]	; (402450 <__libc_init_array+0x48>)
  402426:	4d0b      	ldr	r5, [pc, #44]	; (402454 <__libc_init_array+0x4c>)
  402428:	1b76      	subs	r6, r6, r5
  40242a:	f004 fda1 	bl	406f70 <_init>
  40242e:	10b6      	asrs	r6, r6, #2
  402430:	bf18      	it	ne
  402432:	2400      	movne	r4, #0
  402434:	d006      	beq.n	402444 <__libc_init_array+0x3c>
  402436:	3401      	adds	r4, #1
  402438:	f855 3b04 	ldr.w	r3, [r5], #4
  40243c:	4798      	blx	r3
  40243e:	42a6      	cmp	r6, r4
  402440:	d1f9      	bne.n	402436 <__libc_init_array+0x2e>
  402442:	bd70      	pop	{r4, r5, r6, pc}
  402444:	bd70      	pop	{r4, r5, r6, pc}
  402446:	bf00      	nop
  402448:	00406f7c 	.word	0x00406f7c
  40244c:	00406f7c 	.word	0x00406f7c
  402450:	00406f84 	.word	0x00406f84
  402454:	00406f7c 	.word	0x00406f7c

00402458 <memset>:
  402458:	b470      	push	{r4, r5, r6}
  40245a:	0786      	lsls	r6, r0, #30
  40245c:	d046      	beq.n	4024ec <memset+0x94>
  40245e:	1e54      	subs	r4, r2, #1
  402460:	2a00      	cmp	r2, #0
  402462:	d041      	beq.n	4024e8 <memset+0x90>
  402464:	b2ca      	uxtb	r2, r1
  402466:	4603      	mov	r3, r0
  402468:	e002      	b.n	402470 <memset+0x18>
  40246a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40246e:	d33b      	bcc.n	4024e8 <memset+0x90>
  402470:	f803 2b01 	strb.w	r2, [r3], #1
  402474:	079d      	lsls	r5, r3, #30
  402476:	d1f8      	bne.n	40246a <memset+0x12>
  402478:	2c03      	cmp	r4, #3
  40247a:	d92e      	bls.n	4024da <memset+0x82>
  40247c:	b2cd      	uxtb	r5, r1
  40247e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402482:	2c0f      	cmp	r4, #15
  402484:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402488:	d919      	bls.n	4024be <memset+0x66>
  40248a:	f103 0210 	add.w	r2, r3, #16
  40248e:	4626      	mov	r6, r4
  402490:	3e10      	subs	r6, #16
  402492:	2e0f      	cmp	r6, #15
  402494:	f842 5c10 	str.w	r5, [r2, #-16]
  402498:	f842 5c0c 	str.w	r5, [r2, #-12]
  40249c:	f842 5c08 	str.w	r5, [r2, #-8]
  4024a0:	f842 5c04 	str.w	r5, [r2, #-4]
  4024a4:	f102 0210 	add.w	r2, r2, #16
  4024a8:	d8f2      	bhi.n	402490 <memset+0x38>
  4024aa:	f1a4 0210 	sub.w	r2, r4, #16
  4024ae:	f022 020f 	bic.w	r2, r2, #15
  4024b2:	f004 040f 	and.w	r4, r4, #15
  4024b6:	3210      	adds	r2, #16
  4024b8:	2c03      	cmp	r4, #3
  4024ba:	4413      	add	r3, r2
  4024bc:	d90d      	bls.n	4024da <memset+0x82>
  4024be:	461e      	mov	r6, r3
  4024c0:	4622      	mov	r2, r4
  4024c2:	3a04      	subs	r2, #4
  4024c4:	2a03      	cmp	r2, #3
  4024c6:	f846 5b04 	str.w	r5, [r6], #4
  4024ca:	d8fa      	bhi.n	4024c2 <memset+0x6a>
  4024cc:	1f22      	subs	r2, r4, #4
  4024ce:	f022 0203 	bic.w	r2, r2, #3
  4024d2:	3204      	adds	r2, #4
  4024d4:	4413      	add	r3, r2
  4024d6:	f004 0403 	and.w	r4, r4, #3
  4024da:	b12c      	cbz	r4, 4024e8 <memset+0x90>
  4024dc:	b2c9      	uxtb	r1, r1
  4024de:	441c      	add	r4, r3
  4024e0:	f803 1b01 	strb.w	r1, [r3], #1
  4024e4:	429c      	cmp	r4, r3
  4024e6:	d1fb      	bne.n	4024e0 <memset+0x88>
  4024e8:	bc70      	pop	{r4, r5, r6}
  4024ea:	4770      	bx	lr
  4024ec:	4614      	mov	r4, r2
  4024ee:	4603      	mov	r3, r0
  4024f0:	e7c2      	b.n	402478 <memset+0x20>
  4024f2:	bf00      	nop

004024f4 <sprintf>:
  4024f4:	b40e      	push	{r1, r2, r3}
  4024f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4024f8:	b09c      	sub	sp, #112	; 0x70
  4024fa:	ab21      	add	r3, sp, #132	; 0x84
  4024fc:	490f      	ldr	r1, [pc, #60]	; (40253c <sprintf+0x48>)
  4024fe:	f853 2b04 	ldr.w	r2, [r3], #4
  402502:	9301      	str	r3, [sp, #4]
  402504:	4605      	mov	r5, r0
  402506:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40250a:	6808      	ldr	r0, [r1, #0]
  40250c:	9502      	str	r5, [sp, #8]
  40250e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402512:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402516:	a902      	add	r1, sp, #8
  402518:	9506      	str	r5, [sp, #24]
  40251a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40251e:	9404      	str	r4, [sp, #16]
  402520:	9407      	str	r4, [sp, #28]
  402522:	f8ad 6016 	strh.w	r6, [sp, #22]
  402526:	f000 f80b 	bl	402540 <_svfprintf_r>
  40252a:	9b02      	ldr	r3, [sp, #8]
  40252c:	2200      	movs	r2, #0
  40252e:	701a      	strb	r2, [r3, #0]
  402530:	b01c      	add	sp, #112	; 0x70
  402532:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402536:	b003      	add	sp, #12
  402538:	4770      	bx	lr
  40253a:	bf00      	nop
  40253c:	20400028 	.word	0x20400028

00402540 <_svfprintf_r>:
  402540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402544:	b0c3      	sub	sp, #268	; 0x10c
  402546:	460c      	mov	r4, r1
  402548:	910b      	str	r1, [sp, #44]	; 0x2c
  40254a:	4692      	mov	sl, r2
  40254c:	930f      	str	r3, [sp, #60]	; 0x3c
  40254e:	900c      	str	r0, [sp, #48]	; 0x30
  402550:	f002 fa0e 	bl	404970 <_localeconv_r>
  402554:	6803      	ldr	r3, [r0, #0]
  402556:	931a      	str	r3, [sp, #104]	; 0x68
  402558:	4618      	mov	r0, r3
  40255a:	f003 f8f1 	bl	405740 <strlen>
  40255e:	89a3      	ldrh	r3, [r4, #12]
  402560:	9019      	str	r0, [sp, #100]	; 0x64
  402562:	0619      	lsls	r1, r3, #24
  402564:	d503      	bpl.n	40256e <_svfprintf_r+0x2e>
  402566:	6923      	ldr	r3, [r4, #16]
  402568:	2b00      	cmp	r3, #0
  40256a:	f001 8003 	beq.w	403574 <_svfprintf_r+0x1034>
  40256e:	2300      	movs	r3, #0
  402570:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402574:	9313      	str	r3, [sp, #76]	; 0x4c
  402576:	9315      	str	r3, [sp, #84]	; 0x54
  402578:	9314      	str	r3, [sp, #80]	; 0x50
  40257a:	9327      	str	r3, [sp, #156]	; 0x9c
  40257c:	9326      	str	r3, [sp, #152]	; 0x98
  40257e:	9318      	str	r3, [sp, #96]	; 0x60
  402580:	931b      	str	r3, [sp, #108]	; 0x6c
  402582:	9309      	str	r3, [sp, #36]	; 0x24
  402584:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402588:	46c8      	mov	r8, r9
  40258a:	9316      	str	r3, [sp, #88]	; 0x58
  40258c:	9317      	str	r3, [sp, #92]	; 0x5c
  40258e:	f89a 3000 	ldrb.w	r3, [sl]
  402592:	4654      	mov	r4, sl
  402594:	b1e3      	cbz	r3, 4025d0 <_svfprintf_r+0x90>
  402596:	2b25      	cmp	r3, #37	; 0x25
  402598:	d102      	bne.n	4025a0 <_svfprintf_r+0x60>
  40259a:	e019      	b.n	4025d0 <_svfprintf_r+0x90>
  40259c:	2b25      	cmp	r3, #37	; 0x25
  40259e:	d003      	beq.n	4025a8 <_svfprintf_r+0x68>
  4025a0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4025a4:	2b00      	cmp	r3, #0
  4025a6:	d1f9      	bne.n	40259c <_svfprintf_r+0x5c>
  4025a8:	eba4 050a 	sub.w	r5, r4, sl
  4025ac:	b185      	cbz	r5, 4025d0 <_svfprintf_r+0x90>
  4025ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025b0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4025b2:	f8c8 a000 	str.w	sl, [r8]
  4025b6:	3301      	adds	r3, #1
  4025b8:	442a      	add	r2, r5
  4025ba:	2b07      	cmp	r3, #7
  4025bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4025c0:	9227      	str	r2, [sp, #156]	; 0x9c
  4025c2:	9326      	str	r3, [sp, #152]	; 0x98
  4025c4:	dc7f      	bgt.n	4026c6 <_svfprintf_r+0x186>
  4025c6:	f108 0808 	add.w	r8, r8, #8
  4025ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025cc:	442b      	add	r3, r5
  4025ce:	9309      	str	r3, [sp, #36]	; 0x24
  4025d0:	7823      	ldrb	r3, [r4, #0]
  4025d2:	2b00      	cmp	r3, #0
  4025d4:	d07f      	beq.n	4026d6 <_svfprintf_r+0x196>
  4025d6:	2300      	movs	r3, #0
  4025d8:	461a      	mov	r2, r3
  4025da:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025de:	4619      	mov	r1, r3
  4025e0:	930d      	str	r3, [sp, #52]	; 0x34
  4025e2:	469b      	mov	fp, r3
  4025e4:	f04f 30ff 	mov.w	r0, #4294967295
  4025e8:	7863      	ldrb	r3, [r4, #1]
  4025ea:	900a      	str	r0, [sp, #40]	; 0x28
  4025ec:	f104 0a01 	add.w	sl, r4, #1
  4025f0:	f10a 0a01 	add.w	sl, sl, #1
  4025f4:	f1a3 0020 	sub.w	r0, r3, #32
  4025f8:	2858      	cmp	r0, #88	; 0x58
  4025fa:	f200 83c1 	bhi.w	402d80 <_svfprintf_r+0x840>
  4025fe:	e8df f010 	tbh	[pc, r0, lsl #1]
  402602:	0238      	.short	0x0238
  402604:	03bf03bf 	.word	0x03bf03bf
  402608:	03bf0240 	.word	0x03bf0240
  40260c:	03bf03bf 	.word	0x03bf03bf
  402610:	03bf03bf 	.word	0x03bf03bf
  402614:	024503bf 	.word	0x024503bf
  402618:	03bf0203 	.word	0x03bf0203
  40261c:	026b005d 	.word	0x026b005d
  402620:	028603bf 	.word	0x028603bf
  402624:	039d039d 	.word	0x039d039d
  402628:	039d039d 	.word	0x039d039d
  40262c:	039d039d 	.word	0x039d039d
  402630:	039d039d 	.word	0x039d039d
  402634:	03bf039d 	.word	0x03bf039d
  402638:	03bf03bf 	.word	0x03bf03bf
  40263c:	03bf03bf 	.word	0x03bf03bf
  402640:	03bf03bf 	.word	0x03bf03bf
  402644:	03bf03bf 	.word	0x03bf03bf
  402648:	033703bf 	.word	0x033703bf
  40264c:	03bf0357 	.word	0x03bf0357
  402650:	03bf0357 	.word	0x03bf0357
  402654:	03bf03bf 	.word	0x03bf03bf
  402658:	039803bf 	.word	0x039803bf
  40265c:	03bf03bf 	.word	0x03bf03bf
  402660:	03bf03ad 	.word	0x03bf03ad
  402664:	03bf03bf 	.word	0x03bf03bf
  402668:	03bf03bf 	.word	0x03bf03bf
  40266c:	03bf0259 	.word	0x03bf0259
  402670:	031e03bf 	.word	0x031e03bf
  402674:	03bf03bf 	.word	0x03bf03bf
  402678:	03bf03bf 	.word	0x03bf03bf
  40267c:	03bf03bf 	.word	0x03bf03bf
  402680:	03bf03bf 	.word	0x03bf03bf
  402684:	03bf03bf 	.word	0x03bf03bf
  402688:	02db02c6 	.word	0x02db02c6
  40268c:	03570357 	.word	0x03570357
  402690:	028b0357 	.word	0x028b0357
  402694:	03bf02db 	.word	0x03bf02db
  402698:	029003bf 	.word	0x029003bf
  40269c:	029d03bf 	.word	0x029d03bf
  4026a0:	02b401cc 	.word	0x02b401cc
  4026a4:	03bf0208 	.word	0x03bf0208
  4026a8:	03bf01e1 	.word	0x03bf01e1
  4026ac:	03bf007e 	.word	0x03bf007e
  4026b0:	020d03bf 	.word	0x020d03bf
  4026b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4026b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4026b8:	4240      	negs	r0, r0
  4026ba:	900d      	str	r0, [sp, #52]	; 0x34
  4026bc:	f04b 0b04 	orr.w	fp, fp, #4
  4026c0:	f89a 3000 	ldrb.w	r3, [sl]
  4026c4:	e794      	b.n	4025f0 <_svfprintf_r+0xb0>
  4026c6:	aa25      	add	r2, sp, #148	; 0x94
  4026c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026cc:	f003 f8a6 	bl	40581c <__ssprint_r>
  4026d0:	b940      	cbnz	r0, 4026e4 <_svfprintf_r+0x1a4>
  4026d2:	46c8      	mov	r8, r9
  4026d4:	e779      	b.n	4025ca <_svfprintf_r+0x8a>
  4026d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4026d8:	b123      	cbz	r3, 4026e4 <_svfprintf_r+0x1a4>
  4026da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026de:	aa25      	add	r2, sp, #148	; 0x94
  4026e0:	f003 f89c 	bl	40581c <__ssprint_r>
  4026e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4026e6:	899b      	ldrh	r3, [r3, #12]
  4026e8:	f013 0f40 	tst.w	r3, #64	; 0x40
  4026ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4026ee:	bf18      	it	ne
  4026f0:	f04f 33ff 	movne.w	r3, #4294967295
  4026f4:	9309      	str	r3, [sp, #36]	; 0x24
  4026f6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4026f8:	b043      	add	sp, #268	; 0x10c
  4026fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026fe:	f01b 0f20 	tst.w	fp, #32
  402702:	9311      	str	r3, [sp, #68]	; 0x44
  402704:	f040 81dd 	bne.w	402ac2 <_svfprintf_r+0x582>
  402708:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40270a:	f01b 0f10 	tst.w	fp, #16
  40270e:	4613      	mov	r3, r2
  402710:	f040 856e 	bne.w	4031f0 <_svfprintf_r+0xcb0>
  402714:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402718:	f000 856a 	beq.w	4031f0 <_svfprintf_r+0xcb0>
  40271c:	8814      	ldrh	r4, [r2, #0]
  40271e:	3204      	adds	r2, #4
  402720:	2500      	movs	r5, #0
  402722:	2301      	movs	r3, #1
  402724:	920f      	str	r2, [sp, #60]	; 0x3c
  402726:	2700      	movs	r7, #0
  402728:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40272c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40272e:	1c4a      	adds	r2, r1, #1
  402730:	f000 8265 	beq.w	402bfe <_svfprintf_r+0x6be>
  402734:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402738:	9207      	str	r2, [sp, #28]
  40273a:	ea54 0205 	orrs.w	r2, r4, r5
  40273e:	f040 8264 	bne.w	402c0a <_svfprintf_r+0x6ca>
  402742:	2900      	cmp	r1, #0
  402744:	f040 843c 	bne.w	402fc0 <_svfprintf_r+0xa80>
  402748:	2b00      	cmp	r3, #0
  40274a:	f040 84d7 	bne.w	4030fc <_svfprintf_r+0xbbc>
  40274e:	f01b 0301 	ands.w	r3, fp, #1
  402752:	930e      	str	r3, [sp, #56]	; 0x38
  402754:	f000 8604 	beq.w	403360 <_svfprintf_r+0xe20>
  402758:	ae42      	add	r6, sp, #264	; 0x108
  40275a:	2330      	movs	r3, #48	; 0x30
  40275c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402762:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402764:	4293      	cmp	r3, r2
  402766:	bfb8      	it	lt
  402768:	4613      	movlt	r3, r2
  40276a:	9308      	str	r3, [sp, #32]
  40276c:	2300      	movs	r3, #0
  40276e:	9312      	str	r3, [sp, #72]	; 0x48
  402770:	b117      	cbz	r7, 402778 <_svfprintf_r+0x238>
  402772:	9b08      	ldr	r3, [sp, #32]
  402774:	3301      	adds	r3, #1
  402776:	9308      	str	r3, [sp, #32]
  402778:	9b07      	ldr	r3, [sp, #28]
  40277a:	f013 0302 	ands.w	r3, r3, #2
  40277e:	9310      	str	r3, [sp, #64]	; 0x40
  402780:	d002      	beq.n	402788 <_svfprintf_r+0x248>
  402782:	9b08      	ldr	r3, [sp, #32]
  402784:	3302      	adds	r3, #2
  402786:	9308      	str	r3, [sp, #32]
  402788:	9b07      	ldr	r3, [sp, #28]
  40278a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40278e:	f040 830e 	bne.w	402dae <_svfprintf_r+0x86e>
  402792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402794:	9a08      	ldr	r2, [sp, #32]
  402796:	eba3 0b02 	sub.w	fp, r3, r2
  40279a:	f1bb 0f00 	cmp.w	fp, #0
  40279e:	f340 8306 	ble.w	402dae <_svfprintf_r+0x86e>
  4027a2:	f1bb 0f10 	cmp.w	fp, #16
  4027a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4027aa:	dd29      	ble.n	402800 <_svfprintf_r+0x2c0>
  4027ac:	4643      	mov	r3, r8
  4027ae:	4621      	mov	r1, r4
  4027b0:	46a8      	mov	r8, r5
  4027b2:	2710      	movs	r7, #16
  4027b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4027b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027b8:	e006      	b.n	4027c8 <_svfprintf_r+0x288>
  4027ba:	f1ab 0b10 	sub.w	fp, fp, #16
  4027be:	f1bb 0f10 	cmp.w	fp, #16
  4027c2:	f103 0308 	add.w	r3, r3, #8
  4027c6:	dd18      	ble.n	4027fa <_svfprintf_r+0x2ba>
  4027c8:	3201      	adds	r2, #1
  4027ca:	48b7      	ldr	r0, [pc, #732]	; (402aa8 <_svfprintf_r+0x568>)
  4027cc:	9226      	str	r2, [sp, #152]	; 0x98
  4027ce:	3110      	adds	r1, #16
  4027d0:	2a07      	cmp	r2, #7
  4027d2:	9127      	str	r1, [sp, #156]	; 0x9c
  4027d4:	e883 0081 	stmia.w	r3, {r0, r7}
  4027d8:	ddef      	ble.n	4027ba <_svfprintf_r+0x27a>
  4027da:	aa25      	add	r2, sp, #148	; 0x94
  4027dc:	4629      	mov	r1, r5
  4027de:	4620      	mov	r0, r4
  4027e0:	f003 f81c 	bl	40581c <__ssprint_r>
  4027e4:	2800      	cmp	r0, #0
  4027e6:	f47f af7d 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4027ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4027ee:	f1bb 0f10 	cmp.w	fp, #16
  4027f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4027f6:	464b      	mov	r3, r9
  4027f8:	dce6      	bgt.n	4027c8 <_svfprintf_r+0x288>
  4027fa:	4645      	mov	r5, r8
  4027fc:	460c      	mov	r4, r1
  4027fe:	4698      	mov	r8, r3
  402800:	3201      	adds	r2, #1
  402802:	4ba9      	ldr	r3, [pc, #676]	; (402aa8 <_svfprintf_r+0x568>)
  402804:	9226      	str	r2, [sp, #152]	; 0x98
  402806:	445c      	add	r4, fp
  402808:	2a07      	cmp	r2, #7
  40280a:	9427      	str	r4, [sp, #156]	; 0x9c
  40280c:	e888 0808 	stmia.w	r8, {r3, fp}
  402810:	f300 8498 	bgt.w	403144 <_svfprintf_r+0xc04>
  402814:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402818:	f108 0808 	add.w	r8, r8, #8
  40281c:	b177      	cbz	r7, 40283c <_svfprintf_r+0x2fc>
  40281e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402820:	3301      	adds	r3, #1
  402822:	3401      	adds	r4, #1
  402824:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402828:	2201      	movs	r2, #1
  40282a:	2b07      	cmp	r3, #7
  40282c:	9427      	str	r4, [sp, #156]	; 0x9c
  40282e:	9326      	str	r3, [sp, #152]	; 0x98
  402830:	e888 0006 	stmia.w	r8, {r1, r2}
  402834:	f300 83db 	bgt.w	402fee <_svfprintf_r+0xaae>
  402838:	f108 0808 	add.w	r8, r8, #8
  40283c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40283e:	b16b      	cbz	r3, 40285c <_svfprintf_r+0x31c>
  402840:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402842:	3301      	adds	r3, #1
  402844:	3402      	adds	r4, #2
  402846:	a91e      	add	r1, sp, #120	; 0x78
  402848:	2202      	movs	r2, #2
  40284a:	2b07      	cmp	r3, #7
  40284c:	9427      	str	r4, [sp, #156]	; 0x9c
  40284e:	9326      	str	r3, [sp, #152]	; 0x98
  402850:	e888 0006 	stmia.w	r8, {r1, r2}
  402854:	f300 83d6 	bgt.w	403004 <_svfprintf_r+0xac4>
  402858:	f108 0808 	add.w	r8, r8, #8
  40285c:	2d80      	cmp	r5, #128	; 0x80
  40285e:	f000 8315 	beq.w	402e8c <_svfprintf_r+0x94c>
  402862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402864:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402866:	1a9f      	subs	r7, r3, r2
  402868:	2f00      	cmp	r7, #0
  40286a:	dd36      	ble.n	4028da <_svfprintf_r+0x39a>
  40286c:	2f10      	cmp	r7, #16
  40286e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402870:	4d8e      	ldr	r5, [pc, #568]	; (402aac <_svfprintf_r+0x56c>)
  402872:	dd27      	ble.n	4028c4 <_svfprintf_r+0x384>
  402874:	4642      	mov	r2, r8
  402876:	4621      	mov	r1, r4
  402878:	46b0      	mov	r8, r6
  40287a:	f04f 0b10 	mov.w	fp, #16
  40287e:	462e      	mov	r6, r5
  402880:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402882:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402884:	e004      	b.n	402890 <_svfprintf_r+0x350>
  402886:	3f10      	subs	r7, #16
  402888:	2f10      	cmp	r7, #16
  40288a:	f102 0208 	add.w	r2, r2, #8
  40288e:	dd15      	ble.n	4028bc <_svfprintf_r+0x37c>
  402890:	3301      	adds	r3, #1
  402892:	3110      	adds	r1, #16
  402894:	2b07      	cmp	r3, #7
  402896:	9127      	str	r1, [sp, #156]	; 0x9c
  402898:	9326      	str	r3, [sp, #152]	; 0x98
  40289a:	e882 0840 	stmia.w	r2, {r6, fp}
  40289e:	ddf2      	ble.n	402886 <_svfprintf_r+0x346>
  4028a0:	aa25      	add	r2, sp, #148	; 0x94
  4028a2:	4629      	mov	r1, r5
  4028a4:	4620      	mov	r0, r4
  4028a6:	f002 ffb9 	bl	40581c <__ssprint_r>
  4028aa:	2800      	cmp	r0, #0
  4028ac:	f47f af1a 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4028b0:	3f10      	subs	r7, #16
  4028b2:	2f10      	cmp	r7, #16
  4028b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028b8:	464a      	mov	r2, r9
  4028ba:	dce9      	bgt.n	402890 <_svfprintf_r+0x350>
  4028bc:	4635      	mov	r5, r6
  4028be:	460c      	mov	r4, r1
  4028c0:	4646      	mov	r6, r8
  4028c2:	4690      	mov	r8, r2
  4028c4:	3301      	adds	r3, #1
  4028c6:	443c      	add	r4, r7
  4028c8:	2b07      	cmp	r3, #7
  4028ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4028cc:	9326      	str	r3, [sp, #152]	; 0x98
  4028ce:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028d2:	f300 8381 	bgt.w	402fd8 <_svfprintf_r+0xa98>
  4028d6:	f108 0808 	add.w	r8, r8, #8
  4028da:	9b07      	ldr	r3, [sp, #28]
  4028dc:	05df      	lsls	r7, r3, #23
  4028de:	f100 8268 	bmi.w	402db2 <_svfprintf_r+0x872>
  4028e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028e6:	f8c8 6000 	str.w	r6, [r8]
  4028ea:	3301      	adds	r3, #1
  4028ec:	440c      	add	r4, r1
  4028ee:	2b07      	cmp	r3, #7
  4028f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4028f2:	f8c8 1004 	str.w	r1, [r8, #4]
  4028f6:	9326      	str	r3, [sp, #152]	; 0x98
  4028f8:	f300 834d 	bgt.w	402f96 <_svfprintf_r+0xa56>
  4028fc:	f108 0808 	add.w	r8, r8, #8
  402900:	9b07      	ldr	r3, [sp, #28]
  402902:	075b      	lsls	r3, r3, #29
  402904:	d53a      	bpl.n	40297c <_svfprintf_r+0x43c>
  402906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402908:	9a08      	ldr	r2, [sp, #32]
  40290a:	1a9d      	subs	r5, r3, r2
  40290c:	2d00      	cmp	r5, #0
  40290e:	dd35      	ble.n	40297c <_svfprintf_r+0x43c>
  402910:	2d10      	cmp	r5, #16
  402912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402914:	dd20      	ble.n	402958 <_svfprintf_r+0x418>
  402916:	2610      	movs	r6, #16
  402918:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40291a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40291e:	e004      	b.n	40292a <_svfprintf_r+0x3ea>
  402920:	3d10      	subs	r5, #16
  402922:	2d10      	cmp	r5, #16
  402924:	f108 0808 	add.w	r8, r8, #8
  402928:	dd16      	ble.n	402958 <_svfprintf_r+0x418>
  40292a:	3301      	adds	r3, #1
  40292c:	4a5e      	ldr	r2, [pc, #376]	; (402aa8 <_svfprintf_r+0x568>)
  40292e:	9326      	str	r3, [sp, #152]	; 0x98
  402930:	3410      	adds	r4, #16
  402932:	2b07      	cmp	r3, #7
  402934:	9427      	str	r4, [sp, #156]	; 0x9c
  402936:	e888 0044 	stmia.w	r8, {r2, r6}
  40293a:	ddf1      	ble.n	402920 <_svfprintf_r+0x3e0>
  40293c:	aa25      	add	r2, sp, #148	; 0x94
  40293e:	4659      	mov	r1, fp
  402940:	4638      	mov	r0, r7
  402942:	f002 ff6b 	bl	40581c <__ssprint_r>
  402946:	2800      	cmp	r0, #0
  402948:	f47f aecc 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  40294c:	3d10      	subs	r5, #16
  40294e:	2d10      	cmp	r5, #16
  402950:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402952:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402954:	46c8      	mov	r8, r9
  402956:	dce8      	bgt.n	40292a <_svfprintf_r+0x3ea>
  402958:	3301      	adds	r3, #1
  40295a:	4a53      	ldr	r2, [pc, #332]	; (402aa8 <_svfprintf_r+0x568>)
  40295c:	9326      	str	r3, [sp, #152]	; 0x98
  40295e:	442c      	add	r4, r5
  402960:	2b07      	cmp	r3, #7
  402962:	9427      	str	r4, [sp, #156]	; 0x9c
  402964:	e888 0024 	stmia.w	r8, {r2, r5}
  402968:	dd08      	ble.n	40297c <_svfprintf_r+0x43c>
  40296a:	aa25      	add	r2, sp, #148	; 0x94
  40296c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40296e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402970:	f002 ff54 	bl	40581c <__ssprint_r>
  402974:	2800      	cmp	r0, #0
  402976:	f47f aeb5 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  40297a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40297c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40297e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402980:	9908      	ldr	r1, [sp, #32]
  402982:	428a      	cmp	r2, r1
  402984:	bfac      	ite	ge
  402986:	189b      	addge	r3, r3, r2
  402988:	185b      	addlt	r3, r3, r1
  40298a:	9309      	str	r3, [sp, #36]	; 0x24
  40298c:	2c00      	cmp	r4, #0
  40298e:	f040 830d 	bne.w	402fac <_svfprintf_r+0xa6c>
  402992:	2300      	movs	r3, #0
  402994:	9326      	str	r3, [sp, #152]	; 0x98
  402996:	46c8      	mov	r8, r9
  402998:	e5f9      	b.n	40258e <_svfprintf_r+0x4e>
  40299a:	9311      	str	r3, [sp, #68]	; 0x44
  40299c:	f01b 0320 	ands.w	r3, fp, #32
  4029a0:	f040 81e3 	bne.w	402d6a <_svfprintf_r+0x82a>
  4029a4:	f01b 0210 	ands.w	r2, fp, #16
  4029a8:	f040 842e 	bne.w	403208 <_svfprintf_r+0xcc8>
  4029ac:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4029b0:	f000 842a 	beq.w	403208 <_svfprintf_r+0xcc8>
  4029b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029b6:	4613      	mov	r3, r2
  4029b8:	460a      	mov	r2, r1
  4029ba:	3204      	adds	r2, #4
  4029bc:	880c      	ldrh	r4, [r1, #0]
  4029be:	920f      	str	r2, [sp, #60]	; 0x3c
  4029c0:	2500      	movs	r5, #0
  4029c2:	e6b0      	b.n	402726 <_svfprintf_r+0x1e6>
  4029c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029c6:	9311      	str	r3, [sp, #68]	; 0x44
  4029c8:	6816      	ldr	r6, [r2, #0]
  4029ca:	2400      	movs	r4, #0
  4029cc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4029d0:	1d15      	adds	r5, r2, #4
  4029d2:	2e00      	cmp	r6, #0
  4029d4:	f000 86a7 	beq.w	403726 <_svfprintf_r+0x11e6>
  4029d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4029da:	1c53      	adds	r3, r2, #1
  4029dc:	f000 8609 	beq.w	4035f2 <_svfprintf_r+0x10b2>
  4029e0:	4621      	mov	r1, r4
  4029e2:	4630      	mov	r0, r6
  4029e4:	f002 fa8c 	bl	404f00 <memchr>
  4029e8:	2800      	cmp	r0, #0
  4029ea:	f000 86e1 	beq.w	4037b0 <_svfprintf_r+0x1270>
  4029ee:	1b83      	subs	r3, r0, r6
  4029f0:	930e      	str	r3, [sp, #56]	; 0x38
  4029f2:	940a      	str	r4, [sp, #40]	; 0x28
  4029f4:	950f      	str	r5, [sp, #60]	; 0x3c
  4029f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4029fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4029fe:	9308      	str	r3, [sp, #32]
  402a00:	9412      	str	r4, [sp, #72]	; 0x48
  402a02:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a06:	e6b3      	b.n	402770 <_svfprintf_r+0x230>
  402a08:	f89a 3000 	ldrb.w	r3, [sl]
  402a0c:	2201      	movs	r2, #1
  402a0e:	212b      	movs	r1, #43	; 0x2b
  402a10:	e5ee      	b.n	4025f0 <_svfprintf_r+0xb0>
  402a12:	f04b 0b20 	orr.w	fp, fp, #32
  402a16:	f89a 3000 	ldrb.w	r3, [sl]
  402a1a:	e5e9      	b.n	4025f0 <_svfprintf_r+0xb0>
  402a1c:	9311      	str	r3, [sp, #68]	; 0x44
  402a1e:	2a00      	cmp	r2, #0
  402a20:	f040 8795 	bne.w	40394e <_svfprintf_r+0x140e>
  402a24:	4b22      	ldr	r3, [pc, #136]	; (402ab0 <_svfprintf_r+0x570>)
  402a26:	9318      	str	r3, [sp, #96]	; 0x60
  402a28:	f01b 0f20 	tst.w	fp, #32
  402a2c:	f040 8111 	bne.w	402c52 <_svfprintf_r+0x712>
  402a30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a32:	f01b 0f10 	tst.w	fp, #16
  402a36:	4613      	mov	r3, r2
  402a38:	f040 83e1 	bne.w	4031fe <_svfprintf_r+0xcbe>
  402a3c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a40:	f000 83dd 	beq.w	4031fe <_svfprintf_r+0xcbe>
  402a44:	3304      	adds	r3, #4
  402a46:	8814      	ldrh	r4, [r2, #0]
  402a48:	930f      	str	r3, [sp, #60]	; 0x3c
  402a4a:	2500      	movs	r5, #0
  402a4c:	f01b 0f01 	tst.w	fp, #1
  402a50:	f000 810c 	beq.w	402c6c <_svfprintf_r+0x72c>
  402a54:	ea54 0305 	orrs.w	r3, r4, r5
  402a58:	f000 8108 	beq.w	402c6c <_svfprintf_r+0x72c>
  402a5c:	2330      	movs	r3, #48	; 0x30
  402a5e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402a62:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402a66:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402a6a:	f04b 0b02 	orr.w	fp, fp, #2
  402a6e:	2302      	movs	r3, #2
  402a70:	e659      	b.n	402726 <_svfprintf_r+0x1e6>
  402a72:	f89a 3000 	ldrb.w	r3, [sl]
  402a76:	2900      	cmp	r1, #0
  402a78:	f47f adba 	bne.w	4025f0 <_svfprintf_r+0xb0>
  402a7c:	2201      	movs	r2, #1
  402a7e:	2120      	movs	r1, #32
  402a80:	e5b6      	b.n	4025f0 <_svfprintf_r+0xb0>
  402a82:	f04b 0b01 	orr.w	fp, fp, #1
  402a86:	f89a 3000 	ldrb.w	r3, [sl]
  402a8a:	e5b1      	b.n	4025f0 <_svfprintf_r+0xb0>
  402a8c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402a8e:	6823      	ldr	r3, [r4, #0]
  402a90:	930d      	str	r3, [sp, #52]	; 0x34
  402a92:	4618      	mov	r0, r3
  402a94:	2800      	cmp	r0, #0
  402a96:	4623      	mov	r3, r4
  402a98:	f103 0304 	add.w	r3, r3, #4
  402a9c:	f6ff ae0a 	blt.w	4026b4 <_svfprintf_r+0x174>
  402aa0:	930f      	str	r3, [sp, #60]	; 0x3c
  402aa2:	f89a 3000 	ldrb.w	r3, [sl]
  402aa6:	e5a3      	b.n	4025f0 <_svfprintf_r+0xb0>
  402aa8:	00406d2c 	.word	0x00406d2c
  402aac:	00406d3c 	.word	0x00406d3c
  402ab0:	00406d0c 	.word	0x00406d0c
  402ab4:	f04b 0b10 	orr.w	fp, fp, #16
  402ab8:	f01b 0f20 	tst.w	fp, #32
  402abc:	9311      	str	r3, [sp, #68]	; 0x44
  402abe:	f43f ae23 	beq.w	402708 <_svfprintf_r+0x1c8>
  402ac2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ac4:	3507      	adds	r5, #7
  402ac6:	f025 0307 	bic.w	r3, r5, #7
  402aca:	f103 0208 	add.w	r2, r3, #8
  402ace:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ad2:	920f      	str	r2, [sp, #60]	; 0x3c
  402ad4:	2301      	movs	r3, #1
  402ad6:	e626      	b.n	402726 <_svfprintf_r+0x1e6>
  402ad8:	f89a 3000 	ldrb.w	r3, [sl]
  402adc:	2b2a      	cmp	r3, #42	; 0x2a
  402ade:	f10a 0401 	add.w	r4, sl, #1
  402ae2:	f000 8727 	beq.w	403934 <_svfprintf_r+0x13f4>
  402ae6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402aea:	2809      	cmp	r0, #9
  402aec:	46a2      	mov	sl, r4
  402aee:	f200 86ad 	bhi.w	40384c <_svfprintf_r+0x130c>
  402af2:	2300      	movs	r3, #0
  402af4:	461c      	mov	r4, r3
  402af6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402afa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402afe:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402b02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b06:	2809      	cmp	r0, #9
  402b08:	d9f5      	bls.n	402af6 <_svfprintf_r+0x5b6>
  402b0a:	940a      	str	r4, [sp, #40]	; 0x28
  402b0c:	e572      	b.n	4025f4 <_svfprintf_r+0xb4>
  402b0e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402b12:	f89a 3000 	ldrb.w	r3, [sl]
  402b16:	e56b      	b.n	4025f0 <_svfprintf_r+0xb0>
  402b18:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402b1c:	f89a 3000 	ldrb.w	r3, [sl]
  402b20:	e566      	b.n	4025f0 <_svfprintf_r+0xb0>
  402b22:	f89a 3000 	ldrb.w	r3, [sl]
  402b26:	2b6c      	cmp	r3, #108	; 0x6c
  402b28:	bf03      	ittte	eq
  402b2a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402b2e:	f04b 0b20 	orreq.w	fp, fp, #32
  402b32:	f10a 0a01 	addeq.w	sl, sl, #1
  402b36:	f04b 0b10 	orrne.w	fp, fp, #16
  402b3a:	e559      	b.n	4025f0 <_svfprintf_r+0xb0>
  402b3c:	2a00      	cmp	r2, #0
  402b3e:	f040 8711 	bne.w	403964 <_svfprintf_r+0x1424>
  402b42:	f01b 0f20 	tst.w	fp, #32
  402b46:	f040 84f9 	bne.w	40353c <_svfprintf_r+0xffc>
  402b4a:	f01b 0f10 	tst.w	fp, #16
  402b4e:	f040 84ac 	bne.w	4034aa <_svfprintf_r+0xf6a>
  402b52:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402b56:	f000 84a8 	beq.w	4034aa <_svfprintf_r+0xf6a>
  402b5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b5c:	6813      	ldr	r3, [r2, #0]
  402b5e:	3204      	adds	r2, #4
  402b60:	920f      	str	r2, [sp, #60]	; 0x3c
  402b62:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402b66:	801a      	strh	r2, [r3, #0]
  402b68:	e511      	b.n	40258e <_svfprintf_r+0x4e>
  402b6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b6c:	4bb3      	ldr	r3, [pc, #716]	; (402e3c <_svfprintf_r+0x8fc>)
  402b6e:	680c      	ldr	r4, [r1, #0]
  402b70:	9318      	str	r3, [sp, #96]	; 0x60
  402b72:	2230      	movs	r2, #48	; 0x30
  402b74:	2378      	movs	r3, #120	; 0x78
  402b76:	3104      	adds	r1, #4
  402b78:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402b7c:	9311      	str	r3, [sp, #68]	; 0x44
  402b7e:	f04b 0b02 	orr.w	fp, fp, #2
  402b82:	910f      	str	r1, [sp, #60]	; 0x3c
  402b84:	2500      	movs	r5, #0
  402b86:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402b8a:	2302      	movs	r3, #2
  402b8c:	e5cb      	b.n	402726 <_svfprintf_r+0x1e6>
  402b8e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b90:	9311      	str	r3, [sp, #68]	; 0x44
  402b92:	680a      	ldr	r2, [r1, #0]
  402b94:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402b98:	2300      	movs	r3, #0
  402b9a:	460a      	mov	r2, r1
  402b9c:	461f      	mov	r7, r3
  402b9e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402ba2:	3204      	adds	r2, #4
  402ba4:	2301      	movs	r3, #1
  402ba6:	9308      	str	r3, [sp, #32]
  402ba8:	f8cd b01c 	str.w	fp, [sp, #28]
  402bac:	970a      	str	r7, [sp, #40]	; 0x28
  402bae:	9712      	str	r7, [sp, #72]	; 0x48
  402bb0:	920f      	str	r2, [sp, #60]	; 0x3c
  402bb2:	930e      	str	r3, [sp, #56]	; 0x38
  402bb4:	ae28      	add	r6, sp, #160	; 0xa0
  402bb6:	e5df      	b.n	402778 <_svfprintf_r+0x238>
  402bb8:	9311      	str	r3, [sp, #68]	; 0x44
  402bba:	2a00      	cmp	r2, #0
  402bbc:	f040 86ea 	bne.w	403994 <_svfprintf_r+0x1454>
  402bc0:	f01b 0f20 	tst.w	fp, #32
  402bc4:	d15d      	bne.n	402c82 <_svfprintf_r+0x742>
  402bc6:	f01b 0f10 	tst.w	fp, #16
  402bca:	f040 8308 	bne.w	4031de <_svfprintf_r+0xc9e>
  402bce:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402bd2:	f000 8304 	beq.w	4031de <_svfprintf_r+0xc9e>
  402bd6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bd8:	f9b1 4000 	ldrsh.w	r4, [r1]
  402bdc:	3104      	adds	r1, #4
  402bde:	17e5      	asrs	r5, r4, #31
  402be0:	4622      	mov	r2, r4
  402be2:	462b      	mov	r3, r5
  402be4:	910f      	str	r1, [sp, #60]	; 0x3c
  402be6:	2a00      	cmp	r2, #0
  402be8:	f173 0300 	sbcs.w	r3, r3, #0
  402bec:	db58      	blt.n	402ca0 <_svfprintf_r+0x760>
  402bee:	990a      	ldr	r1, [sp, #40]	; 0x28
  402bf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bf4:	1c4a      	adds	r2, r1, #1
  402bf6:	f04f 0301 	mov.w	r3, #1
  402bfa:	f47f ad9b 	bne.w	402734 <_svfprintf_r+0x1f4>
  402bfe:	ea54 0205 	orrs.w	r2, r4, r5
  402c02:	f000 81df 	beq.w	402fc4 <_svfprintf_r+0xa84>
  402c06:	f8cd b01c 	str.w	fp, [sp, #28]
  402c0a:	2b01      	cmp	r3, #1
  402c0c:	f000 827b 	beq.w	403106 <_svfprintf_r+0xbc6>
  402c10:	2b02      	cmp	r3, #2
  402c12:	f040 8206 	bne.w	403022 <_svfprintf_r+0xae2>
  402c16:	9818      	ldr	r0, [sp, #96]	; 0x60
  402c18:	464e      	mov	r6, r9
  402c1a:	0923      	lsrs	r3, r4, #4
  402c1c:	f004 010f 	and.w	r1, r4, #15
  402c20:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402c24:	092a      	lsrs	r2, r5, #4
  402c26:	461c      	mov	r4, r3
  402c28:	4615      	mov	r5, r2
  402c2a:	5c43      	ldrb	r3, [r0, r1]
  402c2c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402c30:	ea54 0305 	orrs.w	r3, r4, r5
  402c34:	d1f1      	bne.n	402c1a <_svfprintf_r+0x6da>
  402c36:	eba9 0306 	sub.w	r3, r9, r6
  402c3a:	930e      	str	r3, [sp, #56]	; 0x38
  402c3c:	e590      	b.n	402760 <_svfprintf_r+0x220>
  402c3e:	9311      	str	r3, [sp, #68]	; 0x44
  402c40:	2a00      	cmp	r2, #0
  402c42:	f040 86a3 	bne.w	40398c <_svfprintf_r+0x144c>
  402c46:	4b7e      	ldr	r3, [pc, #504]	; (402e40 <_svfprintf_r+0x900>)
  402c48:	9318      	str	r3, [sp, #96]	; 0x60
  402c4a:	f01b 0f20 	tst.w	fp, #32
  402c4e:	f43f aeef 	beq.w	402a30 <_svfprintf_r+0x4f0>
  402c52:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c54:	3507      	adds	r5, #7
  402c56:	f025 0307 	bic.w	r3, r5, #7
  402c5a:	f103 0208 	add.w	r2, r3, #8
  402c5e:	f01b 0f01 	tst.w	fp, #1
  402c62:	920f      	str	r2, [sp, #60]	; 0x3c
  402c64:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c68:	f47f aef4 	bne.w	402a54 <_svfprintf_r+0x514>
  402c6c:	2302      	movs	r3, #2
  402c6e:	e55a      	b.n	402726 <_svfprintf_r+0x1e6>
  402c70:	9311      	str	r3, [sp, #68]	; 0x44
  402c72:	2a00      	cmp	r2, #0
  402c74:	f040 8686 	bne.w	403984 <_svfprintf_r+0x1444>
  402c78:	f04b 0b10 	orr.w	fp, fp, #16
  402c7c:	f01b 0f20 	tst.w	fp, #32
  402c80:	d0a1      	beq.n	402bc6 <_svfprintf_r+0x686>
  402c82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c84:	3507      	adds	r5, #7
  402c86:	f025 0507 	bic.w	r5, r5, #7
  402c8a:	e9d5 2300 	ldrd	r2, r3, [r5]
  402c8e:	2a00      	cmp	r2, #0
  402c90:	f105 0108 	add.w	r1, r5, #8
  402c94:	461d      	mov	r5, r3
  402c96:	f173 0300 	sbcs.w	r3, r3, #0
  402c9a:	910f      	str	r1, [sp, #60]	; 0x3c
  402c9c:	4614      	mov	r4, r2
  402c9e:	daa6      	bge.n	402bee <_svfprintf_r+0x6ae>
  402ca0:	272d      	movs	r7, #45	; 0x2d
  402ca2:	4264      	negs	r4, r4
  402ca4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402ca8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402cac:	2301      	movs	r3, #1
  402cae:	e53d      	b.n	40272c <_svfprintf_r+0x1ec>
  402cb0:	9311      	str	r3, [sp, #68]	; 0x44
  402cb2:	2a00      	cmp	r2, #0
  402cb4:	f040 8662 	bne.w	40397c <_svfprintf_r+0x143c>
  402cb8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cba:	3507      	adds	r5, #7
  402cbc:	f025 0307 	bic.w	r3, r5, #7
  402cc0:	f103 0208 	add.w	r2, r3, #8
  402cc4:	920f      	str	r2, [sp, #60]	; 0x3c
  402cc6:	681a      	ldr	r2, [r3, #0]
  402cc8:	9215      	str	r2, [sp, #84]	; 0x54
  402cca:	685b      	ldr	r3, [r3, #4]
  402ccc:	9314      	str	r3, [sp, #80]	; 0x50
  402cce:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402cd0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402cd2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402cd6:	4628      	mov	r0, r5
  402cd8:	4621      	mov	r1, r4
  402cda:	f04f 32ff 	mov.w	r2, #4294967295
  402cde:	4b59      	ldr	r3, [pc, #356]	; (402e44 <_svfprintf_r+0x904>)
  402ce0:	f003 fa98 	bl	406214 <__aeabi_dcmpun>
  402ce4:	2800      	cmp	r0, #0
  402ce6:	f040 834a 	bne.w	40337e <_svfprintf_r+0xe3e>
  402cea:	4628      	mov	r0, r5
  402cec:	4621      	mov	r1, r4
  402cee:	f04f 32ff 	mov.w	r2, #4294967295
  402cf2:	4b54      	ldr	r3, [pc, #336]	; (402e44 <_svfprintf_r+0x904>)
  402cf4:	f003 fa70 	bl	4061d8 <__aeabi_dcmple>
  402cf8:	2800      	cmp	r0, #0
  402cfa:	f040 8340 	bne.w	40337e <_svfprintf_r+0xe3e>
  402cfe:	a815      	add	r0, sp, #84	; 0x54
  402d00:	c80d      	ldmia	r0, {r0, r2, r3}
  402d02:	9914      	ldr	r1, [sp, #80]	; 0x50
  402d04:	f003 fa5e 	bl	4061c4 <__aeabi_dcmplt>
  402d08:	2800      	cmp	r0, #0
  402d0a:	f040 8530 	bne.w	40376e <_svfprintf_r+0x122e>
  402d0e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d12:	4e4d      	ldr	r6, [pc, #308]	; (402e48 <_svfprintf_r+0x908>)
  402d14:	4b4d      	ldr	r3, [pc, #308]	; (402e4c <_svfprintf_r+0x90c>)
  402d16:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402d1a:	9007      	str	r0, [sp, #28]
  402d1c:	9811      	ldr	r0, [sp, #68]	; 0x44
  402d1e:	2203      	movs	r2, #3
  402d20:	2100      	movs	r1, #0
  402d22:	9208      	str	r2, [sp, #32]
  402d24:	910a      	str	r1, [sp, #40]	; 0x28
  402d26:	2847      	cmp	r0, #71	; 0x47
  402d28:	bfd8      	it	le
  402d2a:	461e      	movle	r6, r3
  402d2c:	920e      	str	r2, [sp, #56]	; 0x38
  402d2e:	9112      	str	r1, [sp, #72]	; 0x48
  402d30:	e51e      	b.n	402770 <_svfprintf_r+0x230>
  402d32:	f04b 0b08 	orr.w	fp, fp, #8
  402d36:	f89a 3000 	ldrb.w	r3, [sl]
  402d3a:	e459      	b.n	4025f0 <_svfprintf_r+0xb0>
  402d3c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d40:	2300      	movs	r3, #0
  402d42:	461c      	mov	r4, r3
  402d44:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402d48:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402d4c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402d50:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d54:	2809      	cmp	r0, #9
  402d56:	d9f5      	bls.n	402d44 <_svfprintf_r+0x804>
  402d58:	940d      	str	r4, [sp, #52]	; 0x34
  402d5a:	e44b      	b.n	4025f4 <_svfprintf_r+0xb4>
  402d5c:	f04b 0b10 	orr.w	fp, fp, #16
  402d60:	9311      	str	r3, [sp, #68]	; 0x44
  402d62:	f01b 0320 	ands.w	r3, fp, #32
  402d66:	f43f ae1d 	beq.w	4029a4 <_svfprintf_r+0x464>
  402d6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402d6c:	3507      	adds	r5, #7
  402d6e:	f025 0307 	bic.w	r3, r5, #7
  402d72:	f103 0208 	add.w	r2, r3, #8
  402d76:	e9d3 4500 	ldrd	r4, r5, [r3]
  402d7a:	920f      	str	r2, [sp, #60]	; 0x3c
  402d7c:	2300      	movs	r3, #0
  402d7e:	e4d2      	b.n	402726 <_svfprintf_r+0x1e6>
  402d80:	9311      	str	r3, [sp, #68]	; 0x44
  402d82:	2a00      	cmp	r2, #0
  402d84:	f040 85e7 	bne.w	403956 <_svfprintf_r+0x1416>
  402d88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402d8a:	2a00      	cmp	r2, #0
  402d8c:	f43f aca3 	beq.w	4026d6 <_svfprintf_r+0x196>
  402d90:	2300      	movs	r3, #0
  402d92:	2101      	movs	r1, #1
  402d94:	461f      	mov	r7, r3
  402d96:	9108      	str	r1, [sp, #32]
  402d98:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402d9c:	f8cd b01c 	str.w	fp, [sp, #28]
  402da0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402da4:	930a      	str	r3, [sp, #40]	; 0x28
  402da6:	9312      	str	r3, [sp, #72]	; 0x48
  402da8:	910e      	str	r1, [sp, #56]	; 0x38
  402daa:	ae28      	add	r6, sp, #160	; 0xa0
  402dac:	e4e4      	b.n	402778 <_svfprintf_r+0x238>
  402dae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db0:	e534      	b.n	40281c <_svfprintf_r+0x2dc>
  402db2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402db4:	2b65      	cmp	r3, #101	; 0x65
  402db6:	f340 80a7 	ble.w	402f08 <_svfprintf_r+0x9c8>
  402dba:	a815      	add	r0, sp, #84	; 0x54
  402dbc:	c80d      	ldmia	r0, {r0, r2, r3}
  402dbe:	9914      	ldr	r1, [sp, #80]	; 0x50
  402dc0:	f003 f9f6 	bl	4061b0 <__aeabi_dcmpeq>
  402dc4:	2800      	cmp	r0, #0
  402dc6:	f000 8150 	beq.w	40306a <_svfprintf_r+0xb2a>
  402dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dcc:	4a20      	ldr	r2, [pc, #128]	; (402e50 <_svfprintf_r+0x910>)
  402dce:	f8c8 2000 	str.w	r2, [r8]
  402dd2:	3301      	adds	r3, #1
  402dd4:	3401      	adds	r4, #1
  402dd6:	2201      	movs	r2, #1
  402dd8:	2b07      	cmp	r3, #7
  402dda:	9427      	str	r4, [sp, #156]	; 0x9c
  402ddc:	9326      	str	r3, [sp, #152]	; 0x98
  402dde:	f8c8 2004 	str.w	r2, [r8, #4]
  402de2:	f300 836a 	bgt.w	4034ba <_svfprintf_r+0xf7a>
  402de6:	f108 0808 	add.w	r8, r8, #8
  402dea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402dec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402dee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402df0:	4293      	cmp	r3, r2
  402df2:	db03      	blt.n	402dfc <_svfprintf_r+0x8bc>
  402df4:	9b07      	ldr	r3, [sp, #28]
  402df6:	07dd      	lsls	r5, r3, #31
  402df8:	f57f ad82 	bpl.w	402900 <_svfprintf_r+0x3c0>
  402dfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dfe:	9919      	ldr	r1, [sp, #100]	; 0x64
  402e00:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402e02:	f8c8 2000 	str.w	r2, [r8]
  402e06:	3301      	adds	r3, #1
  402e08:	440c      	add	r4, r1
  402e0a:	2b07      	cmp	r3, #7
  402e0c:	f8c8 1004 	str.w	r1, [r8, #4]
  402e10:	9427      	str	r4, [sp, #156]	; 0x9c
  402e12:	9326      	str	r3, [sp, #152]	; 0x98
  402e14:	f300 839e 	bgt.w	403554 <_svfprintf_r+0x1014>
  402e18:	f108 0808 	add.w	r8, r8, #8
  402e1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e1e:	1e5e      	subs	r6, r3, #1
  402e20:	2e00      	cmp	r6, #0
  402e22:	f77f ad6d 	ble.w	402900 <_svfprintf_r+0x3c0>
  402e26:	2e10      	cmp	r6, #16
  402e28:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e2a:	4d0a      	ldr	r5, [pc, #40]	; (402e54 <_svfprintf_r+0x914>)
  402e2c:	f340 81f5 	ble.w	40321a <_svfprintf_r+0xcda>
  402e30:	4622      	mov	r2, r4
  402e32:	2710      	movs	r7, #16
  402e34:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e38:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e3a:	e013      	b.n	402e64 <_svfprintf_r+0x924>
  402e3c:	00406d0c 	.word	0x00406d0c
  402e40:	00406cf8 	.word	0x00406cf8
  402e44:	7fefffff 	.word	0x7fefffff
  402e48:	00406cec 	.word	0x00406cec
  402e4c:	00406ce8 	.word	0x00406ce8
  402e50:	00406d28 	.word	0x00406d28
  402e54:	00406d3c 	.word	0x00406d3c
  402e58:	f108 0808 	add.w	r8, r8, #8
  402e5c:	3e10      	subs	r6, #16
  402e5e:	2e10      	cmp	r6, #16
  402e60:	f340 81da 	ble.w	403218 <_svfprintf_r+0xcd8>
  402e64:	3301      	adds	r3, #1
  402e66:	3210      	adds	r2, #16
  402e68:	2b07      	cmp	r3, #7
  402e6a:	9227      	str	r2, [sp, #156]	; 0x9c
  402e6c:	9326      	str	r3, [sp, #152]	; 0x98
  402e6e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e72:	ddf1      	ble.n	402e58 <_svfprintf_r+0x918>
  402e74:	aa25      	add	r2, sp, #148	; 0x94
  402e76:	4621      	mov	r1, r4
  402e78:	4658      	mov	r0, fp
  402e7a:	f002 fccf 	bl	40581c <__ssprint_r>
  402e7e:	2800      	cmp	r0, #0
  402e80:	f47f ac30 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  402e84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e88:	46c8      	mov	r8, r9
  402e8a:	e7e7      	b.n	402e5c <_svfprintf_r+0x91c>
  402e8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e8e:	9a08      	ldr	r2, [sp, #32]
  402e90:	1a9f      	subs	r7, r3, r2
  402e92:	2f00      	cmp	r7, #0
  402e94:	f77f ace5 	ble.w	402862 <_svfprintf_r+0x322>
  402e98:	2f10      	cmp	r7, #16
  402e9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e9c:	4db6      	ldr	r5, [pc, #728]	; (403178 <_svfprintf_r+0xc38>)
  402e9e:	dd27      	ble.n	402ef0 <_svfprintf_r+0x9b0>
  402ea0:	4642      	mov	r2, r8
  402ea2:	4621      	mov	r1, r4
  402ea4:	46b0      	mov	r8, r6
  402ea6:	f04f 0b10 	mov.w	fp, #16
  402eaa:	462e      	mov	r6, r5
  402eac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402eae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402eb0:	e004      	b.n	402ebc <_svfprintf_r+0x97c>
  402eb2:	3f10      	subs	r7, #16
  402eb4:	2f10      	cmp	r7, #16
  402eb6:	f102 0208 	add.w	r2, r2, #8
  402eba:	dd15      	ble.n	402ee8 <_svfprintf_r+0x9a8>
  402ebc:	3301      	adds	r3, #1
  402ebe:	3110      	adds	r1, #16
  402ec0:	2b07      	cmp	r3, #7
  402ec2:	9127      	str	r1, [sp, #156]	; 0x9c
  402ec4:	9326      	str	r3, [sp, #152]	; 0x98
  402ec6:	e882 0840 	stmia.w	r2, {r6, fp}
  402eca:	ddf2      	ble.n	402eb2 <_svfprintf_r+0x972>
  402ecc:	aa25      	add	r2, sp, #148	; 0x94
  402ece:	4629      	mov	r1, r5
  402ed0:	4620      	mov	r0, r4
  402ed2:	f002 fca3 	bl	40581c <__ssprint_r>
  402ed6:	2800      	cmp	r0, #0
  402ed8:	f47f ac04 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  402edc:	3f10      	subs	r7, #16
  402ede:	2f10      	cmp	r7, #16
  402ee0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ee4:	464a      	mov	r2, r9
  402ee6:	dce9      	bgt.n	402ebc <_svfprintf_r+0x97c>
  402ee8:	4635      	mov	r5, r6
  402eea:	460c      	mov	r4, r1
  402eec:	4646      	mov	r6, r8
  402eee:	4690      	mov	r8, r2
  402ef0:	3301      	adds	r3, #1
  402ef2:	443c      	add	r4, r7
  402ef4:	2b07      	cmp	r3, #7
  402ef6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ef8:	9326      	str	r3, [sp, #152]	; 0x98
  402efa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402efe:	f300 8232 	bgt.w	403366 <_svfprintf_r+0xe26>
  402f02:	f108 0808 	add.w	r8, r8, #8
  402f06:	e4ac      	b.n	402862 <_svfprintf_r+0x322>
  402f08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f0a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f0c:	2b01      	cmp	r3, #1
  402f0e:	f340 81fe 	ble.w	40330e <_svfprintf_r+0xdce>
  402f12:	3701      	adds	r7, #1
  402f14:	3401      	adds	r4, #1
  402f16:	2301      	movs	r3, #1
  402f18:	2f07      	cmp	r7, #7
  402f1a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f1c:	9726      	str	r7, [sp, #152]	; 0x98
  402f1e:	f8c8 6000 	str.w	r6, [r8]
  402f22:	f8c8 3004 	str.w	r3, [r8, #4]
  402f26:	f300 8203 	bgt.w	403330 <_svfprintf_r+0xdf0>
  402f2a:	f108 0808 	add.w	r8, r8, #8
  402f2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f30:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402f32:	f8c8 3000 	str.w	r3, [r8]
  402f36:	3701      	adds	r7, #1
  402f38:	4414      	add	r4, r2
  402f3a:	2f07      	cmp	r7, #7
  402f3c:	9427      	str	r4, [sp, #156]	; 0x9c
  402f3e:	9726      	str	r7, [sp, #152]	; 0x98
  402f40:	f8c8 2004 	str.w	r2, [r8, #4]
  402f44:	f300 8200 	bgt.w	403348 <_svfprintf_r+0xe08>
  402f48:	f108 0808 	add.w	r8, r8, #8
  402f4c:	a815      	add	r0, sp, #84	; 0x54
  402f4e:	c80d      	ldmia	r0, {r0, r2, r3}
  402f50:	9914      	ldr	r1, [sp, #80]	; 0x50
  402f52:	f003 f92d 	bl	4061b0 <__aeabi_dcmpeq>
  402f56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f58:	2800      	cmp	r0, #0
  402f5a:	f040 8101 	bne.w	403160 <_svfprintf_r+0xc20>
  402f5e:	3b01      	subs	r3, #1
  402f60:	3701      	adds	r7, #1
  402f62:	3601      	adds	r6, #1
  402f64:	441c      	add	r4, r3
  402f66:	2f07      	cmp	r7, #7
  402f68:	9726      	str	r7, [sp, #152]	; 0x98
  402f6a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f6c:	f8c8 6000 	str.w	r6, [r8]
  402f70:	f8c8 3004 	str.w	r3, [r8, #4]
  402f74:	f300 8127 	bgt.w	4031c6 <_svfprintf_r+0xc86>
  402f78:	f108 0808 	add.w	r8, r8, #8
  402f7c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402f7e:	f8c8 2004 	str.w	r2, [r8, #4]
  402f82:	3701      	adds	r7, #1
  402f84:	4414      	add	r4, r2
  402f86:	ab21      	add	r3, sp, #132	; 0x84
  402f88:	2f07      	cmp	r7, #7
  402f8a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f8c:	9726      	str	r7, [sp, #152]	; 0x98
  402f8e:	f8c8 3000 	str.w	r3, [r8]
  402f92:	f77f acb3 	ble.w	4028fc <_svfprintf_r+0x3bc>
  402f96:	aa25      	add	r2, sp, #148	; 0x94
  402f98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f9c:	f002 fc3e 	bl	40581c <__ssprint_r>
  402fa0:	2800      	cmp	r0, #0
  402fa2:	f47f ab9f 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  402fa6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fa8:	46c8      	mov	r8, r9
  402faa:	e4a9      	b.n	402900 <_svfprintf_r+0x3c0>
  402fac:	aa25      	add	r2, sp, #148	; 0x94
  402fae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fb0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fb2:	f002 fc33 	bl	40581c <__ssprint_r>
  402fb6:	2800      	cmp	r0, #0
  402fb8:	f43f aceb 	beq.w	402992 <_svfprintf_r+0x452>
  402fbc:	f7ff bb92 	b.w	4026e4 <_svfprintf_r+0x1a4>
  402fc0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402fc4:	2b01      	cmp	r3, #1
  402fc6:	f000 8134 	beq.w	403232 <_svfprintf_r+0xcf2>
  402fca:	2b02      	cmp	r3, #2
  402fcc:	d125      	bne.n	40301a <_svfprintf_r+0xada>
  402fce:	f8cd b01c 	str.w	fp, [sp, #28]
  402fd2:	2400      	movs	r4, #0
  402fd4:	2500      	movs	r5, #0
  402fd6:	e61e      	b.n	402c16 <_svfprintf_r+0x6d6>
  402fd8:	aa25      	add	r2, sp, #148	; 0x94
  402fda:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fdc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fde:	f002 fc1d 	bl	40581c <__ssprint_r>
  402fe2:	2800      	cmp	r0, #0
  402fe4:	f47f ab7e 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  402fe8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fea:	46c8      	mov	r8, r9
  402fec:	e475      	b.n	4028da <_svfprintf_r+0x39a>
  402fee:	aa25      	add	r2, sp, #148	; 0x94
  402ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ff4:	f002 fc12 	bl	40581c <__ssprint_r>
  402ff8:	2800      	cmp	r0, #0
  402ffa:	f47f ab73 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  402ffe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403000:	46c8      	mov	r8, r9
  403002:	e41b      	b.n	40283c <_svfprintf_r+0x2fc>
  403004:	aa25      	add	r2, sp, #148	; 0x94
  403006:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403008:	980c      	ldr	r0, [sp, #48]	; 0x30
  40300a:	f002 fc07 	bl	40581c <__ssprint_r>
  40300e:	2800      	cmp	r0, #0
  403010:	f47f ab68 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403014:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403016:	46c8      	mov	r8, r9
  403018:	e420      	b.n	40285c <_svfprintf_r+0x31c>
  40301a:	f8cd b01c 	str.w	fp, [sp, #28]
  40301e:	2400      	movs	r4, #0
  403020:	2500      	movs	r5, #0
  403022:	4649      	mov	r1, r9
  403024:	e000      	b.n	403028 <_svfprintf_r+0xae8>
  403026:	4631      	mov	r1, r6
  403028:	08e2      	lsrs	r2, r4, #3
  40302a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40302e:	08e8      	lsrs	r0, r5, #3
  403030:	f004 0307 	and.w	r3, r4, #7
  403034:	4605      	mov	r5, r0
  403036:	4614      	mov	r4, r2
  403038:	3330      	adds	r3, #48	; 0x30
  40303a:	ea54 0205 	orrs.w	r2, r4, r5
  40303e:	f801 3c01 	strb.w	r3, [r1, #-1]
  403042:	f101 36ff 	add.w	r6, r1, #4294967295
  403046:	d1ee      	bne.n	403026 <_svfprintf_r+0xae6>
  403048:	9a07      	ldr	r2, [sp, #28]
  40304a:	07d2      	lsls	r2, r2, #31
  40304c:	f57f adf3 	bpl.w	402c36 <_svfprintf_r+0x6f6>
  403050:	2b30      	cmp	r3, #48	; 0x30
  403052:	f43f adf0 	beq.w	402c36 <_svfprintf_r+0x6f6>
  403056:	3902      	subs	r1, #2
  403058:	2330      	movs	r3, #48	; 0x30
  40305a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40305e:	eba9 0301 	sub.w	r3, r9, r1
  403062:	930e      	str	r3, [sp, #56]	; 0x38
  403064:	460e      	mov	r6, r1
  403066:	f7ff bb7b 	b.w	402760 <_svfprintf_r+0x220>
  40306a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40306c:	2900      	cmp	r1, #0
  40306e:	f340 822e 	ble.w	4034ce <_svfprintf_r+0xf8e>
  403072:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403074:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403076:	4293      	cmp	r3, r2
  403078:	bfa8      	it	ge
  40307a:	4613      	movge	r3, r2
  40307c:	2b00      	cmp	r3, #0
  40307e:	461f      	mov	r7, r3
  403080:	dd0d      	ble.n	40309e <_svfprintf_r+0xb5e>
  403082:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403084:	f8c8 6000 	str.w	r6, [r8]
  403088:	3301      	adds	r3, #1
  40308a:	443c      	add	r4, r7
  40308c:	2b07      	cmp	r3, #7
  40308e:	9427      	str	r4, [sp, #156]	; 0x9c
  403090:	f8c8 7004 	str.w	r7, [r8, #4]
  403094:	9326      	str	r3, [sp, #152]	; 0x98
  403096:	f300 831f 	bgt.w	4036d8 <_svfprintf_r+0x1198>
  40309a:	f108 0808 	add.w	r8, r8, #8
  40309e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030a0:	2f00      	cmp	r7, #0
  4030a2:	bfa8      	it	ge
  4030a4:	1bdb      	subge	r3, r3, r7
  4030a6:	2b00      	cmp	r3, #0
  4030a8:	461f      	mov	r7, r3
  4030aa:	f340 80d6 	ble.w	40325a <_svfprintf_r+0xd1a>
  4030ae:	2f10      	cmp	r7, #16
  4030b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030b2:	4d31      	ldr	r5, [pc, #196]	; (403178 <_svfprintf_r+0xc38>)
  4030b4:	f340 81ed 	ble.w	403492 <_svfprintf_r+0xf52>
  4030b8:	4642      	mov	r2, r8
  4030ba:	4621      	mov	r1, r4
  4030bc:	46b0      	mov	r8, r6
  4030be:	f04f 0b10 	mov.w	fp, #16
  4030c2:	462e      	mov	r6, r5
  4030c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4030c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4030c8:	e004      	b.n	4030d4 <_svfprintf_r+0xb94>
  4030ca:	3208      	adds	r2, #8
  4030cc:	3f10      	subs	r7, #16
  4030ce:	2f10      	cmp	r7, #16
  4030d0:	f340 81db 	ble.w	40348a <_svfprintf_r+0xf4a>
  4030d4:	3301      	adds	r3, #1
  4030d6:	3110      	adds	r1, #16
  4030d8:	2b07      	cmp	r3, #7
  4030da:	9127      	str	r1, [sp, #156]	; 0x9c
  4030dc:	9326      	str	r3, [sp, #152]	; 0x98
  4030de:	e882 0840 	stmia.w	r2, {r6, fp}
  4030e2:	ddf2      	ble.n	4030ca <_svfprintf_r+0xb8a>
  4030e4:	aa25      	add	r2, sp, #148	; 0x94
  4030e6:	4629      	mov	r1, r5
  4030e8:	4620      	mov	r0, r4
  4030ea:	f002 fb97 	bl	40581c <__ssprint_r>
  4030ee:	2800      	cmp	r0, #0
  4030f0:	f47f aaf8 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4030f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4030f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030f8:	464a      	mov	r2, r9
  4030fa:	e7e7      	b.n	4030cc <_svfprintf_r+0xb8c>
  4030fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030fe:	930e      	str	r3, [sp, #56]	; 0x38
  403100:	464e      	mov	r6, r9
  403102:	f7ff bb2d 	b.w	402760 <_svfprintf_r+0x220>
  403106:	2d00      	cmp	r5, #0
  403108:	bf08      	it	eq
  40310a:	2c0a      	cmpeq	r4, #10
  40310c:	f0c0 808f 	bcc.w	40322e <_svfprintf_r+0xcee>
  403110:	464e      	mov	r6, r9
  403112:	4620      	mov	r0, r4
  403114:	4629      	mov	r1, r5
  403116:	220a      	movs	r2, #10
  403118:	2300      	movs	r3, #0
  40311a:	f7fe ffed 	bl	4020f8 <__aeabi_uldivmod>
  40311e:	3230      	adds	r2, #48	; 0x30
  403120:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403124:	4620      	mov	r0, r4
  403126:	4629      	mov	r1, r5
  403128:	2300      	movs	r3, #0
  40312a:	220a      	movs	r2, #10
  40312c:	f7fe ffe4 	bl	4020f8 <__aeabi_uldivmod>
  403130:	4604      	mov	r4, r0
  403132:	460d      	mov	r5, r1
  403134:	ea54 0305 	orrs.w	r3, r4, r5
  403138:	d1eb      	bne.n	403112 <_svfprintf_r+0xbd2>
  40313a:	eba9 0306 	sub.w	r3, r9, r6
  40313e:	930e      	str	r3, [sp, #56]	; 0x38
  403140:	f7ff bb0e 	b.w	402760 <_svfprintf_r+0x220>
  403144:	aa25      	add	r2, sp, #148	; 0x94
  403146:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403148:	980c      	ldr	r0, [sp, #48]	; 0x30
  40314a:	f002 fb67 	bl	40581c <__ssprint_r>
  40314e:	2800      	cmp	r0, #0
  403150:	f47f aac8 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403154:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403158:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40315a:	46c8      	mov	r8, r9
  40315c:	f7ff bb5e 	b.w	40281c <_svfprintf_r+0x2dc>
  403160:	1e5e      	subs	r6, r3, #1
  403162:	2e00      	cmp	r6, #0
  403164:	f77f af0a 	ble.w	402f7c <_svfprintf_r+0xa3c>
  403168:	2e10      	cmp	r6, #16
  40316a:	4d03      	ldr	r5, [pc, #12]	; (403178 <_svfprintf_r+0xc38>)
  40316c:	dd22      	ble.n	4031b4 <_svfprintf_r+0xc74>
  40316e:	4622      	mov	r2, r4
  403170:	f04f 0b10 	mov.w	fp, #16
  403174:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403176:	e006      	b.n	403186 <_svfprintf_r+0xc46>
  403178:	00406d3c 	.word	0x00406d3c
  40317c:	3e10      	subs	r6, #16
  40317e:	2e10      	cmp	r6, #16
  403180:	f108 0808 	add.w	r8, r8, #8
  403184:	dd15      	ble.n	4031b2 <_svfprintf_r+0xc72>
  403186:	3701      	adds	r7, #1
  403188:	3210      	adds	r2, #16
  40318a:	2f07      	cmp	r7, #7
  40318c:	9227      	str	r2, [sp, #156]	; 0x9c
  40318e:	9726      	str	r7, [sp, #152]	; 0x98
  403190:	e888 0820 	stmia.w	r8, {r5, fp}
  403194:	ddf2      	ble.n	40317c <_svfprintf_r+0xc3c>
  403196:	aa25      	add	r2, sp, #148	; 0x94
  403198:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40319a:	4620      	mov	r0, r4
  40319c:	f002 fb3e 	bl	40581c <__ssprint_r>
  4031a0:	2800      	cmp	r0, #0
  4031a2:	f47f aa9f 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4031a6:	3e10      	subs	r6, #16
  4031a8:	2e10      	cmp	r6, #16
  4031aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031ac:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031ae:	46c8      	mov	r8, r9
  4031b0:	dce9      	bgt.n	403186 <_svfprintf_r+0xc46>
  4031b2:	4614      	mov	r4, r2
  4031b4:	3701      	adds	r7, #1
  4031b6:	4434      	add	r4, r6
  4031b8:	2f07      	cmp	r7, #7
  4031ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4031bc:	9726      	str	r7, [sp, #152]	; 0x98
  4031be:	e888 0060 	stmia.w	r8, {r5, r6}
  4031c2:	f77f aed9 	ble.w	402f78 <_svfprintf_r+0xa38>
  4031c6:	aa25      	add	r2, sp, #148	; 0x94
  4031c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031cc:	f002 fb26 	bl	40581c <__ssprint_r>
  4031d0:	2800      	cmp	r0, #0
  4031d2:	f47f aa87 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4031d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031d8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031da:	46c8      	mov	r8, r9
  4031dc:	e6ce      	b.n	402f7c <_svfprintf_r+0xa3c>
  4031de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031e0:	6814      	ldr	r4, [r2, #0]
  4031e2:	4613      	mov	r3, r2
  4031e4:	3304      	adds	r3, #4
  4031e6:	17e5      	asrs	r5, r4, #31
  4031e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4031ea:	4622      	mov	r2, r4
  4031ec:	462b      	mov	r3, r5
  4031ee:	e4fa      	b.n	402be6 <_svfprintf_r+0x6a6>
  4031f0:	3204      	adds	r2, #4
  4031f2:	681c      	ldr	r4, [r3, #0]
  4031f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4031f6:	2301      	movs	r3, #1
  4031f8:	2500      	movs	r5, #0
  4031fa:	f7ff ba94 	b.w	402726 <_svfprintf_r+0x1e6>
  4031fe:	681c      	ldr	r4, [r3, #0]
  403200:	3304      	adds	r3, #4
  403202:	930f      	str	r3, [sp, #60]	; 0x3c
  403204:	2500      	movs	r5, #0
  403206:	e421      	b.n	402a4c <_svfprintf_r+0x50c>
  403208:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40320a:	460a      	mov	r2, r1
  40320c:	3204      	adds	r2, #4
  40320e:	680c      	ldr	r4, [r1, #0]
  403210:	920f      	str	r2, [sp, #60]	; 0x3c
  403212:	2500      	movs	r5, #0
  403214:	f7ff ba87 	b.w	402726 <_svfprintf_r+0x1e6>
  403218:	4614      	mov	r4, r2
  40321a:	3301      	adds	r3, #1
  40321c:	4434      	add	r4, r6
  40321e:	2b07      	cmp	r3, #7
  403220:	9427      	str	r4, [sp, #156]	; 0x9c
  403222:	9326      	str	r3, [sp, #152]	; 0x98
  403224:	e888 0060 	stmia.w	r8, {r5, r6}
  403228:	f77f ab68 	ble.w	4028fc <_svfprintf_r+0x3bc>
  40322c:	e6b3      	b.n	402f96 <_svfprintf_r+0xa56>
  40322e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403232:	f8cd b01c 	str.w	fp, [sp, #28]
  403236:	ae42      	add	r6, sp, #264	; 0x108
  403238:	3430      	adds	r4, #48	; 0x30
  40323a:	2301      	movs	r3, #1
  40323c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403240:	930e      	str	r3, [sp, #56]	; 0x38
  403242:	f7ff ba8d 	b.w	402760 <_svfprintf_r+0x220>
  403246:	aa25      	add	r2, sp, #148	; 0x94
  403248:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40324a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40324c:	f002 fae6 	bl	40581c <__ssprint_r>
  403250:	2800      	cmp	r0, #0
  403252:	f47f aa47 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403256:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403258:	46c8      	mov	r8, r9
  40325a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40325c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40325e:	429a      	cmp	r2, r3
  403260:	db44      	blt.n	4032ec <_svfprintf_r+0xdac>
  403262:	9b07      	ldr	r3, [sp, #28]
  403264:	07d9      	lsls	r1, r3, #31
  403266:	d441      	bmi.n	4032ec <_svfprintf_r+0xdac>
  403268:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40326a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40326c:	1a9a      	subs	r2, r3, r2
  40326e:	1a1d      	subs	r5, r3, r0
  403270:	4295      	cmp	r5, r2
  403272:	bfa8      	it	ge
  403274:	4615      	movge	r5, r2
  403276:	2d00      	cmp	r5, #0
  403278:	dd0e      	ble.n	403298 <_svfprintf_r+0xd58>
  40327a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40327c:	f8c8 5004 	str.w	r5, [r8, #4]
  403280:	3101      	adds	r1, #1
  403282:	4406      	add	r6, r0
  403284:	442c      	add	r4, r5
  403286:	2907      	cmp	r1, #7
  403288:	f8c8 6000 	str.w	r6, [r8]
  40328c:	9427      	str	r4, [sp, #156]	; 0x9c
  40328e:	9126      	str	r1, [sp, #152]	; 0x98
  403290:	f300 823b 	bgt.w	40370a <_svfprintf_r+0x11ca>
  403294:	f108 0808 	add.w	r8, r8, #8
  403298:	2d00      	cmp	r5, #0
  40329a:	bfac      	ite	ge
  40329c:	1b56      	subge	r6, r2, r5
  40329e:	4616      	movlt	r6, r2
  4032a0:	2e00      	cmp	r6, #0
  4032a2:	f77f ab2d 	ble.w	402900 <_svfprintf_r+0x3c0>
  4032a6:	2e10      	cmp	r6, #16
  4032a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032aa:	4db0      	ldr	r5, [pc, #704]	; (40356c <_svfprintf_r+0x102c>)
  4032ac:	ddb5      	ble.n	40321a <_svfprintf_r+0xcda>
  4032ae:	4622      	mov	r2, r4
  4032b0:	2710      	movs	r7, #16
  4032b2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4032b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4032b8:	e004      	b.n	4032c4 <_svfprintf_r+0xd84>
  4032ba:	f108 0808 	add.w	r8, r8, #8
  4032be:	3e10      	subs	r6, #16
  4032c0:	2e10      	cmp	r6, #16
  4032c2:	dda9      	ble.n	403218 <_svfprintf_r+0xcd8>
  4032c4:	3301      	adds	r3, #1
  4032c6:	3210      	adds	r2, #16
  4032c8:	2b07      	cmp	r3, #7
  4032ca:	9227      	str	r2, [sp, #156]	; 0x9c
  4032cc:	9326      	str	r3, [sp, #152]	; 0x98
  4032ce:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032d2:	ddf2      	ble.n	4032ba <_svfprintf_r+0xd7a>
  4032d4:	aa25      	add	r2, sp, #148	; 0x94
  4032d6:	4621      	mov	r1, r4
  4032d8:	4658      	mov	r0, fp
  4032da:	f002 fa9f 	bl	40581c <__ssprint_r>
  4032de:	2800      	cmp	r0, #0
  4032e0:	f47f aa00 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4032e4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4032e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032e8:	46c8      	mov	r8, r9
  4032ea:	e7e8      	b.n	4032be <_svfprintf_r+0xd7e>
  4032ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032ee:	9819      	ldr	r0, [sp, #100]	; 0x64
  4032f0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4032f2:	f8c8 1000 	str.w	r1, [r8]
  4032f6:	3301      	adds	r3, #1
  4032f8:	4404      	add	r4, r0
  4032fa:	2b07      	cmp	r3, #7
  4032fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4032fe:	f8c8 0004 	str.w	r0, [r8, #4]
  403302:	9326      	str	r3, [sp, #152]	; 0x98
  403304:	f300 81f5 	bgt.w	4036f2 <_svfprintf_r+0x11b2>
  403308:	f108 0808 	add.w	r8, r8, #8
  40330c:	e7ac      	b.n	403268 <_svfprintf_r+0xd28>
  40330e:	9b07      	ldr	r3, [sp, #28]
  403310:	07da      	lsls	r2, r3, #31
  403312:	f53f adfe 	bmi.w	402f12 <_svfprintf_r+0x9d2>
  403316:	3701      	adds	r7, #1
  403318:	3401      	adds	r4, #1
  40331a:	2301      	movs	r3, #1
  40331c:	2f07      	cmp	r7, #7
  40331e:	9427      	str	r4, [sp, #156]	; 0x9c
  403320:	9726      	str	r7, [sp, #152]	; 0x98
  403322:	f8c8 6000 	str.w	r6, [r8]
  403326:	f8c8 3004 	str.w	r3, [r8, #4]
  40332a:	f77f ae25 	ble.w	402f78 <_svfprintf_r+0xa38>
  40332e:	e74a      	b.n	4031c6 <_svfprintf_r+0xc86>
  403330:	aa25      	add	r2, sp, #148	; 0x94
  403332:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403334:	980c      	ldr	r0, [sp, #48]	; 0x30
  403336:	f002 fa71 	bl	40581c <__ssprint_r>
  40333a:	2800      	cmp	r0, #0
  40333c:	f47f a9d2 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403340:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403342:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403344:	46c8      	mov	r8, r9
  403346:	e5f2      	b.n	402f2e <_svfprintf_r+0x9ee>
  403348:	aa25      	add	r2, sp, #148	; 0x94
  40334a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40334c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40334e:	f002 fa65 	bl	40581c <__ssprint_r>
  403352:	2800      	cmp	r0, #0
  403354:	f47f a9c6 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403358:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40335a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40335c:	46c8      	mov	r8, r9
  40335e:	e5f5      	b.n	402f4c <_svfprintf_r+0xa0c>
  403360:	464e      	mov	r6, r9
  403362:	f7ff b9fd 	b.w	402760 <_svfprintf_r+0x220>
  403366:	aa25      	add	r2, sp, #148	; 0x94
  403368:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40336a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40336c:	f002 fa56 	bl	40581c <__ssprint_r>
  403370:	2800      	cmp	r0, #0
  403372:	f47f a9b7 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403376:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403378:	46c8      	mov	r8, r9
  40337a:	f7ff ba72 	b.w	402862 <_svfprintf_r+0x322>
  40337e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403380:	4622      	mov	r2, r4
  403382:	4620      	mov	r0, r4
  403384:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403386:	4623      	mov	r3, r4
  403388:	4621      	mov	r1, r4
  40338a:	f002 ff43 	bl	406214 <__aeabi_dcmpun>
  40338e:	2800      	cmp	r0, #0
  403390:	f040 8286 	bne.w	4038a0 <_svfprintf_r+0x1360>
  403394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403396:	3301      	adds	r3, #1
  403398:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40339a:	f023 0320 	bic.w	r3, r3, #32
  40339e:	930e      	str	r3, [sp, #56]	; 0x38
  4033a0:	f000 81e2 	beq.w	403768 <_svfprintf_r+0x1228>
  4033a4:	2b47      	cmp	r3, #71	; 0x47
  4033a6:	f000 811e 	beq.w	4035e6 <_svfprintf_r+0x10a6>
  4033aa:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4033ae:	9307      	str	r3, [sp, #28]
  4033b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033b2:	1e1f      	subs	r7, r3, #0
  4033b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033b6:	9308      	str	r3, [sp, #32]
  4033b8:	bfbb      	ittet	lt
  4033ba:	463b      	movlt	r3, r7
  4033bc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4033c0:	2300      	movge	r3, #0
  4033c2:	232d      	movlt	r3, #45	; 0x2d
  4033c4:	9310      	str	r3, [sp, #64]	; 0x40
  4033c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033c8:	2b66      	cmp	r3, #102	; 0x66
  4033ca:	f000 81bb 	beq.w	403744 <_svfprintf_r+0x1204>
  4033ce:	2b46      	cmp	r3, #70	; 0x46
  4033d0:	f000 80df 	beq.w	403592 <_svfprintf_r+0x1052>
  4033d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033d6:	9a08      	ldr	r2, [sp, #32]
  4033d8:	2b45      	cmp	r3, #69	; 0x45
  4033da:	bf0c      	ite	eq
  4033dc:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4033de:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4033e0:	a823      	add	r0, sp, #140	; 0x8c
  4033e2:	a920      	add	r1, sp, #128	; 0x80
  4033e4:	bf08      	it	eq
  4033e6:	1c5d      	addeq	r5, r3, #1
  4033e8:	9004      	str	r0, [sp, #16]
  4033ea:	9103      	str	r1, [sp, #12]
  4033ec:	a81f      	add	r0, sp, #124	; 0x7c
  4033ee:	2102      	movs	r1, #2
  4033f0:	463b      	mov	r3, r7
  4033f2:	9002      	str	r0, [sp, #8]
  4033f4:	9501      	str	r5, [sp, #4]
  4033f6:	9100      	str	r1, [sp, #0]
  4033f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033fa:	f000 fb75 	bl	403ae8 <_dtoa_r>
  4033fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403400:	2b67      	cmp	r3, #103	; 0x67
  403402:	4606      	mov	r6, r0
  403404:	f040 81e0 	bne.w	4037c8 <_svfprintf_r+0x1288>
  403408:	f01b 0f01 	tst.w	fp, #1
  40340c:	f000 8246 	beq.w	40389c <_svfprintf_r+0x135c>
  403410:	1974      	adds	r4, r6, r5
  403412:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403414:	9808      	ldr	r0, [sp, #32]
  403416:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403418:	4639      	mov	r1, r7
  40341a:	f002 fec9 	bl	4061b0 <__aeabi_dcmpeq>
  40341e:	2800      	cmp	r0, #0
  403420:	f040 8165 	bne.w	4036ee <_svfprintf_r+0x11ae>
  403424:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403426:	42a3      	cmp	r3, r4
  403428:	d206      	bcs.n	403438 <_svfprintf_r+0xef8>
  40342a:	2130      	movs	r1, #48	; 0x30
  40342c:	1c5a      	adds	r2, r3, #1
  40342e:	9223      	str	r2, [sp, #140]	; 0x8c
  403430:	7019      	strb	r1, [r3, #0]
  403432:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403434:	429c      	cmp	r4, r3
  403436:	d8f9      	bhi.n	40342c <_svfprintf_r+0xeec>
  403438:	1b9b      	subs	r3, r3, r6
  40343a:	9313      	str	r3, [sp, #76]	; 0x4c
  40343c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40343e:	2b47      	cmp	r3, #71	; 0x47
  403440:	f000 80e9 	beq.w	403616 <_svfprintf_r+0x10d6>
  403444:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403446:	2b65      	cmp	r3, #101	; 0x65
  403448:	f340 81cd 	ble.w	4037e6 <_svfprintf_r+0x12a6>
  40344c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40344e:	2b66      	cmp	r3, #102	; 0x66
  403450:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403452:	9312      	str	r3, [sp, #72]	; 0x48
  403454:	f000 819e 	beq.w	403794 <_svfprintf_r+0x1254>
  403458:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40345a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40345c:	4619      	mov	r1, r3
  40345e:	4291      	cmp	r1, r2
  403460:	f300 818a 	bgt.w	403778 <_svfprintf_r+0x1238>
  403464:	f01b 0f01 	tst.w	fp, #1
  403468:	f040 8213 	bne.w	403892 <_svfprintf_r+0x1352>
  40346c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403470:	9308      	str	r3, [sp, #32]
  403472:	2367      	movs	r3, #103	; 0x67
  403474:	920e      	str	r2, [sp, #56]	; 0x38
  403476:	9311      	str	r3, [sp, #68]	; 0x44
  403478:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40347a:	2b00      	cmp	r3, #0
  40347c:	f040 80c4 	bne.w	403608 <_svfprintf_r+0x10c8>
  403480:	930a      	str	r3, [sp, #40]	; 0x28
  403482:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403486:	f7ff b973 	b.w	402770 <_svfprintf_r+0x230>
  40348a:	4635      	mov	r5, r6
  40348c:	460c      	mov	r4, r1
  40348e:	4646      	mov	r6, r8
  403490:	4690      	mov	r8, r2
  403492:	3301      	adds	r3, #1
  403494:	443c      	add	r4, r7
  403496:	2b07      	cmp	r3, #7
  403498:	9427      	str	r4, [sp, #156]	; 0x9c
  40349a:	9326      	str	r3, [sp, #152]	; 0x98
  40349c:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034a0:	f73f aed1 	bgt.w	403246 <_svfprintf_r+0xd06>
  4034a4:	f108 0808 	add.w	r8, r8, #8
  4034a8:	e6d7      	b.n	40325a <_svfprintf_r+0xd1a>
  4034aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034ac:	6813      	ldr	r3, [r2, #0]
  4034ae:	3204      	adds	r2, #4
  4034b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4034b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4034b4:	601a      	str	r2, [r3, #0]
  4034b6:	f7ff b86a 	b.w	40258e <_svfprintf_r+0x4e>
  4034ba:	aa25      	add	r2, sp, #148	; 0x94
  4034bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034c0:	f002 f9ac 	bl	40581c <__ssprint_r>
  4034c4:	2800      	cmp	r0, #0
  4034c6:	f47f a90d 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4034ca:	46c8      	mov	r8, r9
  4034cc:	e48d      	b.n	402dea <_svfprintf_r+0x8aa>
  4034ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034d0:	4a27      	ldr	r2, [pc, #156]	; (403570 <_svfprintf_r+0x1030>)
  4034d2:	f8c8 2000 	str.w	r2, [r8]
  4034d6:	3301      	adds	r3, #1
  4034d8:	3401      	adds	r4, #1
  4034da:	2201      	movs	r2, #1
  4034dc:	2b07      	cmp	r3, #7
  4034de:	9427      	str	r4, [sp, #156]	; 0x9c
  4034e0:	9326      	str	r3, [sp, #152]	; 0x98
  4034e2:	f8c8 2004 	str.w	r2, [r8, #4]
  4034e6:	dc72      	bgt.n	4035ce <_svfprintf_r+0x108e>
  4034e8:	f108 0808 	add.w	r8, r8, #8
  4034ec:	b929      	cbnz	r1, 4034fa <_svfprintf_r+0xfba>
  4034ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034f0:	b91b      	cbnz	r3, 4034fa <_svfprintf_r+0xfba>
  4034f2:	9b07      	ldr	r3, [sp, #28]
  4034f4:	07d8      	lsls	r0, r3, #31
  4034f6:	f57f aa03 	bpl.w	402900 <_svfprintf_r+0x3c0>
  4034fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034fc:	9819      	ldr	r0, [sp, #100]	; 0x64
  4034fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403500:	f8c8 2000 	str.w	r2, [r8]
  403504:	3301      	adds	r3, #1
  403506:	4602      	mov	r2, r0
  403508:	4422      	add	r2, r4
  40350a:	2b07      	cmp	r3, #7
  40350c:	9227      	str	r2, [sp, #156]	; 0x9c
  40350e:	f8c8 0004 	str.w	r0, [r8, #4]
  403512:	9326      	str	r3, [sp, #152]	; 0x98
  403514:	f300 818d 	bgt.w	403832 <_svfprintf_r+0x12f2>
  403518:	f108 0808 	add.w	r8, r8, #8
  40351c:	2900      	cmp	r1, #0
  40351e:	f2c0 8165 	blt.w	4037ec <_svfprintf_r+0x12ac>
  403522:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403524:	f8c8 6000 	str.w	r6, [r8]
  403528:	3301      	adds	r3, #1
  40352a:	188c      	adds	r4, r1, r2
  40352c:	2b07      	cmp	r3, #7
  40352e:	9427      	str	r4, [sp, #156]	; 0x9c
  403530:	9326      	str	r3, [sp, #152]	; 0x98
  403532:	f8c8 1004 	str.w	r1, [r8, #4]
  403536:	f77f a9e1 	ble.w	4028fc <_svfprintf_r+0x3bc>
  40353a:	e52c      	b.n	402f96 <_svfprintf_r+0xa56>
  40353c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40353e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403540:	6813      	ldr	r3, [r2, #0]
  403542:	17cd      	asrs	r5, r1, #31
  403544:	4608      	mov	r0, r1
  403546:	3204      	adds	r2, #4
  403548:	4629      	mov	r1, r5
  40354a:	920f      	str	r2, [sp, #60]	; 0x3c
  40354c:	e9c3 0100 	strd	r0, r1, [r3]
  403550:	f7ff b81d 	b.w	40258e <_svfprintf_r+0x4e>
  403554:	aa25      	add	r2, sp, #148	; 0x94
  403556:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403558:	980c      	ldr	r0, [sp, #48]	; 0x30
  40355a:	f002 f95f 	bl	40581c <__ssprint_r>
  40355e:	2800      	cmp	r0, #0
  403560:	f47f a8c0 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403564:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403566:	46c8      	mov	r8, r9
  403568:	e458      	b.n	402e1c <_svfprintf_r+0x8dc>
  40356a:	bf00      	nop
  40356c:	00406d3c 	.word	0x00406d3c
  403570:	00406d28 	.word	0x00406d28
  403574:	2140      	movs	r1, #64	; 0x40
  403576:	980c      	ldr	r0, [sp, #48]	; 0x30
  403578:	f001 fa0c 	bl	404994 <_malloc_r>
  40357c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40357e:	6010      	str	r0, [r2, #0]
  403580:	6110      	str	r0, [r2, #16]
  403582:	2800      	cmp	r0, #0
  403584:	f000 81f2 	beq.w	40396c <_svfprintf_r+0x142c>
  403588:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40358a:	2340      	movs	r3, #64	; 0x40
  40358c:	6153      	str	r3, [r2, #20]
  40358e:	f7fe bfee 	b.w	40256e <_svfprintf_r+0x2e>
  403592:	a823      	add	r0, sp, #140	; 0x8c
  403594:	a920      	add	r1, sp, #128	; 0x80
  403596:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403598:	9004      	str	r0, [sp, #16]
  40359a:	9103      	str	r1, [sp, #12]
  40359c:	a81f      	add	r0, sp, #124	; 0x7c
  40359e:	2103      	movs	r1, #3
  4035a0:	9002      	str	r0, [sp, #8]
  4035a2:	9a08      	ldr	r2, [sp, #32]
  4035a4:	9401      	str	r4, [sp, #4]
  4035a6:	463b      	mov	r3, r7
  4035a8:	9100      	str	r1, [sp, #0]
  4035aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035ac:	f000 fa9c 	bl	403ae8 <_dtoa_r>
  4035b0:	4625      	mov	r5, r4
  4035b2:	4606      	mov	r6, r0
  4035b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035b6:	2b46      	cmp	r3, #70	; 0x46
  4035b8:	eb06 0405 	add.w	r4, r6, r5
  4035bc:	f47f af29 	bne.w	403412 <_svfprintf_r+0xed2>
  4035c0:	7833      	ldrb	r3, [r6, #0]
  4035c2:	2b30      	cmp	r3, #48	; 0x30
  4035c4:	f000 8178 	beq.w	4038b8 <_svfprintf_r+0x1378>
  4035c8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4035ca:	442c      	add	r4, r5
  4035cc:	e721      	b.n	403412 <_svfprintf_r+0xed2>
  4035ce:	aa25      	add	r2, sp, #148	; 0x94
  4035d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035d4:	f002 f922 	bl	40581c <__ssprint_r>
  4035d8:	2800      	cmp	r0, #0
  4035da:	f47f a883 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4035de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4035e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035e2:	46c8      	mov	r8, r9
  4035e4:	e782      	b.n	4034ec <_svfprintf_r+0xfac>
  4035e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035e8:	2b00      	cmp	r3, #0
  4035ea:	bf08      	it	eq
  4035ec:	2301      	moveq	r3, #1
  4035ee:	930a      	str	r3, [sp, #40]	; 0x28
  4035f0:	e6db      	b.n	4033aa <_svfprintf_r+0xe6a>
  4035f2:	4630      	mov	r0, r6
  4035f4:	940a      	str	r4, [sp, #40]	; 0x28
  4035f6:	f002 f8a3 	bl	405740 <strlen>
  4035fa:	950f      	str	r5, [sp, #60]	; 0x3c
  4035fc:	900e      	str	r0, [sp, #56]	; 0x38
  4035fe:	f8cd b01c 	str.w	fp, [sp, #28]
  403602:	4603      	mov	r3, r0
  403604:	f7ff b9f9 	b.w	4029fa <_svfprintf_r+0x4ba>
  403608:	272d      	movs	r7, #45	; 0x2d
  40360a:	2300      	movs	r3, #0
  40360c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403610:	930a      	str	r3, [sp, #40]	; 0x28
  403612:	f7ff b8ae 	b.w	402772 <_svfprintf_r+0x232>
  403616:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403618:	9312      	str	r3, [sp, #72]	; 0x48
  40361a:	461a      	mov	r2, r3
  40361c:	3303      	adds	r3, #3
  40361e:	db04      	blt.n	40362a <_svfprintf_r+0x10ea>
  403620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403622:	4619      	mov	r1, r3
  403624:	4291      	cmp	r1, r2
  403626:	f6bf af17 	bge.w	403458 <_svfprintf_r+0xf18>
  40362a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40362c:	3b02      	subs	r3, #2
  40362e:	9311      	str	r3, [sp, #68]	; 0x44
  403630:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403634:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403638:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40363a:	3b01      	subs	r3, #1
  40363c:	2b00      	cmp	r3, #0
  40363e:	931f      	str	r3, [sp, #124]	; 0x7c
  403640:	bfbd      	ittte	lt
  403642:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403644:	f1c3 0301 	rsblt	r3, r3, #1
  403648:	222d      	movlt	r2, #45	; 0x2d
  40364a:	222b      	movge	r2, #43	; 0x2b
  40364c:	2b09      	cmp	r3, #9
  40364e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403652:	f340 8116 	ble.w	403882 <_svfprintf_r+0x1342>
  403656:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40365a:	4620      	mov	r0, r4
  40365c:	4dab      	ldr	r5, [pc, #684]	; (40390c <_svfprintf_r+0x13cc>)
  40365e:	e000      	b.n	403662 <_svfprintf_r+0x1122>
  403660:	4610      	mov	r0, r2
  403662:	fb85 1203 	smull	r1, r2, r5, r3
  403666:	17d9      	asrs	r1, r3, #31
  403668:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40366c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403670:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403674:	3230      	adds	r2, #48	; 0x30
  403676:	2909      	cmp	r1, #9
  403678:	f800 2c01 	strb.w	r2, [r0, #-1]
  40367c:	460b      	mov	r3, r1
  40367e:	f100 32ff 	add.w	r2, r0, #4294967295
  403682:	dced      	bgt.n	403660 <_svfprintf_r+0x1120>
  403684:	3330      	adds	r3, #48	; 0x30
  403686:	3802      	subs	r0, #2
  403688:	b2d9      	uxtb	r1, r3
  40368a:	4284      	cmp	r4, r0
  40368c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403690:	f240 8165 	bls.w	40395e <_svfprintf_r+0x141e>
  403694:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403698:	4613      	mov	r3, r2
  40369a:	e001      	b.n	4036a0 <_svfprintf_r+0x1160>
  40369c:	f813 1b01 	ldrb.w	r1, [r3], #1
  4036a0:	f800 1b01 	strb.w	r1, [r0], #1
  4036a4:	42a3      	cmp	r3, r4
  4036a6:	d1f9      	bne.n	40369c <_svfprintf_r+0x115c>
  4036a8:	3301      	adds	r3, #1
  4036aa:	1a9b      	subs	r3, r3, r2
  4036ac:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4036b0:	4413      	add	r3, r2
  4036b2:	aa21      	add	r2, sp, #132	; 0x84
  4036b4:	1a9b      	subs	r3, r3, r2
  4036b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4036b8:	931b      	str	r3, [sp, #108]	; 0x6c
  4036ba:	2a01      	cmp	r2, #1
  4036bc:	4413      	add	r3, r2
  4036be:	930e      	str	r3, [sp, #56]	; 0x38
  4036c0:	f340 8119 	ble.w	4038f6 <_svfprintf_r+0x13b6>
  4036c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036c6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036c8:	4413      	add	r3, r2
  4036ca:	930e      	str	r3, [sp, #56]	; 0x38
  4036cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036d0:	9308      	str	r3, [sp, #32]
  4036d2:	2300      	movs	r3, #0
  4036d4:	9312      	str	r3, [sp, #72]	; 0x48
  4036d6:	e6cf      	b.n	403478 <_svfprintf_r+0xf38>
  4036d8:	aa25      	add	r2, sp, #148	; 0x94
  4036da:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036dc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036de:	f002 f89d 	bl	40581c <__ssprint_r>
  4036e2:	2800      	cmp	r0, #0
  4036e4:	f47e affe 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  4036e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036ea:	46c8      	mov	r8, r9
  4036ec:	e4d7      	b.n	40309e <_svfprintf_r+0xb5e>
  4036ee:	4623      	mov	r3, r4
  4036f0:	e6a2      	b.n	403438 <_svfprintf_r+0xef8>
  4036f2:	aa25      	add	r2, sp, #148	; 0x94
  4036f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036f8:	f002 f890 	bl	40581c <__ssprint_r>
  4036fc:	2800      	cmp	r0, #0
  4036fe:	f47e aff1 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403702:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403704:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403706:	46c8      	mov	r8, r9
  403708:	e5ae      	b.n	403268 <_svfprintf_r+0xd28>
  40370a:	aa25      	add	r2, sp, #148	; 0x94
  40370c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40370e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403710:	f002 f884 	bl	40581c <__ssprint_r>
  403714:	2800      	cmp	r0, #0
  403716:	f47e afe5 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  40371a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40371c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40371e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403720:	1a9a      	subs	r2, r3, r2
  403722:	46c8      	mov	r8, r9
  403724:	e5b8      	b.n	403298 <_svfprintf_r+0xd58>
  403726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403728:	9612      	str	r6, [sp, #72]	; 0x48
  40372a:	2b06      	cmp	r3, #6
  40372c:	bf28      	it	cs
  40372e:	2306      	movcs	r3, #6
  403730:	960a      	str	r6, [sp, #40]	; 0x28
  403732:	4637      	mov	r7, r6
  403734:	9308      	str	r3, [sp, #32]
  403736:	950f      	str	r5, [sp, #60]	; 0x3c
  403738:	f8cd b01c 	str.w	fp, [sp, #28]
  40373c:	930e      	str	r3, [sp, #56]	; 0x38
  40373e:	4e74      	ldr	r6, [pc, #464]	; (403910 <_svfprintf_r+0x13d0>)
  403740:	f7ff b816 	b.w	402770 <_svfprintf_r+0x230>
  403744:	a823      	add	r0, sp, #140	; 0x8c
  403746:	a920      	add	r1, sp, #128	; 0x80
  403748:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40374a:	9004      	str	r0, [sp, #16]
  40374c:	9103      	str	r1, [sp, #12]
  40374e:	a81f      	add	r0, sp, #124	; 0x7c
  403750:	2103      	movs	r1, #3
  403752:	9002      	str	r0, [sp, #8]
  403754:	9a08      	ldr	r2, [sp, #32]
  403756:	9501      	str	r5, [sp, #4]
  403758:	463b      	mov	r3, r7
  40375a:	9100      	str	r1, [sp, #0]
  40375c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40375e:	f000 f9c3 	bl	403ae8 <_dtoa_r>
  403762:	4606      	mov	r6, r0
  403764:	1944      	adds	r4, r0, r5
  403766:	e72b      	b.n	4035c0 <_svfprintf_r+0x1080>
  403768:	2306      	movs	r3, #6
  40376a:	930a      	str	r3, [sp, #40]	; 0x28
  40376c:	e61d      	b.n	4033aa <_svfprintf_r+0xe6a>
  40376e:	272d      	movs	r7, #45	; 0x2d
  403770:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403774:	f7ff bacd 	b.w	402d12 <_svfprintf_r+0x7d2>
  403778:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40377a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40377c:	4413      	add	r3, r2
  40377e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403780:	930e      	str	r3, [sp, #56]	; 0x38
  403782:	2a00      	cmp	r2, #0
  403784:	f340 80b0 	ble.w	4038e8 <_svfprintf_r+0x13a8>
  403788:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40378c:	9308      	str	r3, [sp, #32]
  40378e:	2367      	movs	r3, #103	; 0x67
  403790:	9311      	str	r3, [sp, #68]	; 0x44
  403792:	e671      	b.n	403478 <_svfprintf_r+0xf38>
  403794:	2b00      	cmp	r3, #0
  403796:	f340 80c3 	ble.w	403920 <_svfprintf_r+0x13e0>
  40379a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40379c:	2a00      	cmp	r2, #0
  40379e:	f040 8099 	bne.w	4038d4 <_svfprintf_r+0x1394>
  4037a2:	f01b 0f01 	tst.w	fp, #1
  4037a6:	f040 8095 	bne.w	4038d4 <_svfprintf_r+0x1394>
  4037aa:	9308      	str	r3, [sp, #32]
  4037ac:	930e      	str	r3, [sp, #56]	; 0x38
  4037ae:	e663      	b.n	403478 <_svfprintf_r+0xf38>
  4037b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037b2:	9308      	str	r3, [sp, #32]
  4037b4:	930e      	str	r3, [sp, #56]	; 0x38
  4037b6:	900a      	str	r0, [sp, #40]	; 0x28
  4037b8:	950f      	str	r5, [sp, #60]	; 0x3c
  4037ba:	f8cd b01c 	str.w	fp, [sp, #28]
  4037be:	9012      	str	r0, [sp, #72]	; 0x48
  4037c0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037c4:	f7fe bfd4 	b.w	402770 <_svfprintf_r+0x230>
  4037c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037ca:	2b47      	cmp	r3, #71	; 0x47
  4037cc:	f47f ae20 	bne.w	403410 <_svfprintf_r+0xed0>
  4037d0:	f01b 0f01 	tst.w	fp, #1
  4037d4:	f47f aeee 	bne.w	4035b4 <_svfprintf_r+0x1074>
  4037d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037da:	1b9b      	subs	r3, r3, r6
  4037dc:	9313      	str	r3, [sp, #76]	; 0x4c
  4037de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037e0:	2b47      	cmp	r3, #71	; 0x47
  4037e2:	f43f af18 	beq.w	403616 <_svfprintf_r+0x10d6>
  4037e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4037e8:	9312      	str	r3, [sp, #72]	; 0x48
  4037ea:	e721      	b.n	403630 <_svfprintf_r+0x10f0>
  4037ec:	424f      	negs	r7, r1
  4037ee:	3110      	adds	r1, #16
  4037f0:	4d48      	ldr	r5, [pc, #288]	; (403914 <_svfprintf_r+0x13d4>)
  4037f2:	da2f      	bge.n	403854 <_svfprintf_r+0x1314>
  4037f4:	2410      	movs	r4, #16
  4037f6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4037fa:	e004      	b.n	403806 <_svfprintf_r+0x12c6>
  4037fc:	f108 0808 	add.w	r8, r8, #8
  403800:	3f10      	subs	r7, #16
  403802:	2f10      	cmp	r7, #16
  403804:	dd26      	ble.n	403854 <_svfprintf_r+0x1314>
  403806:	3301      	adds	r3, #1
  403808:	3210      	adds	r2, #16
  40380a:	2b07      	cmp	r3, #7
  40380c:	9227      	str	r2, [sp, #156]	; 0x9c
  40380e:	9326      	str	r3, [sp, #152]	; 0x98
  403810:	f8c8 5000 	str.w	r5, [r8]
  403814:	f8c8 4004 	str.w	r4, [r8, #4]
  403818:	ddf0      	ble.n	4037fc <_svfprintf_r+0x12bc>
  40381a:	aa25      	add	r2, sp, #148	; 0x94
  40381c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40381e:	4658      	mov	r0, fp
  403820:	f001 fffc 	bl	40581c <__ssprint_r>
  403824:	2800      	cmp	r0, #0
  403826:	f47e af5d 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  40382a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40382c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40382e:	46c8      	mov	r8, r9
  403830:	e7e6      	b.n	403800 <_svfprintf_r+0x12c0>
  403832:	aa25      	add	r2, sp, #148	; 0x94
  403834:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403836:	980c      	ldr	r0, [sp, #48]	; 0x30
  403838:	f001 fff0 	bl	40581c <__ssprint_r>
  40383c:	2800      	cmp	r0, #0
  40383e:	f47e af51 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  403842:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403844:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403846:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403848:	46c8      	mov	r8, r9
  40384a:	e667      	b.n	40351c <_svfprintf_r+0xfdc>
  40384c:	2000      	movs	r0, #0
  40384e:	900a      	str	r0, [sp, #40]	; 0x28
  403850:	f7fe bed0 	b.w	4025f4 <_svfprintf_r+0xb4>
  403854:	3301      	adds	r3, #1
  403856:	443a      	add	r2, r7
  403858:	2b07      	cmp	r3, #7
  40385a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40385e:	9227      	str	r2, [sp, #156]	; 0x9c
  403860:	9326      	str	r3, [sp, #152]	; 0x98
  403862:	f108 0808 	add.w	r8, r8, #8
  403866:	f77f ae5c 	ble.w	403522 <_svfprintf_r+0xfe2>
  40386a:	aa25      	add	r2, sp, #148	; 0x94
  40386c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40386e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403870:	f001 ffd4 	bl	40581c <__ssprint_r>
  403874:	2800      	cmp	r0, #0
  403876:	f47e af35 	bne.w	4026e4 <_svfprintf_r+0x1a4>
  40387a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40387c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40387e:	46c8      	mov	r8, r9
  403880:	e64f      	b.n	403522 <_svfprintf_r+0xfe2>
  403882:	3330      	adds	r3, #48	; 0x30
  403884:	2230      	movs	r2, #48	; 0x30
  403886:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40388a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40388e:	ab22      	add	r3, sp, #136	; 0x88
  403890:	e70f      	b.n	4036b2 <_svfprintf_r+0x1172>
  403892:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403894:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403896:	4413      	add	r3, r2
  403898:	930e      	str	r3, [sp, #56]	; 0x38
  40389a:	e775      	b.n	403788 <_svfprintf_r+0x1248>
  40389c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40389e:	e5cb      	b.n	403438 <_svfprintf_r+0xef8>
  4038a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4038a2:	4e1d      	ldr	r6, [pc, #116]	; (403918 <_svfprintf_r+0x13d8>)
  4038a4:	2b00      	cmp	r3, #0
  4038a6:	bfb6      	itet	lt
  4038a8:	272d      	movlt	r7, #45	; 0x2d
  4038aa:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4038ae:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4038b2:	4b1a      	ldr	r3, [pc, #104]	; (40391c <_svfprintf_r+0x13dc>)
  4038b4:	f7ff ba2f 	b.w	402d16 <_svfprintf_r+0x7d6>
  4038b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4038ba:	9808      	ldr	r0, [sp, #32]
  4038bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4038be:	4639      	mov	r1, r7
  4038c0:	f002 fc76 	bl	4061b0 <__aeabi_dcmpeq>
  4038c4:	2800      	cmp	r0, #0
  4038c6:	f47f ae7f 	bne.w	4035c8 <_svfprintf_r+0x1088>
  4038ca:	f1c5 0501 	rsb	r5, r5, #1
  4038ce:	951f      	str	r5, [sp, #124]	; 0x7c
  4038d0:	442c      	add	r4, r5
  4038d2:	e59e      	b.n	403412 <_svfprintf_r+0xed2>
  4038d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038d8:	4413      	add	r3, r2
  4038da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4038dc:	441a      	add	r2, r3
  4038de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4038e2:	920e      	str	r2, [sp, #56]	; 0x38
  4038e4:	9308      	str	r3, [sp, #32]
  4038e6:	e5c7      	b.n	403478 <_svfprintf_r+0xf38>
  4038e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038ec:	f1c3 0301 	rsb	r3, r3, #1
  4038f0:	441a      	add	r2, r3
  4038f2:	4613      	mov	r3, r2
  4038f4:	e7d0      	b.n	403898 <_svfprintf_r+0x1358>
  4038f6:	f01b 0301 	ands.w	r3, fp, #1
  4038fa:	9312      	str	r3, [sp, #72]	; 0x48
  4038fc:	f47f aee2 	bne.w	4036c4 <_svfprintf_r+0x1184>
  403900:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403902:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403906:	9308      	str	r3, [sp, #32]
  403908:	e5b6      	b.n	403478 <_svfprintf_r+0xf38>
  40390a:	bf00      	nop
  40390c:	66666667 	.word	0x66666667
  403910:	00406d20 	.word	0x00406d20
  403914:	00406d3c 	.word	0x00406d3c
  403918:	00406cf4 	.word	0x00406cf4
  40391c:	00406cf0 	.word	0x00406cf0
  403920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403922:	b913      	cbnz	r3, 40392a <_svfprintf_r+0x13ea>
  403924:	f01b 0f01 	tst.w	fp, #1
  403928:	d002      	beq.n	403930 <_svfprintf_r+0x13f0>
  40392a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40392c:	3301      	adds	r3, #1
  40392e:	e7d4      	b.n	4038da <_svfprintf_r+0x139a>
  403930:	2301      	movs	r3, #1
  403932:	e73a      	b.n	4037aa <_svfprintf_r+0x126a>
  403934:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403936:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40393a:	6828      	ldr	r0, [r5, #0]
  40393c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403940:	900a      	str	r0, [sp, #40]	; 0x28
  403942:	4628      	mov	r0, r5
  403944:	3004      	adds	r0, #4
  403946:	46a2      	mov	sl, r4
  403948:	900f      	str	r0, [sp, #60]	; 0x3c
  40394a:	f7fe be51 	b.w	4025f0 <_svfprintf_r+0xb0>
  40394e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403952:	f7ff b867 	b.w	402a24 <_svfprintf_r+0x4e4>
  403956:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40395a:	f7ff ba15 	b.w	402d88 <_svfprintf_r+0x848>
  40395e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403962:	e6a6      	b.n	4036b2 <_svfprintf_r+0x1172>
  403964:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403968:	f7ff b8eb 	b.w	402b42 <_svfprintf_r+0x602>
  40396c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40396e:	230c      	movs	r3, #12
  403970:	6013      	str	r3, [r2, #0]
  403972:	f04f 33ff 	mov.w	r3, #4294967295
  403976:	9309      	str	r3, [sp, #36]	; 0x24
  403978:	f7fe bebd 	b.w	4026f6 <_svfprintf_r+0x1b6>
  40397c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403980:	f7ff b99a 	b.w	402cb8 <_svfprintf_r+0x778>
  403984:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403988:	f7ff b976 	b.w	402c78 <_svfprintf_r+0x738>
  40398c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403990:	f7ff b959 	b.w	402c46 <_svfprintf_r+0x706>
  403994:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403998:	f7ff b912 	b.w	402bc0 <_svfprintf_r+0x680>

0040399c <register_fini>:
  40399c:	4b02      	ldr	r3, [pc, #8]	; (4039a8 <register_fini+0xc>)
  40399e:	b113      	cbz	r3, 4039a6 <register_fini+0xa>
  4039a0:	4802      	ldr	r0, [pc, #8]	; (4039ac <register_fini+0x10>)
  4039a2:	f000 b805 	b.w	4039b0 <atexit>
  4039a6:	4770      	bx	lr
  4039a8:	00000000 	.word	0x00000000
  4039ac:	0040493d 	.word	0x0040493d

004039b0 <atexit>:
  4039b0:	2300      	movs	r3, #0
  4039b2:	4601      	mov	r1, r0
  4039b4:	461a      	mov	r2, r3
  4039b6:	4618      	mov	r0, r3
  4039b8:	f001 bfae 	b.w	405918 <__register_exitproc>

004039bc <quorem>:
  4039bc:	6902      	ldr	r2, [r0, #16]
  4039be:	690b      	ldr	r3, [r1, #16]
  4039c0:	4293      	cmp	r3, r2
  4039c2:	f300 808d 	bgt.w	403ae0 <quorem+0x124>
  4039c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039ca:	f103 38ff 	add.w	r8, r3, #4294967295
  4039ce:	f101 0714 	add.w	r7, r1, #20
  4039d2:	f100 0b14 	add.w	fp, r0, #20
  4039d6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4039da:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4039de:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4039e2:	b083      	sub	sp, #12
  4039e4:	3201      	adds	r2, #1
  4039e6:	fbb3 f9f2 	udiv	r9, r3, r2
  4039ea:	eb0b 0304 	add.w	r3, fp, r4
  4039ee:	9400      	str	r4, [sp, #0]
  4039f0:	eb07 0a04 	add.w	sl, r7, r4
  4039f4:	9301      	str	r3, [sp, #4]
  4039f6:	f1b9 0f00 	cmp.w	r9, #0
  4039fa:	d039      	beq.n	403a70 <quorem+0xb4>
  4039fc:	2500      	movs	r5, #0
  4039fe:	462e      	mov	r6, r5
  403a00:	46bc      	mov	ip, r7
  403a02:	46de      	mov	lr, fp
  403a04:	f85c 4b04 	ldr.w	r4, [ip], #4
  403a08:	f8de 3000 	ldr.w	r3, [lr]
  403a0c:	b2a2      	uxth	r2, r4
  403a0e:	fb09 5502 	mla	r5, r9, r2, r5
  403a12:	0c22      	lsrs	r2, r4, #16
  403a14:	0c2c      	lsrs	r4, r5, #16
  403a16:	fb09 4202 	mla	r2, r9, r2, r4
  403a1a:	b2ad      	uxth	r5, r5
  403a1c:	1b75      	subs	r5, r6, r5
  403a1e:	b296      	uxth	r6, r2
  403a20:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403a24:	fa15 f383 	uxtah	r3, r5, r3
  403a28:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403a2c:	b29b      	uxth	r3, r3
  403a2e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403a32:	45e2      	cmp	sl, ip
  403a34:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403a38:	f84e 3b04 	str.w	r3, [lr], #4
  403a3c:	ea4f 4626 	mov.w	r6, r6, asr #16
  403a40:	d2e0      	bcs.n	403a04 <quorem+0x48>
  403a42:	9b00      	ldr	r3, [sp, #0]
  403a44:	f85b 3003 	ldr.w	r3, [fp, r3]
  403a48:	b993      	cbnz	r3, 403a70 <quorem+0xb4>
  403a4a:	9c01      	ldr	r4, [sp, #4]
  403a4c:	1f23      	subs	r3, r4, #4
  403a4e:	459b      	cmp	fp, r3
  403a50:	d20c      	bcs.n	403a6c <quorem+0xb0>
  403a52:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403a56:	b94b      	cbnz	r3, 403a6c <quorem+0xb0>
  403a58:	f1a4 0308 	sub.w	r3, r4, #8
  403a5c:	e002      	b.n	403a64 <quorem+0xa8>
  403a5e:	681a      	ldr	r2, [r3, #0]
  403a60:	3b04      	subs	r3, #4
  403a62:	b91a      	cbnz	r2, 403a6c <quorem+0xb0>
  403a64:	459b      	cmp	fp, r3
  403a66:	f108 38ff 	add.w	r8, r8, #4294967295
  403a6a:	d3f8      	bcc.n	403a5e <quorem+0xa2>
  403a6c:	f8c0 8010 	str.w	r8, [r0, #16]
  403a70:	4604      	mov	r4, r0
  403a72:	f001 fd39 	bl	4054e8 <__mcmp>
  403a76:	2800      	cmp	r0, #0
  403a78:	db2e      	blt.n	403ad8 <quorem+0x11c>
  403a7a:	f109 0901 	add.w	r9, r9, #1
  403a7e:	465d      	mov	r5, fp
  403a80:	2300      	movs	r3, #0
  403a82:	f857 1b04 	ldr.w	r1, [r7], #4
  403a86:	6828      	ldr	r0, [r5, #0]
  403a88:	b28a      	uxth	r2, r1
  403a8a:	1a9a      	subs	r2, r3, r2
  403a8c:	0c0b      	lsrs	r3, r1, #16
  403a8e:	fa12 f280 	uxtah	r2, r2, r0
  403a92:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403a96:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403a9a:	b292      	uxth	r2, r2
  403a9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403aa0:	45ba      	cmp	sl, r7
  403aa2:	f845 2b04 	str.w	r2, [r5], #4
  403aa6:	ea4f 4323 	mov.w	r3, r3, asr #16
  403aaa:	d2ea      	bcs.n	403a82 <quorem+0xc6>
  403aac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403ab0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403ab4:	b982      	cbnz	r2, 403ad8 <quorem+0x11c>
  403ab6:	1f1a      	subs	r2, r3, #4
  403ab8:	4593      	cmp	fp, r2
  403aba:	d20b      	bcs.n	403ad4 <quorem+0x118>
  403abc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403ac0:	b942      	cbnz	r2, 403ad4 <quorem+0x118>
  403ac2:	3b08      	subs	r3, #8
  403ac4:	e002      	b.n	403acc <quorem+0x110>
  403ac6:	681a      	ldr	r2, [r3, #0]
  403ac8:	3b04      	subs	r3, #4
  403aca:	b91a      	cbnz	r2, 403ad4 <quorem+0x118>
  403acc:	459b      	cmp	fp, r3
  403ace:	f108 38ff 	add.w	r8, r8, #4294967295
  403ad2:	d3f8      	bcc.n	403ac6 <quorem+0x10a>
  403ad4:	f8c4 8010 	str.w	r8, [r4, #16]
  403ad8:	4648      	mov	r0, r9
  403ada:	b003      	add	sp, #12
  403adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ae0:	2000      	movs	r0, #0
  403ae2:	4770      	bx	lr
  403ae4:	0000      	movs	r0, r0
	...

00403ae8 <_dtoa_r>:
  403ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403aec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403aee:	b09b      	sub	sp, #108	; 0x6c
  403af0:	4604      	mov	r4, r0
  403af2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403af4:	4692      	mov	sl, r2
  403af6:	469b      	mov	fp, r3
  403af8:	b141      	cbz	r1, 403b0c <_dtoa_r+0x24>
  403afa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403afc:	604a      	str	r2, [r1, #4]
  403afe:	2301      	movs	r3, #1
  403b00:	4093      	lsls	r3, r2
  403b02:	608b      	str	r3, [r1, #8]
  403b04:	f001 fb18 	bl	405138 <_Bfree>
  403b08:	2300      	movs	r3, #0
  403b0a:	6423      	str	r3, [r4, #64]	; 0x40
  403b0c:	f1bb 0f00 	cmp.w	fp, #0
  403b10:	465d      	mov	r5, fp
  403b12:	db35      	blt.n	403b80 <_dtoa_r+0x98>
  403b14:	2300      	movs	r3, #0
  403b16:	6033      	str	r3, [r6, #0]
  403b18:	4b9d      	ldr	r3, [pc, #628]	; (403d90 <_dtoa_r+0x2a8>)
  403b1a:	43ab      	bics	r3, r5
  403b1c:	d015      	beq.n	403b4a <_dtoa_r+0x62>
  403b1e:	4650      	mov	r0, sl
  403b20:	4659      	mov	r1, fp
  403b22:	2200      	movs	r2, #0
  403b24:	2300      	movs	r3, #0
  403b26:	f002 fb43 	bl	4061b0 <__aeabi_dcmpeq>
  403b2a:	4680      	mov	r8, r0
  403b2c:	2800      	cmp	r0, #0
  403b2e:	d02d      	beq.n	403b8c <_dtoa_r+0xa4>
  403b30:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b32:	2301      	movs	r3, #1
  403b34:	6013      	str	r3, [r2, #0]
  403b36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b38:	2b00      	cmp	r3, #0
  403b3a:	f000 80bd 	beq.w	403cb8 <_dtoa_r+0x1d0>
  403b3e:	4895      	ldr	r0, [pc, #596]	; (403d94 <_dtoa_r+0x2ac>)
  403b40:	6018      	str	r0, [r3, #0]
  403b42:	3801      	subs	r0, #1
  403b44:	b01b      	add	sp, #108	; 0x6c
  403b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b4a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b4c:	f242 730f 	movw	r3, #9999	; 0x270f
  403b50:	6013      	str	r3, [r2, #0]
  403b52:	f1ba 0f00 	cmp.w	sl, #0
  403b56:	d10d      	bne.n	403b74 <_dtoa_r+0x8c>
  403b58:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403b5c:	b955      	cbnz	r5, 403b74 <_dtoa_r+0x8c>
  403b5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b60:	488d      	ldr	r0, [pc, #564]	; (403d98 <_dtoa_r+0x2b0>)
  403b62:	2b00      	cmp	r3, #0
  403b64:	d0ee      	beq.n	403b44 <_dtoa_r+0x5c>
  403b66:	f100 0308 	add.w	r3, r0, #8
  403b6a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403b6c:	6013      	str	r3, [r2, #0]
  403b6e:	b01b      	add	sp, #108	; 0x6c
  403b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b76:	4889      	ldr	r0, [pc, #548]	; (403d9c <_dtoa_r+0x2b4>)
  403b78:	2b00      	cmp	r3, #0
  403b7a:	d0e3      	beq.n	403b44 <_dtoa_r+0x5c>
  403b7c:	1cc3      	adds	r3, r0, #3
  403b7e:	e7f4      	b.n	403b6a <_dtoa_r+0x82>
  403b80:	2301      	movs	r3, #1
  403b82:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403b86:	6033      	str	r3, [r6, #0]
  403b88:	46ab      	mov	fp, r5
  403b8a:	e7c5      	b.n	403b18 <_dtoa_r+0x30>
  403b8c:	aa18      	add	r2, sp, #96	; 0x60
  403b8e:	ab19      	add	r3, sp, #100	; 0x64
  403b90:	9201      	str	r2, [sp, #4]
  403b92:	9300      	str	r3, [sp, #0]
  403b94:	4652      	mov	r2, sl
  403b96:	465b      	mov	r3, fp
  403b98:	4620      	mov	r0, r4
  403b9a:	f001 fd45 	bl	405628 <__d2b>
  403b9e:	0d2b      	lsrs	r3, r5, #20
  403ba0:	4681      	mov	r9, r0
  403ba2:	d071      	beq.n	403c88 <_dtoa_r+0x1a0>
  403ba4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403ba8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403bac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403bae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403bb2:	4650      	mov	r0, sl
  403bb4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403bb8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403bbc:	2200      	movs	r2, #0
  403bbe:	4b78      	ldr	r3, [pc, #480]	; (403da0 <_dtoa_r+0x2b8>)
  403bc0:	f7fd fe84 	bl	4018cc <__aeabi_dsub>
  403bc4:	a36c      	add	r3, pc, #432	; (adr r3, 403d78 <_dtoa_r+0x290>)
  403bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bca:	f7fe f833 	bl	401c34 <__aeabi_dmul>
  403bce:	a36c      	add	r3, pc, #432	; (adr r3, 403d80 <_dtoa_r+0x298>)
  403bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bd4:	f7fd fe7c 	bl	4018d0 <__adddf3>
  403bd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403bdc:	4630      	mov	r0, r6
  403bde:	f7fd ffc3 	bl	401b68 <__aeabi_i2d>
  403be2:	a369      	add	r3, pc, #420	; (adr r3, 403d88 <_dtoa_r+0x2a0>)
  403be4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403be8:	f7fe f824 	bl	401c34 <__aeabi_dmul>
  403bec:	4602      	mov	r2, r0
  403bee:	460b      	mov	r3, r1
  403bf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403bf4:	f7fd fe6c 	bl	4018d0 <__adddf3>
  403bf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403bfc:	f002 fb20 	bl	406240 <__aeabi_d2iz>
  403c00:	2200      	movs	r2, #0
  403c02:	9002      	str	r0, [sp, #8]
  403c04:	2300      	movs	r3, #0
  403c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c0a:	f002 fadb 	bl	4061c4 <__aeabi_dcmplt>
  403c0e:	2800      	cmp	r0, #0
  403c10:	f040 8173 	bne.w	403efa <_dtoa_r+0x412>
  403c14:	9d02      	ldr	r5, [sp, #8]
  403c16:	2d16      	cmp	r5, #22
  403c18:	f200 815d 	bhi.w	403ed6 <_dtoa_r+0x3ee>
  403c1c:	4b61      	ldr	r3, [pc, #388]	; (403da4 <_dtoa_r+0x2bc>)
  403c1e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403c22:	e9d3 0100 	ldrd	r0, r1, [r3]
  403c26:	4652      	mov	r2, sl
  403c28:	465b      	mov	r3, fp
  403c2a:	f002 fae9 	bl	406200 <__aeabi_dcmpgt>
  403c2e:	2800      	cmp	r0, #0
  403c30:	f000 81c5 	beq.w	403fbe <_dtoa_r+0x4d6>
  403c34:	1e6b      	subs	r3, r5, #1
  403c36:	9302      	str	r3, [sp, #8]
  403c38:	2300      	movs	r3, #0
  403c3a:	930e      	str	r3, [sp, #56]	; 0x38
  403c3c:	1bbf      	subs	r7, r7, r6
  403c3e:	1e7b      	subs	r3, r7, #1
  403c40:	9306      	str	r3, [sp, #24]
  403c42:	f100 8154 	bmi.w	403eee <_dtoa_r+0x406>
  403c46:	2300      	movs	r3, #0
  403c48:	9308      	str	r3, [sp, #32]
  403c4a:	9b02      	ldr	r3, [sp, #8]
  403c4c:	2b00      	cmp	r3, #0
  403c4e:	f2c0 8145 	blt.w	403edc <_dtoa_r+0x3f4>
  403c52:	9a06      	ldr	r2, [sp, #24]
  403c54:	930d      	str	r3, [sp, #52]	; 0x34
  403c56:	4611      	mov	r1, r2
  403c58:	4419      	add	r1, r3
  403c5a:	2300      	movs	r3, #0
  403c5c:	9106      	str	r1, [sp, #24]
  403c5e:	930c      	str	r3, [sp, #48]	; 0x30
  403c60:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c62:	2b09      	cmp	r3, #9
  403c64:	d82a      	bhi.n	403cbc <_dtoa_r+0x1d4>
  403c66:	2b05      	cmp	r3, #5
  403c68:	f340 865b 	ble.w	404922 <_dtoa_r+0xe3a>
  403c6c:	3b04      	subs	r3, #4
  403c6e:	9324      	str	r3, [sp, #144]	; 0x90
  403c70:	2500      	movs	r5, #0
  403c72:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c74:	3b02      	subs	r3, #2
  403c76:	2b03      	cmp	r3, #3
  403c78:	f200 8642 	bhi.w	404900 <_dtoa_r+0xe18>
  403c7c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403c80:	02c903d4 	.word	0x02c903d4
  403c84:	046103df 	.word	0x046103df
  403c88:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403c8a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403c8c:	443e      	add	r6, r7
  403c8e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403c92:	2b20      	cmp	r3, #32
  403c94:	f340 818e 	ble.w	403fb4 <_dtoa_r+0x4cc>
  403c98:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403c9c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403ca0:	409d      	lsls	r5, r3
  403ca2:	fa2a f000 	lsr.w	r0, sl, r0
  403ca6:	4328      	orrs	r0, r5
  403ca8:	f7fd ff4e 	bl	401b48 <__aeabi_ui2d>
  403cac:	2301      	movs	r3, #1
  403cae:	3e01      	subs	r6, #1
  403cb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403cb4:	9314      	str	r3, [sp, #80]	; 0x50
  403cb6:	e781      	b.n	403bbc <_dtoa_r+0xd4>
  403cb8:	483b      	ldr	r0, [pc, #236]	; (403da8 <_dtoa_r+0x2c0>)
  403cba:	e743      	b.n	403b44 <_dtoa_r+0x5c>
  403cbc:	2100      	movs	r1, #0
  403cbe:	6461      	str	r1, [r4, #68]	; 0x44
  403cc0:	4620      	mov	r0, r4
  403cc2:	9125      	str	r1, [sp, #148]	; 0x94
  403cc4:	f001 fa12 	bl	4050ec <_Balloc>
  403cc8:	f04f 33ff 	mov.w	r3, #4294967295
  403ccc:	930a      	str	r3, [sp, #40]	; 0x28
  403cce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  403cd2:	2301      	movs	r3, #1
  403cd4:	9004      	str	r0, [sp, #16]
  403cd6:	6420      	str	r0, [r4, #64]	; 0x40
  403cd8:	9224      	str	r2, [sp, #144]	; 0x90
  403cda:	930b      	str	r3, [sp, #44]	; 0x2c
  403cdc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403cde:	2b00      	cmp	r3, #0
  403ce0:	f2c0 80d9 	blt.w	403e96 <_dtoa_r+0x3ae>
  403ce4:	9a02      	ldr	r2, [sp, #8]
  403ce6:	2a0e      	cmp	r2, #14
  403ce8:	f300 80d5 	bgt.w	403e96 <_dtoa_r+0x3ae>
  403cec:	4b2d      	ldr	r3, [pc, #180]	; (403da4 <_dtoa_r+0x2bc>)
  403cee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403cfa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403cfc:	2b00      	cmp	r3, #0
  403cfe:	f2c0 83ba 	blt.w	404476 <_dtoa_r+0x98e>
  403d02:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403d06:	4650      	mov	r0, sl
  403d08:	462a      	mov	r2, r5
  403d0a:	4633      	mov	r3, r6
  403d0c:	4659      	mov	r1, fp
  403d0e:	f7fe f8bb 	bl	401e88 <__aeabi_ddiv>
  403d12:	f002 fa95 	bl	406240 <__aeabi_d2iz>
  403d16:	4680      	mov	r8, r0
  403d18:	f7fd ff26 	bl	401b68 <__aeabi_i2d>
  403d1c:	462a      	mov	r2, r5
  403d1e:	4633      	mov	r3, r6
  403d20:	f7fd ff88 	bl	401c34 <__aeabi_dmul>
  403d24:	460b      	mov	r3, r1
  403d26:	4602      	mov	r2, r0
  403d28:	4659      	mov	r1, fp
  403d2a:	4650      	mov	r0, sl
  403d2c:	f7fd fdce 	bl	4018cc <__aeabi_dsub>
  403d30:	9d04      	ldr	r5, [sp, #16]
  403d32:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403d36:	702b      	strb	r3, [r5, #0]
  403d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d3a:	2b01      	cmp	r3, #1
  403d3c:	4606      	mov	r6, r0
  403d3e:	460f      	mov	r7, r1
  403d40:	f105 0501 	add.w	r5, r5, #1
  403d44:	d068      	beq.n	403e18 <_dtoa_r+0x330>
  403d46:	2200      	movs	r2, #0
  403d48:	4b18      	ldr	r3, [pc, #96]	; (403dac <_dtoa_r+0x2c4>)
  403d4a:	f7fd ff73 	bl	401c34 <__aeabi_dmul>
  403d4e:	2200      	movs	r2, #0
  403d50:	2300      	movs	r3, #0
  403d52:	4606      	mov	r6, r0
  403d54:	460f      	mov	r7, r1
  403d56:	f002 fa2b 	bl	4061b0 <__aeabi_dcmpeq>
  403d5a:	2800      	cmp	r0, #0
  403d5c:	f040 8088 	bne.w	403e70 <_dtoa_r+0x388>
  403d60:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403d64:	f04f 0a00 	mov.w	sl, #0
  403d68:	f8df b040 	ldr.w	fp, [pc, #64]	; 403dac <_dtoa_r+0x2c4>
  403d6c:	940c      	str	r4, [sp, #48]	; 0x30
  403d6e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403d72:	e028      	b.n	403dc6 <_dtoa_r+0x2de>
  403d74:	f3af 8000 	nop.w
  403d78:	636f4361 	.word	0x636f4361
  403d7c:	3fd287a7 	.word	0x3fd287a7
  403d80:	8b60c8b3 	.word	0x8b60c8b3
  403d84:	3fc68a28 	.word	0x3fc68a28
  403d88:	509f79fb 	.word	0x509f79fb
  403d8c:	3fd34413 	.word	0x3fd34413
  403d90:	7ff00000 	.word	0x7ff00000
  403d94:	00406d29 	.word	0x00406d29
  403d98:	00406d4c 	.word	0x00406d4c
  403d9c:	00406d58 	.word	0x00406d58
  403da0:	3ff80000 	.word	0x3ff80000
  403da4:	00406d88 	.word	0x00406d88
  403da8:	00406d28 	.word	0x00406d28
  403dac:	40240000 	.word	0x40240000
  403db0:	f7fd ff40 	bl	401c34 <__aeabi_dmul>
  403db4:	2200      	movs	r2, #0
  403db6:	2300      	movs	r3, #0
  403db8:	4606      	mov	r6, r0
  403dba:	460f      	mov	r7, r1
  403dbc:	f002 f9f8 	bl	4061b0 <__aeabi_dcmpeq>
  403dc0:	2800      	cmp	r0, #0
  403dc2:	f040 83c1 	bne.w	404548 <_dtoa_r+0xa60>
  403dc6:	4642      	mov	r2, r8
  403dc8:	464b      	mov	r3, r9
  403dca:	4630      	mov	r0, r6
  403dcc:	4639      	mov	r1, r7
  403dce:	f7fe f85b 	bl	401e88 <__aeabi_ddiv>
  403dd2:	f002 fa35 	bl	406240 <__aeabi_d2iz>
  403dd6:	4604      	mov	r4, r0
  403dd8:	f7fd fec6 	bl	401b68 <__aeabi_i2d>
  403ddc:	4642      	mov	r2, r8
  403dde:	464b      	mov	r3, r9
  403de0:	f7fd ff28 	bl	401c34 <__aeabi_dmul>
  403de4:	4602      	mov	r2, r0
  403de6:	460b      	mov	r3, r1
  403de8:	4630      	mov	r0, r6
  403dea:	4639      	mov	r1, r7
  403dec:	f7fd fd6e 	bl	4018cc <__aeabi_dsub>
  403df0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403df4:	9e04      	ldr	r6, [sp, #16]
  403df6:	f805 eb01 	strb.w	lr, [r5], #1
  403dfa:	eba5 0e06 	sub.w	lr, r5, r6
  403dfe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403e00:	45b6      	cmp	lr, r6
  403e02:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403e06:	4652      	mov	r2, sl
  403e08:	465b      	mov	r3, fp
  403e0a:	d1d1      	bne.n	403db0 <_dtoa_r+0x2c8>
  403e0c:	46a0      	mov	r8, r4
  403e0e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e14:	4606      	mov	r6, r0
  403e16:	460f      	mov	r7, r1
  403e18:	4632      	mov	r2, r6
  403e1a:	463b      	mov	r3, r7
  403e1c:	4630      	mov	r0, r6
  403e1e:	4639      	mov	r1, r7
  403e20:	f7fd fd56 	bl	4018d0 <__adddf3>
  403e24:	4606      	mov	r6, r0
  403e26:	460f      	mov	r7, r1
  403e28:	4602      	mov	r2, r0
  403e2a:	460b      	mov	r3, r1
  403e2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e30:	f002 f9c8 	bl	4061c4 <__aeabi_dcmplt>
  403e34:	b948      	cbnz	r0, 403e4a <_dtoa_r+0x362>
  403e36:	4632      	mov	r2, r6
  403e38:	463b      	mov	r3, r7
  403e3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e3e:	f002 f9b7 	bl	4061b0 <__aeabi_dcmpeq>
  403e42:	b1a8      	cbz	r0, 403e70 <_dtoa_r+0x388>
  403e44:	f018 0f01 	tst.w	r8, #1
  403e48:	d012      	beq.n	403e70 <_dtoa_r+0x388>
  403e4a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e4e:	9a04      	ldr	r2, [sp, #16]
  403e50:	1e6b      	subs	r3, r5, #1
  403e52:	e004      	b.n	403e5e <_dtoa_r+0x376>
  403e54:	429a      	cmp	r2, r3
  403e56:	f000 8401 	beq.w	40465c <_dtoa_r+0xb74>
  403e5a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403e5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403e62:	f103 0501 	add.w	r5, r3, #1
  403e66:	d0f5      	beq.n	403e54 <_dtoa_r+0x36c>
  403e68:	f108 0801 	add.w	r8, r8, #1
  403e6c:	f883 8000 	strb.w	r8, [r3]
  403e70:	4649      	mov	r1, r9
  403e72:	4620      	mov	r0, r4
  403e74:	f001 f960 	bl	405138 <_Bfree>
  403e78:	2200      	movs	r2, #0
  403e7a:	9b02      	ldr	r3, [sp, #8]
  403e7c:	702a      	strb	r2, [r5, #0]
  403e7e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403e80:	3301      	adds	r3, #1
  403e82:	6013      	str	r3, [r2, #0]
  403e84:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403e86:	2b00      	cmp	r3, #0
  403e88:	f000 839e 	beq.w	4045c8 <_dtoa_r+0xae0>
  403e8c:	9804      	ldr	r0, [sp, #16]
  403e8e:	601d      	str	r5, [r3, #0]
  403e90:	b01b      	add	sp, #108	; 0x6c
  403e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e98:	2a00      	cmp	r2, #0
  403e9a:	d03e      	beq.n	403f1a <_dtoa_r+0x432>
  403e9c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e9e:	2a01      	cmp	r2, #1
  403ea0:	f340 8311 	ble.w	4044c6 <_dtoa_r+0x9de>
  403ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ea6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ea8:	1e5f      	subs	r7, r3, #1
  403eaa:	42ba      	cmp	r2, r7
  403eac:	f2c0 838f 	blt.w	4045ce <_dtoa_r+0xae6>
  403eb0:	1bd7      	subs	r7, r2, r7
  403eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eb4:	2b00      	cmp	r3, #0
  403eb6:	f2c0 848b 	blt.w	4047d0 <_dtoa_r+0xce8>
  403eba:	9d08      	ldr	r5, [sp, #32]
  403ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ebe:	9a08      	ldr	r2, [sp, #32]
  403ec0:	441a      	add	r2, r3
  403ec2:	9208      	str	r2, [sp, #32]
  403ec4:	9a06      	ldr	r2, [sp, #24]
  403ec6:	2101      	movs	r1, #1
  403ec8:	441a      	add	r2, r3
  403eca:	4620      	mov	r0, r4
  403ecc:	9206      	str	r2, [sp, #24]
  403ece:	f001 f9cd 	bl	40526c <__i2b>
  403ed2:	4606      	mov	r6, r0
  403ed4:	e024      	b.n	403f20 <_dtoa_r+0x438>
  403ed6:	2301      	movs	r3, #1
  403ed8:	930e      	str	r3, [sp, #56]	; 0x38
  403eda:	e6af      	b.n	403c3c <_dtoa_r+0x154>
  403edc:	9a08      	ldr	r2, [sp, #32]
  403ede:	9b02      	ldr	r3, [sp, #8]
  403ee0:	1ad2      	subs	r2, r2, r3
  403ee2:	425b      	negs	r3, r3
  403ee4:	930c      	str	r3, [sp, #48]	; 0x30
  403ee6:	2300      	movs	r3, #0
  403ee8:	9208      	str	r2, [sp, #32]
  403eea:	930d      	str	r3, [sp, #52]	; 0x34
  403eec:	e6b8      	b.n	403c60 <_dtoa_r+0x178>
  403eee:	f1c7 0301 	rsb	r3, r7, #1
  403ef2:	9308      	str	r3, [sp, #32]
  403ef4:	2300      	movs	r3, #0
  403ef6:	9306      	str	r3, [sp, #24]
  403ef8:	e6a7      	b.n	403c4a <_dtoa_r+0x162>
  403efa:	9d02      	ldr	r5, [sp, #8]
  403efc:	4628      	mov	r0, r5
  403efe:	f7fd fe33 	bl	401b68 <__aeabi_i2d>
  403f02:	4602      	mov	r2, r0
  403f04:	460b      	mov	r3, r1
  403f06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f0a:	f002 f951 	bl	4061b0 <__aeabi_dcmpeq>
  403f0e:	2800      	cmp	r0, #0
  403f10:	f47f ae80 	bne.w	403c14 <_dtoa_r+0x12c>
  403f14:	1e6b      	subs	r3, r5, #1
  403f16:	9302      	str	r3, [sp, #8]
  403f18:	e67c      	b.n	403c14 <_dtoa_r+0x12c>
  403f1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403f1c:	9d08      	ldr	r5, [sp, #32]
  403f1e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403f20:	2d00      	cmp	r5, #0
  403f22:	dd0c      	ble.n	403f3e <_dtoa_r+0x456>
  403f24:	9906      	ldr	r1, [sp, #24]
  403f26:	2900      	cmp	r1, #0
  403f28:	460b      	mov	r3, r1
  403f2a:	dd08      	ble.n	403f3e <_dtoa_r+0x456>
  403f2c:	42a9      	cmp	r1, r5
  403f2e:	9a08      	ldr	r2, [sp, #32]
  403f30:	bfa8      	it	ge
  403f32:	462b      	movge	r3, r5
  403f34:	1ad2      	subs	r2, r2, r3
  403f36:	1aed      	subs	r5, r5, r3
  403f38:	1acb      	subs	r3, r1, r3
  403f3a:	9208      	str	r2, [sp, #32]
  403f3c:	9306      	str	r3, [sp, #24]
  403f3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f40:	b1d3      	cbz	r3, 403f78 <_dtoa_r+0x490>
  403f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f44:	2b00      	cmp	r3, #0
  403f46:	f000 82b7 	beq.w	4044b8 <_dtoa_r+0x9d0>
  403f4a:	2f00      	cmp	r7, #0
  403f4c:	dd10      	ble.n	403f70 <_dtoa_r+0x488>
  403f4e:	4631      	mov	r1, r6
  403f50:	463a      	mov	r2, r7
  403f52:	4620      	mov	r0, r4
  403f54:	f001 fa26 	bl	4053a4 <__pow5mult>
  403f58:	464a      	mov	r2, r9
  403f5a:	4601      	mov	r1, r0
  403f5c:	4606      	mov	r6, r0
  403f5e:	4620      	mov	r0, r4
  403f60:	f001 f98e 	bl	405280 <__multiply>
  403f64:	4649      	mov	r1, r9
  403f66:	4680      	mov	r8, r0
  403f68:	4620      	mov	r0, r4
  403f6a:	f001 f8e5 	bl	405138 <_Bfree>
  403f6e:	46c1      	mov	r9, r8
  403f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f72:	1bda      	subs	r2, r3, r7
  403f74:	f040 82a1 	bne.w	4044ba <_dtoa_r+0x9d2>
  403f78:	2101      	movs	r1, #1
  403f7a:	4620      	mov	r0, r4
  403f7c:	f001 f976 	bl	40526c <__i2b>
  403f80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f82:	2b00      	cmp	r3, #0
  403f84:	4680      	mov	r8, r0
  403f86:	dd1c      	ble.n	403fc2 <_dtoa_r+0x4da>
  403f88:	4601      	mov	r1, r0
  403f8a:	461a      	mov	r2, r3
  403f8c:	4620      	mov	r0, r4
  403f8e:	f001 fa09 	bl	4053a4 <__pow5mult>
  403f92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f94:	2b01      	cmp	r3, #1
  403f96:	4680      	mov	r8, r0
  403f98:	f340 8254 	ble.w	404444 <_dtoa_r+0x95c>
  403f9c:	2300      	movs	r3, #0
  403f9e:	930c      	str	r3, [sp, #48]	; 0x30
  403fa0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403fa4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403fa8:	6918      	ldr	r0, [r3, #16]
  403faa:	f001 f90f 	bl	4051cc <__hi0bits>
  403fae:	f1c0 0020 	rsb	r0, r0, #32
  403fb2:	e010      	b.n	403fd6 <_dtoa_r+0x4ee>
  403fb4:	f1c3 0520 	rsb	r5, r3, #32
  403fb8:	fa0a f005 	lsl.w	r0, sl, r5
  403fbc:	e674      	b.n	403ca8 <_dtoa_r+0x1c0>
  403fbe:	900e      	str	r0, [sp, #56]	; 0x38
  403fc0:	e63c      	b.n	403c3c <_dtoa_r+0x154>
  403fc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fc4:	2b01      	cmp	r3, #1
  403fc6:	f340 8287 	ble.w	4044d8 <_dtoa_r+0x9f0>
  403fca:	2300      	movs	r3, #0
  403fcc:	930c      	str	r3, [sp, #48]	; 0x30
  403fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403fd0:	2001      	movs	r0, #1
  403fd2:	2b00      	cmp	r3, #0
  403fd4:	d1e4      	bne.n	403fa0 <_dtoa_r+0x4b8>
  403fd6:	9a06      	ldr	r2, [sp, #24]
  403fd8:	4410      	add	r0, r2
  403fda:	f010 001f 	ands.w	r0, r0, #31
  403fde:	f000 80a1 	beq.w	404124 <_dtoa_r+0x63c>
  403fe2:	f1c0 0320 	rsb	r3, r0, #32
  403fe6:	2b04      	cmp	r3, #4
  403fe8:	f340 849e 	ble.w	404928 <_dtoa_r+0xe40>
  403fec:	9b08      	ldr	r3, [sp, #32]
  403fee:	f1c0 001c 	rsb	r0, r0, #28
  403ff2:	4403      	add	r3, r0
  403ff4:	9308      	str	r3, [sp, #32]
  403ff6:	4613      	mov	r3, r2
  403ff8:	4403      	add	r3, r0
  403ffa:	4405      	add	r5, r0
  403ffc:	9306      	str	r3, [sp, #24]
  403ffe:	9b08      	ldr	r3, [sp, #32]
  404000:	2b00      	cmp	r3, #0
  404002:	dd05      	ble.n	404010 <_dtoa_r+0x528>
  404004:	4649      	mov	r1, r9
  404006:	461a      	mov	r2, r3
  404008:	4620      	mov	r0, r4
  40400a:	f001 fa1b 	bl	405444 <__lshift>
  40400e:	4681      	mov	r9, r0
  404010:	9b06      	ldr	r3, [sp, #24]
  404012:	2b00      	cmp	r3, #0
  404014:	dd05      	ble.n	404022 <_dtoa_r+0x53a>
  404016:	4641      	mov	r1, r8
  404018:	461a      	mov	r2, r3
  40401a:	4620      	mov	r0, r4
  40401c:	f001 fa12 	bl	405444 <__lshift>
  404020:	4680      	mov	r8, r0
  404022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404024:	2b00      	cmp	r3, #0
  404026:	f040 8086 	bne.w	404136 <_dtoa_r+0x64e>
  40402a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40402c:	2b00      	cmp	r3, #0
  40402e:	f340 8266 	ble.w	4044fe <_dtoa_r+0xa16>
  404032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404034:	2b00      	cmp	r3, #0
  404036:	f000 8098 	beq.w	40416a <_dtoa_r+0x682>
  40403a:	2d00      	cmp	r5, #0
  40403c:	dd05      	ble.n	40404a <_dtoa_r+0x562>
  40403e:	4631      	mov	r1, r6
  404040:	462a      	mov	r2, r5
  404042:	4620      	mov	r0, r4
  404044:	f001 f9fe 	bl	405444 <__lshift>
  404048:	4606      	mov	r6, r0
  40404a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40404c:	2b00      	cmp	r3, #0
  40404e:	f040 8337 	bne.w	4046c0 <_dtoa_r+0xbd8>
  404052:	9606      	str	r6, [sp, #24]
  404054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404056:	9a04      	ldr	r2, [sp, #16]
  404058:	f8dd b018 	ldr.w	fp, [sp, #24]
  40405c:	3b01      	subs	r3, #1
  40405e:	18d3      	adds	r3, r2, r3
  404060:	930b      	str	r3, [sp, #44]	; 0x2c
  404062:	f00a 0301 	and.w	r3, sl, #1
  404066:	930c      	str	r3, [sp, #48]	; 0x30
  404068:	4617      	mov	r7, r2
  40406a:	46c2      	mov	sl, r8
  40406c:	4651      	mov	r1, sl
  40406e:	4648      	mov	r0, r9
  404070:	f7ff fca4 	bl	4039bc <quorem>
  404074:	4631      	mov	r1, r6
  404076:	4605      	mov	r5, r0
  404078:	4648      	mov	r0, r9
  40407a:	f001 fa35 	bl	4054e8 <__mcmp>
  40407e:	465a      	mov	r2, fp
  404080:	900a      	str	r0, [sp, #40]	; 0x28
  404082:	4651      	mov	r1, sl
  404084:	4620      	mov	r0, r4
  404086:	f001 fa4b 	bl	405520 <__mdiff>
  40408a:	68c2      	ldr	r2, [r0, #12]
  40408c:	4680      	mov	r8, r0
  40408e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404092:	2a00      	cmp	r2, #0
  404094:	f040 822b 	bne.w	4044ee <_dtoa_r+0xa06>
  404098:	4601      	mov	r1, r0
  40409a:	4648      	mov	r0, r9
  40409c:	9308      	str	r3, [sp, #32]
  40409e:	f001 fa23 	bl	4054e8 <__mcmp>
  4040a2:	4641      	mov	r1, r8
  4040a4:	9006      	str	r0, [sp, #24]
  4040a6:	4620      	mov	r0, r4
  4040a8:	f001 f846 	bl	405138 <_Bfree>
  4040ac:	9a06      	ldr	r2, [sp, #24]
  4040ae:	9b08      	ldr	r3, [sp, #32]
  4040b0:	b932      	cbnz	r2, 4040c0 <_dtoa_r+0x5d8>
  4040b2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4040b4:	b921      	cbnz	r1, 4040c0 <_dtoa_r+0x5d8>
  4040b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4040b8:	2a00      	cmp	r2, #0
  4040ba:	f000 83ef 	beq.w	40489c <_dtoa_r+0xdb4>
  4040be:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040c2:	2900      	cmp	r1, #0
  4040c4:	f2c0 829f 	blt.w	404606 <_dtoa_r+0xb1e>
  4040c8:	d105      	bne.n	4040d6 <_dtoa_r+0x5ee>
  4040ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4040cc:	b919      	cbnz	r1, 4040d6 <_dtoa_r+0x5ee>
  4040ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4040d0:	2900      	cmp	r1, #0
  4040d2:	f000 8298 	beq.w	404606 <_dtoa_r+0xb1e>
  4040d6:	2a00      	cmp	r2, #0
  4040d8:	f300 8306 	bgt.w	4046e8 <_dtoa_r+0xc00>
  4040dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4040de:	703b      	strb	r3, [r7, #0]
  4040e0:	f107 0801 	add.w	r8, r7, #1
  4040e4:	4297      	cmp	r7, r2
  4040e6:	4645      	mov	r5, r8
  4040e8:	f000 830c 	beq.w	404704 <_dtoa_r+0xc1c>
  4040ec:	4649      	mov	r1, r9
  4040ee:	2300      	movs	r3, #0
  4040f0:	220a      	movs	r2, #10
  4040f2:	4620      	mov	r0, r4
  4040f4:	f001 f82a 	bl	40514c <__multadd>
  4040f8:	455e      	cmp	r6, fp
  4040fa:	4681      	mov	r9, r0
  4040fc:	4631      	mov	r1, r6
  4040fe:	f04f 0300 	mov.w	r3, #0
  404102:	f04f 020a 	mov.w	r2, #10
  404106:	4620      	mov	r0, r4
  404108:	f000 81eb 	beq.w	4044e2 <_dtoa_r+0x9fa>
  40410c:	f001 f81e 	bl	40514c <__multadd>
  404110:	4659      	mov	r1, fp
  404112:	4606      	mov	r6, r0
  404114:	2300      	movs	r3, #0
  404116:	220a      	movs	r2, #10
  404118:	4620      	mov	r0, r4
  40411a:	f001 f817 	bl	40514c <__multadd>
  40411e:	4647      	mov	r7, r8
  404120:	4683      	mov	fp, r0
  404122:	e7a3      	b.n	40406c <_dtoa_r+0x584>
  404124:	201c      	movs	r0, #28
  404126:	9b08      	ldr	r3, [sp, #32]
  404128:	4403      	add	r3, r0
  40412a:	9308      	str	r3, [sp, #32]
  40412c:	9b06      	ldr	r3, [sp, #24]
  40412e:	4403      	add	r3, r0
  404130:	4405      	add	r5, r0
  404132:	9306      	str	r3, [sp, #24]
  404134:	e763      	b.n	403ffe <_dtoa_r+0x516>
  404136:	4641      	mov	r1, r8
  404138:	4648      	mov	r0, r9
  40413a:	f001 f9d5 	bl	4054e8 <__mcmp>
  40413e:	2800      	cmp	r0, #0
  404140:	f6bf af73 	bge.w	40402a <_dtoa_r+0x542>
  404144:	9f02      	ldr	r7, [sp, #8]
  404146:	4649      	mov	r1, r9
  404148:	2300      	movs	r3, #0
  40414a:	220a      	movs	r2, #10
  40414c:	4620      	mov	r0, r4
  40414e:	3f01      	subs	r7, #1
  404150:	9702      	str	r7, [sp, #8]
  404152:	f000 fffb 	bl	40514c <__multadd>
  404156:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404158:	4681      	mov	r9, r0
  40415a:	2b00      	cmp	r3, #0
  40415c:	f040 83b6 	bne.w	4048cc <_dtoa_r+0xde4>
  404160:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404162:	2b00      	cmp	r3, #0
  404164:	f340 83bf 	ble.w	4048e6 <_dtoa_r+0xdfe>
  404168:	930a      	str	r3, [sp, #40]	; 0x28
  40416a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40416e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404170:	465d      	mov	r5, fp
  404172:	e002      	b.n	40417a <_dtoa_r+0x692>
  404174:	f000 ffea 	bl	40514c <__multadd>
  404178:	4681      	mov	r9, r0
  40417a:	4641      	mov	r1, r8
  40417c:	4648      	mov	r0, r9
  40417e:	f7ff fc1d 	bl	4039bc <quorem>
  404182:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404186:	f805 ab01 	strb.w	sl, [r5], #1
  40418a:	eba5 030b 	sub.w	r3, r5, fp
  40418e:	42bb      	cmp	r3, r7
  404190:	f04f 020a 	mov.w	r2, #10
  404194:	f04f 0300 	mov.w	r3, #0
  404198:	4649      	mov	r1, r9
  40419a:	4620      	mov	r0, r4
  40419c:	dbea      	blt.n	404174 <_dtoa_r+0x68c>
  40419e:	9b04      	ldr	r3, [sp, #16]
  4041a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041a2:	2a01      	cmp	r2, #1
  4041a4:	bfac      	ite	ge
  4041a6:	189b      	addge	r3, r3, r2
  4041a8:	3301      	addlt	r3, #1
  4041aa:	461d      	mov	r5, r3
  4041ac:	f04f 0b00 	mov.w	fp, #0
  4041b0:	4649      	mov	r1, r9
  4041b2:	2201      	movs	r2, #1
  4041b4:	4620      	mov	r0, r4
  4041b6:	f001 f945 	bl	405444 <__lshift>
  4041ba:	4641      	mov	r1, r8
  4041bc:	4681      	mov	r9, r0
  4041be:	f001 f993 	bl	4054e8 <__mcmp>
  4041c2:	2800      	cmp	r0, #0
  4041c4:	f340 823d 	ble.w	404642 <_dtoa_r+0xb5a>
  4041c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4041cc:	9904      	ldr	r1, [sp, #16]
  4041ce:	1e6b      	subs	r3, r5, #1
  4041d0:	e004      	b.n	4041dc <_dtoa_r+0x6f4>
  4041d2:	428b      	cmp	r3, r1
  4041d4:	f000 81ae 	beq.w	404534 <_dtoa_r+0xa4c>
  4041d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4041dc:	2a39      	cmp	r2, #57	; 0x39
  4041de:	f103 0501 	add.w	r5, r3, #1
  4041e2:	d0f6      	beq.n	4041d2 <_dtoa_r+0x6ea>
  4041e4:	3201      	adds	r2, #1
  4041e6:	701a      	strb	r2, [r3, #0]
  4041e8:	4641      	mov	r1, r8
  4041ea:	4620      	mov	r0, r4
  4041ec:	f000 ffa4 	bl	405138 <_Bfree>
  4041f0:	2e00      	cmp	r6, #0
  4041f2:	f43f ae3d 	beq.w	403e70 <_dtoa_r+0x388>
  4041f6:	f1bb 0f00 	cmp.w	fp, #0
  4041fa:	d005      	beq.n	404208 <_dtoa_r+0x720>
  4041fc:	45b3      	cmp	fp, r6
  4041fe:	d003      	beq.n	404208 <_dtoa_r+0x720>
  404200:	4659      	mov	r1, fp
  404202:	4620      	mov	r0, r4
  404204:	f000 ff98 	bl	405138 <_Bfree>
  404208:	4631      	mov	r1, r6
  40420a:	4620      	mov	r0, r4
  40420c:	f000 ff94 	bl	405138 <_Bfree>
  404210:	e62e      	b.n	403e70 <_dtoa_r+0x388>
  404212:	2300      	movs	r3, #0
  404214:	930b      	str	r3, [sp, #44]	; 0x2c
  404216:	9b02      	ldr	r3, [sp, #8]
  404218:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40421a:	4413      	add	r3, r2
  40421c:	930f      	str	r3, [sp, #60]	; 0x3c
  40421e:	3301      	adds	r3, #1
  404220:	2b01      	cmp	r3, #1
  404222:	461f      	mov	r7, r3
  404224:	461e      	mov	r6, r3
  404226:	930a      	str	r3, [sp, #40]	; 0x28
  404228:	bfb8      	it	lt
  40422a:	2701      	movlt	r7, #1
  40422c:	2100      	movs	r1, #0
  40422e:	2f17      	cmp	r7, #23
  404230:	6461      	str	r1, [r4, #68]	; 0x44
  404232:	d90a      	bls.n	40424a <_dtoa_r+0x762>
  404234:	2201      	movs	r2, #1
  404236:	2304      	movs	r3, #4
  404238:	005b      	lsls	r3, r3, #1
  40423a:	f103 0014 	add.w	r0, r3, #20
  40423e:	4287      	cmp	r7, r0
  404240:	4611      	mov	r1, r2
  404242:	f102 0201 	add.w	r2, r2, #1
  404246:	d2f7      	bcs.n	404238 <_dtoa_r+0x750>
  404248:	6461      	str	r1, [r4, #68]	; 0x44
  40424a:	4620      	mov	r0, r4
  40424c:	f000 ff4e 	bl	4050ec <_Balloc>
  404250:	2e0e      	cmp	r6, #14
  404252:	9004      	str	r0, [sp, #16]
  404254:	6420      	str	r0, [r4, #64]	; 0x40
  404256:	f63f ad41 	bhi.w	403cdc <_dtoa_r+0x1f4>
  40425a:	2d00      	cmp	r5, #0
  40425c:	f43f ad3e 	beq.w	403cdc <_dtoa_r+0x1f4>
  404260:	9902      	ldr	r1, [sp, #8]
  404262:	2900      	cmp	r1, #0
  404264:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404268:	f340 8202 	ble.w	404670 <_dtoa_r+0xb88>
  40426c:	4bb8      	ldr	r3, [pc, #736]	; (404550 <_dtoa_r+0xa68>)
  40426e:	f001 020f 	and.w	r2, r1, #15
  404272:	110d      	asrs	r5, r1, #4
  404274:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404278:	06e9      	lsls	r1, r5, #27
  40427a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40427e:	f140 81ae 	bpl.w	4045de <_dtoa_r+0xaf6>
  404282:	4bb4      	ldr	r3, [pc, #720]	; (404554 <_dtoa_r+0xa6c>)
  404284:	4650      	mov	r0, sl
  404286:	4659      	mov	r1, fp
  404288:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40428c:	f7fd fdfc 	bl	401e88 <__aeabi_ddiv>
  404290:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404294:	f005 050f 	and.w	r5, r5, #15
  404298:	f04f 0a03 	mov.w	sl, #3
  40429c:	b18d      	cbz	r5, 4042c2 <_dtoa_r+0x7da>
  40429e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404554 <_dtoa_r+0xa6c>
  4042a2:	07ea      	lsls	r2, r5, #31
  4042a4:	d509      	bpl.n	4042ba <_dtoa_r+0x7d2>
  4042a6:	4630      	mov	r0, r6
  4042a8:	4639      	mov	r1, r7
  4042aa:	e9d8 2300 	ldrd	r2, r3, [r8]
  4042ae:	f7fd fcc1 	bl	401c34 <__aeabi_dmul>
  4042b2:	f10a 0a01 	add.w	sl, sl, #1
  4042b6:	4606      	mov	r6, r0
  4042b8:	460f      	mov	r7, r1
  4042ba:	106d      	asrs	r5, r5, #1
  4042bc:	f108 0808 	add.w	r8, r8, #8
  4042c0:	d1ef      	bne.n	4042a2 <_dtoa_r+0x7ba>
  4042c2:	463b      	mov	r3, r7
  4042c4:	4632      	mov	r2, r6
  4042c6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4042ca:	f7fd fddd 	bl	401e88 <__aeabi_ddiv>
  4042ce:	4607      	mov	r7, r0
  4042d0:	4688      	mov	r8, r1
  4042d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042d4:	b143      	cbz	r3, 4042e8 <_dtoa_r+0x800>
  4042d6:	2200      	movs	r2, #0
  4042d8:	4b9f      	ldr	r3, [pc, #636]	; (404558 <_dtoa_r+0xa70>)
  4042da:	4638      	mov	r0, r7
  4042dc:	4641      	mov	r1, r8
  4042de:	f001 ff71 	bl	4061c4 <__aeabi_dcmplt>
  4042e2:	2800      	cmp	r0, #0
  4042e4:	f040 8286 	bne.w	4047f4 <_dtoa_r+0xd0c>
  4042e8:	4650      	mov	r0, sl
  4042ea:	f7fd fc3d 	bl	401b68 <__aeabi_i2d>
  4042ee:	463a      	mov	r2, r7
  4042f0:	4643      	mov	r3, r8
  4042f2:	f7fd fc9f 	bl	401c34 <__aeabi_dmul>
  4042f6:	4b99      	ldr	r3, [pc, #612]	; (40455c <_dtoa_r+0xa74>)
  4042f8:	2200      	movs	r2, #0
  4042fa:	f7fd fae9 	bl	4018d0 <__adddf3>
  4042fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404300:	4605      	mov	r5, r0
  404302:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404306:	2b00      	cmp	r3, #0
  404308:	f000 813e 	beq.w	404588 <_dtoa_r+0xaa0>
  40430c:	9b02      	ldr	r3, [sp, #8]
  40430e:	9315      	str	r3, [sp, #84]	; 0x54
  404310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404312:	9312      	str	r3, [sp, #72]	; 0x48
  404314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404316:	2b00      	cmp	r3, #0
  404318:	f000 81fa 	beq.w	404710 <_dtoa_r+0xc28>
  40431c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40431e:	4b8c      	ldr	r3, [pc, #560]	; (404550 <_dtoa_r+0xa68>)
  404320:	498f      	ldr	r1, [pc, #572]	; (404560 <_dtoa_r+0xa78>)
  404322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404326:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40432a:	2000      	movs	r0, #0
  40432c:	f7fd fdac 	bl	401e88 <__aeabi_ddiv>
  404330:	462a      	mov	r2, r5
  404332:	4633      	mov	r3, r6
  404334:	f7fd faca 	bl	4018cc <__aeabi_dsub>
  404338:	4682      	mov	sl, r0
  40433a:	468b      	mov	fp, r1
  40433c:	4638      	mov	r0, r7
  40433e:	4641      	mov	r1, r8
  404340:	f001 ff7e 	bl	406240 <__aeabi_d2iz>
  404344:	4605      	mov	r5, r0
  404346:	f7fd fc0f 	bl	401b68 <__aeabi_i2d>
  40434a:	4602      	mov	r2, r0
  40434c:	460b      	mov	r3, r1
  40434e:	4638      	mov	r0, r7
  404350:	4641      	mov	r1, r8
  404352:	f7fd fabb 	bl	4018cc <__aeabi_dsub>
  404356:	3530      	adds	r5, #48	; 0x30
  404358:	fa5f f885 	uxtb.w	r8, r5
  40435c:	9d04      	ldr	r5, [sp, #16]
  40435e:	4606      	mov	r6, r0
  404360:	460f      	mov	r7, r1
  404362:	f885 8000 	strb.w	r8, [r5]
  404366:	4602      	mov	r2, r0
  404368:	460b      	mov	r3, r1
  40436a:	4650      	mov	r0, sl
  40436c:	4659      	mov	r1, fp
  40436e:	3501      	adds	r5, #1
  404370:	f001 ff46 	bl	406200 <__aeabi_dcmpgt>
  404374:	2800      	cmp	r0, #0
  404376:	d154      	bne.n	404422 <_dtoa_r+0x93a>
  404378:	4632      	mov	r2, r6
  40437a:	463b      	mov	r3, r7
  40437c:	2000      	movs	r0, #0
  40437e:	4976      	ldr	r1, [pc, #472]	; (404558 <_dtoa_r+0xa70>)
  404380:	f7fd faa4 	bl	4018cc <__aeabi_dsub>
  404384:	4602      	mov	r2, r0
  404386:	460b      	mov	r3, r1
  404388:	4650      	mov	r0, sl
  40438a:	4659      	mov	r1, fp
  40438c:	f001 ff38 	bl	406200 <__aeabi_dcmpgt>
  404390:	2800      	cmp	r0, #0
  404392:	f040 8270 	bne.w	404876 <_dtoa_r+0xd8e>
  404396:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404398:	2a01      	cmp	r2, #1
  40439a:	f000 8111 	beq.w	4045c0 <_dtoa_r+0xad8>
  40439e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4043a0:	9a04      	ldr	r2, [sp, #16]
  4043a2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4043a6:	4413      	add	r3, r2
  4043a8:	4699      	mov	r9, r3
  4043aa:	e00d      	b.n	4043c8 <_dtoa_r+0x8e0>
  4043ac:	2000      	movs	r0, #0
  4043ae:	496a      	ldr	r1, [pc, #424]	; (404558 <_dtoa_r+0xa70>)
  4043b0:	f7fd fa8c 	bl	4018cc <__aeabi_dsub>
  4043b4:	4652      	mov	r2, sl
  4043b6:	465b      	mov	r3, fp
  4043b8:	f001 ff04 	bl	4061c4 <__aeabi_dcmplt>
  4043bc:	2800      	cmp	r0, #0
  4043be:	f040 8258 	bne.w	404872 <_dtoa_r+0xd8a>
  4043c2:	454d      	cmp	r5, r9
  4043c4:	f000 80fa 	beq.w	4045bc <_dtoa_r+0xad4>
  4043c8:	4650      	mov	r0, sl
  4043ca:	4659      	mov	r1, fp
  4043cc:	2200      	movs	r2, #0
  4043ce:	4b65      	ldr	r3, [pc, #404]	; (404564 <_dtoa_r+0xa7c>)
  4043d0:	f7fd fc30 	bl	401c34 <__aeabi_dmul>
  4043d4:	2200      	movs	r2, #0
  4043d6:	4b63      	ldr	r3, [pc, #396]	; (404564 <_dtoa_r+0xa7c>)
  4043d8:	4682      	mov	sl, r0
  4043da:	468b      	mov	fp, r1
  4043dc:	4630      	mov	r0, r6
  4043de:	4639      	mov	r1, r7
  4043e0:	f7fd fc28 	bl	401c34 <__aeabi_dmul>
  4043e4:	460f      	mov	r7, r1
  4043e6:	4606      	mov	r6, r0
  4043e8:	f001 ff2a 	bl	406240 <__aeabi_d2iz>
  4043ec:	4680      	mov	r8, r0
  4043ee:	f7fd fbbb 	bl	401b68 <__aeabi_i2d>
  4043f2:	4602      	mov	r2, r0
  4043f4:	460b      	mov	r3, r1
  4043f6:	4630      	mov	r0, r6
  4043f8:	4639      	mov	r1, r7
  4043fa:	f7fd fa67 	bl	4018cc <__aeabi_dsub>
  4043fe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404402:	fa5f f888 	uxtb.w	r8, r8
  404406:	4652      	mov	r2, sl
  404408:	465b      	mov	r3, fp
  40440a:	f805 8b01 	strb.w	r8, [r5], #1
  40440e:	4606      	mov	r6, r0
  404410:	460f      	mov	r7, r1
  404412:	f001 fed7 	bl	4061c4 <__aeabi_dcmplt>
  404416:	4632      	mov	r2, r6
  404418:	463b      	mov	r3, r7
  40441a:	2800      	cmp	r0, #0
  40441c:	d0c6      	beq.n	4043ac <_dtoa_r+0x8c4>
  40441e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404422:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404424:	9302      	str	r3, [sp, #8]
  404426:	e523      	b.n	403e70 <_dtoa_r+0x388>
  404428:	2300      	movs	r3, #0
  40442a:	930b      	str	r3, [sp, #44]	; 0x2c
  40442c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40442e:	2b00      	cmp	r3, #0
  404430:	f340 80dc 	ble.w	4045ec <_dtoa_r+0xb04>
  404434:	461f      	mov	r7, r3
  404436:	461e      	mov	r6, r3
  404438:	930f      	str	r3, [sp, #60]	; 0x3c
  40443a:	930a      	str	r3, [sp, #40]	; 0x28
  40443c:	e6f6      	b.n	40422c <_dtoa_r+0x744>
  40443e:	2301      	movs	r3, #1
  404440:	930b      	str	r3, [sp, #44]	; 0x2c
  404442:	e7f3      	b.n	40442c <_dtoa_r+0x944>
  404444:	f1ba 0f00 	cmp.w	sl, #0
  404448:	f47f ada8 	bne.w	403f9c <_dtoa_r+0x4b4>
  40444c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404450:	2b00      	cmp	r3, #0
  404452:	f47f adba 	bne.w	403fca <_dtoa_r+0x4e2>
  404456:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40445a:	0d3f      	lsrs	r7, r7, #20
  40445c:	053f      	lsls	r7, r7, #20
  40445e:	2f00      	cmp	r7, #0
  404460:	f000 820d 	beq.w	40487e <_dtoa_r+0xd96>
  404464:	9b08      	ldr	r3, [sp, #32]
  404466:	3301      	adds	r3, #1
  404468:	9308      	str	r3, [sp, #32]
  40446a:	9b06      	ldr	r3, [sp, #24]
  40446c:	3301      	adds	r3, #1
  40446e:	9306      	str	r3, [sp, #24]
  404470:	2301      	movs	r3, #1
  404472:	930c      	str	r3, [sp, #48]	; 0x30
  404474:	e5ab      	b.n	403fce <_dtoa_r+0x4e6>
  404476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404478:	2b00      	cmp	r3, #0
  40447a:	f73f ac42 	bgt.w	403d02 <_dtoa_r+0x21a>
  40447e:	f040 8221 	bne.w	4048c4 <_dtoa_r+0xddc>
  404482:	2200      	movs	r2, #0
  404484:	4b38      	ldr	r3, [pc, #224]	; (404568 <_dtoa_r+0xa80>)
  404486:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40448a:	f7fd fbd3 	bl	401c34 <__aeabi_dmul>
  40448e:	4652      	mov	r2, sl
  404490:	465b      	mov	r3, fp
  404492:	f001 feab 	bl	4061ec <__aeabi_dcmpge>
  404496:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40449a:	4646      	mov	r6, r8
  40449c:	2800      	cmp	r0, #0
  40449e:	d041      	beq.n	404524 <_dtoa_r+0xa3c>
  4044a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4044a2:	9d04      	ldr	r5, [sp, #16]
  4044a4:	43db      	mvns	r3, r3
  4044a6:	9302      	str	r3, [sp, #8]
  4044a8:	4641      	mov	r1, r8
  4044aa:	4620      	mov	r0, r4
  4044ac:	f000 fe44 	bl	405138 <_Bfree>
  4044b0:	2e00      	cmp	r6, #0
  4044b2:	f43f acdd 	beq.w	403e70 <_dtoa_r+0x388>
  4044b6:	e6a7      	b.n	404208 <_dtoa_r+0x720>
  4044b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4044ba:	4649      	mov	r1, r9
  4044bc:	4620      	mov	r0, r4
  4044be:	f000 ff71 	bl	4053a4 <__pow5mult>
  4044c2:	4681      	mov	r9, r0
  4044c4:	e558      	b.n	403f78 <_dtoa_r+0x490>
  4044c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4044c8:	2a00      	cmp	r2, #0
  4044ca:	f000 8187 	beq.w	4047dc <_dtoa_r+0xcf4>
  4044ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4044d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4044d4:	9d08      	ldr	r5, [sp, #32]
  4044d6:	e4f2      	b.n	403ebe <_dtoa_r+0x3d6>
  4044d8:	f1ba 0f00 	cmp.w	sl, #0
  4044dc:	f47f ad75 	bne.w	403fca <_dtoa_r+0x4e2>
  4044e0:	e7b4      	b.n	40444c <_dtoa_r+0x964>
  4044e2:	f000 fe33 	bl	40514c <__multadd>
  4044e6:	4647      	mov	r7, r8
  4044e8:	4606      	mov	r6, r0
  4044ea:	4683      	mov	fp, r0
  4044ec:	e5be      	b.n	40406c <_dtoa_r+0x584>
  4044ee:	4601      	mov	r1, r0
  4044f0:	4620      	mov	r0, r4
  4044f2:	9306      	str	r3, [sp, #24]
  4044f4:	f000 fe20 	bl	405138 <_Bfree>
  4044f8:	2201      	movs	r2, #1
  4044fa:	9b06      	ldr	r3, [sp, #24]
  4044fc:	e5e0      	b.n	4040c0 <_dtoa_r+0x5d8>
  4044fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404500:	2b02      	cmp	r3, #2
  404502:	f77f ad96 	ble.w	404032 <_dtoa_r+0x54a>
  404506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404508:	2b00      	cmp	r3, #0
  40450a:	d1c9      	bne.n	4044a0 <_dtoa_r+0x9b8>
  40450c:	4641      	mov	r1, r8
  40450e:	2205      	movs	r2, #5
  404510:	4620      	mov	r0, r4
  404512:	f000 fe1b 	bl	40514c <__multadd>
  404516:	4601      	mov	r1, r0
  404518:	4680      	mov	r8, r0
  40451a:	4648      	mov	r0, r9
  40451c:	f000 ffe4 	bl	4054e8 <__mcmp>
  404520:	2800      	cmp	r0, #0
  404522:	ddbd      	ble.n	4044a0 <_dtoa_r+0x9b8>
  404524:	9a02      	ldr	r2, [sp, #8]
  404526:	9904      	ldr	r1, [sp, #16]
  404528:	2331      	movs	r3, #49	; 0x31
  40452a:	3201      	adds	r2, #1
  40452c:	9202      	str	r2, [sp, #8]
  40452e:	700b      	strb	r3, [r1, #0]
  404530:	1c4d      	adds	r5, r1, #1
  404532:	e7b9      	b.n	4044a8 <_dtoa_r+0x9c0>
  404534:	9a02      	ldr	r2, [sp, #8]
  404536:	3201      	adds	r2, #1
  404538:	9202      	str	r2, [sp, #8]
  40453a:	9a04      	ldr	r2, [sp, #16]
  40453c:	2331      	movs	r3, #49	; 0x31
  40453e:	7013      	strb	r3, [r2, #0]
  404540:	e652      	b.n	4041e8 <_dtoa_r+0x700>
  404542:	2301      	movs	r3, #1
  404544:	930b      	str	r3, [sp, #44]	; 0x2c
  404546:	e666      	b.n	404216 <_dtoa_r+0x72e>
  404548:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40454c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40454e:	e48f      	b.n	403e70 <_dtoa_r+0x388>
  404550:	00406d88 	.word	0x00406d88
  404554:	00406d60 	.word	0x00406d60
  404558:	3ff00000 	.word	0x3ff00000
  40455c:	401c0000 	.word	0x401c0000
  404560:	3fe00000 	.word	0x3fe00000
  404564:	40240000 	.word	0x40240000
  404568:	40140000 	.word	0x40140000
  40456c:	4650      	mov	r0, sl
  40456e:	f7fd fafb 	bl	401b68 <__aeabi_i2d>
  404572:	463a      	mov	r2, r7
  404574:	4643      	mov	r3, r8
  404576:	f7fd fb5d 	bl	401c34 <__aeabi_dmul>
  40457a:	2200      	movs	r2, #0
  40457c:	4bc1      	ldr	r3, [pc, #772]	; (404884 <_dtoa_r+0xd9c>)
  40457e:	f7fd f9a7 	bl	4018d0 <__adddf3>
  404582:	4605      	mov	r5, r0
  404584:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404588:	4641      	mov	r1, r8
  40458a:	2200      	movs	r2, #0
  40458c:	4bbe      	ldr	r3, [pc, #760]	; (404888 <_dtoa_r+0xda0>)
  40458e:	4638      	mov	r0, r7
  404590:	f7fd f99c 	bl	4018cc <__aeabi_dsub>
  404594:	462a      	mov	r2, r5
  404596:	4633      	mov	r3, r6
  404598:	4682      	mov	sl, r0
  40459a:	468b      	mov	fp, r1
  40459c:	f001 fe30 	bl	406200 <__aeabi_dcmpgt>
  4045a0:	4680      	mov	r8, r0
  4045a2:	2800      	cmp	r0, #0
  4045a4:	f040 8110 	bne.w	4047c8 <_dtoa_r+0xce0>
  4045a8:	462a      	mov	r2, r5
  4045aa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4045ae:	4650      	mov	r0, sl
  4045b0:	4659      	mov	r1, fp
  4045b2:	f001 fe07 	bl	4061c4 <__aeabi_dcmplt>
  4045b6:	b118      	cbz	r0, 4045c0 <_dtoa_r+0xad8>
  4045b8:	4646      	mov	r6, r8
  4045ba:	e771      	b.n	4044a0 <_dtoa_r+0x9b8>
  4045bc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045c0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4045c4:	f7ff bb8a 	b.w	403cdc <_dtoa_r+0x1f4>
  4045c8:	9804      	ldr	r0, [sp, #16]
  4045ca:	f7ff babb 	b.w	403b44 <_dtoa_r+0x5c>
  4045ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4045d2:	970c      	str	r7, [sp, #48]	; 0x30
  4045d4:	1afb      	subs	r3, r7, r3
  4045d6:	441a      	add	r2, r3
  4045d8:	920d      	str	r2, [sp, #52]	; 0x34
  4045da:	2700      	movs	r7, #0
  4045dc:	e469      	b.n	403eb2 <_dtoa_r+0x3ca>
  4045de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4045e2:	f04f 0a02 	mov.w	sl, #2
  4045e6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4045ea:	e657      	b.n	40429c <_dtoa_r+0x7b4>
  4045ec:	2100      	movs	r1, #0
  4045ee:	2301      	movs	r3, #1
  4045f0:	6461      	str	r1, [r4, #68]	; 0x44
  4045f2:	4620      	mov	r0, r4
  4045f4:	9325      	str	r3, [sp, #148]	; 0x94
  4045f6:	f000 fd79 	bl	4050ec <_Balloc>
  4045fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4045fc:	9004      	str	r0, [sp, #16]
  4045fe:	6420      	str	r0, [r4, #64]	; 0x40
  404600:	930a      	str	r3, [sp, #40]	; 0x28
  404602:	930f      	str	r3, [sp, #60]	; 0x3c
  404604:	e629      	b.n	40425a <_dtoa_r+0x772>
  404606:	2a00      	cmp	r2, #0
  404608:	46d0      	mov	r8, sl
  40460a:	f8cd b018 	str.w	fp, [sp, #24]
  40460e:	469a      	mov	sl, r3
  404610:	dd11      	ble.n	404636 <_dtoa_r+0xb4e>
  404612:	4649      	mov	r1, r9
  404614:	2201      	movs	r2, #1
  404616:	4620      	mov	r0, r4
  404618:	f000 ff14 	bl	405444 <__lshift>
  40461c:	4641      	mov	r1, r8
  40461e:	4681      	mov	r9, r0
  404620:	f000 ff62 	bl	4054e8 <__mcmp>
  404624:	2800      	cmp	r0, #0
  404626:	f340 8146 	ble.w	4048b6 <_dtoa_r+0xdce>
  40462a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40462e:	f000 8106 	beq.w	40483e <_dtoa_r+0xd56>
  404632:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404636:	46b3      	mov	fp, r6
  404638:	f887 a000 	strb.w	sl, [r7]
  40463c:	1c7d      	adds	r5, r7, #1
  40463e:	9e06      	ldr	r6, [sp, #24]
  404640:	e5d2      	b.n	4041e8 <_dtoa_r+0x700>
  404642:	d104      	bne.n	40464e <_dtoa_r+0xb66>
  404644:	f01a 0f01 	tst.w	sl, #1
  404648:	d001      	beq.n	40464e <_dtoa_r+0xb66>
  40464a:	e5bd      	b.n	4041c8 <_dtoa_r+0x6e0>
  40464c:	4615      	mov	r5, r2
  40464e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404652:	2b30      	cmp	r3, #48	; 0x30
  404654:	f105 32ff 	add.w	r2, r5, #4294967295
  404658:	d0f8      	beq.n	40464c <_dtoa_r+0xb64>
  40465a:	e5c5      	b.n	4041e8 <_dtoa_r+0x700>
  40465c:	9904      	ldr	r1, [sp, #16]
  40465e:	2230      	movs	r2, #48	; 0x30
  404660:	700a      	strb	r2, [r1, #0]
  404662:	9a02      	ldr	r2, [sp, #8]
  404664:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404668:	3201      	adds	r2, #1
  40466a:	9202      	str	r2, [sp, #8]
  40466c:	f7ff bbfc 	b.w	403e68 <_dtoa_r+0x380>
  404670:	f000 80bb 	beq.w	4047ea <_dtoa_r+0xd02>
  404674:	9b02      	ldr	r3, [sp, #8]
  404676:	425d      	negs	r5, r3
  404678:	4b84      	ldr	r3, [pc, #528]	; (40488c <_dtoa_r+0xda4>)
  40467a:	f005 020f 	and.w	r2, r5, #15
  40467e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404682:	e9d3 2300 	ldrd	r2, r3, [r3]
  404686:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40468a:	f7fd fad3 	bl	401c34 <__aeabi_dmul>
  40468e:	112d      	asrs	r5, r5, #4
  404690:	4607      	mov	r7, r0
  404692:	4688      	mov	r8, r1
  404694:	f000 812c 	beq.w	4048f0 <_dtoa_r+0xe08>
  404698:	4e7d      	ldr	r6, [pc, #500]	; (404890 <_dtoa_r+0xda8>)
  40469a:	f04f 0a02 	mov.w	sl, #2
  40469e:	07eb      	lsls	r3, r5, #31
  4046a0:	d509      	bpl.n	4046b6 <_dtoa_r+0xbce>
  4046a2:	4638      	mov	r0, r7
  4046a4:	4641      	mov	r1, r8
  4046a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4046aa:	f7fd fac3 	bl	401c34 <__aeabi_dmul>
  4046ae:	f10a 0a01 	add.w	sl, sl, #1
  4046b2:	4607      	mov	r7, r0
  4046b4:	4688      	mov	r8, r1
  4046b6:	106d      	asrs	r5, r5, #1
  4046b8:	f106 0608 	add.w	r6, r6, #8
  4046bc:	d1ef      	bne.n	40469e <_dtoa_r+0xbb6>
  4046be:	e608      	b.n	4042d2 <_dtoa_r+0x7ea>
  4046c0:	6871      	ldr	r1, [r6, #4]
  4046c2:	4620      	mov	r0, r4
  4046c4:	f000 fd12 	bl	4050ec <_Balloc>
  4046c8:	6933      	ldr	r3, [r6, #16]
  4046ca:	3302      	adds	r3, #2
  4046cc:	009a      	lsls	r2, r3, #2
  4046ce:	4605      	mov	r5, r0
  4046d0:	f106 010c 	add.w	r1, r6, #12
  4046d4:	300c      	adds	r0, #12
  4046d6:	f000 fc63 	bl	404fa0 <memcpy>
  4046da:	4629      	mov	r1, r5
  4046dc:	2201      	movs	r2, #1
  4046de:	4620      	mov	r0, r4
  4046e0:	f000 feb0 	bl	405444 <__lshift>
  4046e4:	9006      	str	r0, [sp, #24]
  4046e6:	e4b5      	b.n	404054 <_dtoa_r+0x56c>
  4046e8:	2b39      	cmp	r3, #57	; 0x39
  4046ea:	f8cd b018 	str.w	fp, [sp, #24]
  4046ee:	46d0      	mov	r8, sl
  4046f0:	f000 80a5 	beq.w	40483e <_dtoa_r+0xd56>
  4046f4:	f103 0a01 	add.w	sl, r3, #1
  4046f8:	46b3      	mov	fp, r6
  4046fa:	f887 a000 	strb.w	sl, [r7]
  4046fe:	1c7d      	adds	r5, r7, #1
  404700:	9e06      	ldr	r6, [sp, #24]
  404702:	e571      	b.n	4041e8 <_dtoa_r+0x700>
  404704:	465a      	mov	r2, fp
  404706:	46d0      	mov	r8, sl
  404708:	46b3      	mov	fp, r6
  40470a:	469a      	mov	sl, r3
  40470c:	4616      	mov	r6, r2
  40470e:	e54f      	b.n	4041b0 <_dtoa_r+0x6c8>
  404710:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404712:	495e      	ldr	r1, [pc, #376]	; (40488c <_dtoa_r+0xda4>)
  404714:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404718:	462a      	mov	r2, r5
  40471a:	4633      	mov	r3, r6
  40471c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404720:	f7fd fa88 	bl	401c34 <__aeabi_dmul>
  404724:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404728:	4638      	mov	r0, r7
  40472a:	4641      	mov	r1, r8
  40472c:	f001 fd88 	bl	406240 <__aeabi_d2iz>
  404730:	4605      	mov	r5, r0
  404732:	f7fd fa19 	bl	401b68 <__aeabi_i2d>
  404736:	460b      	mov	r3, r1
  404738:	4602      	mov	r2, r0
  40473a:	4641      	mov	r1, r8
  40473c:	4638      	mov	r0, r7
  40473e:	f7fd f8c5 	bl	4018cc <__aeabi_dsub>
  404742:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404744:	460f      	mov	r7, r1
  404746:	9904      	ldr	r1, [sp, #16]
  404748:	3530      	adds	r5, #48	; 0x30
  40474a:	2b01      	cmp	r3, #1
  40474c:	700d      	strb	r5, [r1, #0]
  40474e:	4606      	mov	r6, r0
  404750:	f101 0501 	add.w	r5, r1, #1
  404754:	d026      	beq.n	4047a4 <_dtoa_r+0xcbc>
  404756:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404758:	9a04      	ldr	r2, [sp, #16]
  40475a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404898 <_dtoa_r+0xdb0>
  40475e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404762:	4413      	add	r3, r2
  404764:	f04f 0a00 	mov.w	sl, #0
  404768:	4699      	mov	r9, r3
  40476a:	4652      	mov	r2, sl
  40476c:	465b      	mov	r3, fp
  40476e:	4630      	mov	r0, r6
  404770:	4639      	mov	r1, r7
  404772:	f7fd fa5f 	bl	401c34 <__aeabi_dmul>
  404776:	460f      	mov	r7, r1
  404778:	4606      	mov	r6, r0
  40477a:	f001 fd61 	bl	406240 <__aeabi_d2iz>
  40477e:	4680      	mov	r8, r0
  404780:	f7fd f9f2 	bl	401b68 <__aeabi_i2d>
  404784:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404788:	4602      	mov	r2, r0
  40478a:	460b      	mov	r3, r1
  40478c:	4630      	mov	r0, r6
  40478e:	4639      	mov	r1, r7
  404790:	f7fd f89c 	bl	4018cc <__aeabi_dsub>
  404794:	f805 8b01 	strb.w	r8, [r5], #1
  404798:	454d      	cmp	r5, r9
  40479a:	4606      	mov	r6, r0
  40479c:	460f      	mov	r7, r1
  40479e:	d1e4      	bne.n	40476a <_dtoa_r+0xc82>
  4047a0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047a4:	4b3b      	ldr	r3, [pc, #236]	; (404894 <_dtoa_r+0xdac>)
  4047a6:	2200      	movs	r2, #0
  4047a8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4047ac:	f7fd f890 	bl	4018d0 <__adddf3>
  4047b0:	4632      	mov	r2, r6
  4047b2:	463b      	mov	r3, r7
  4047b4:	f001 fd06 	bl	4061c4 <__aeabi_dcmplt>
  4047b8:	2800      	cmp	r0, #0
  4047ba:	d046      	beq.n	40484a <_dtoa_r+0xd62>
  4047bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047be:	9302      	str	r3, [sp, #8]
  4047c0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4047c4:	f7ff bb43 	b.w	403e4e <_dtoa_r+0x366>
  4047c8:	f04f 0800 	mov.w	r8, #0
  4047cc:	4646      	mov	r6, r8
  4047ce:	e6a9      	b.n	404524 <_dtoa_r+0xa3c>
  4047d0:	9b08      	ldr	r3, [sp, #32]
  4047d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4047d4:	1a9d      	subs	r5, r3, r2
  4047d6:	2300      	movs	r3, #0
  4047d8:	f7ff bb71 	b.w	403ebe <_dtoa_r+0x3d6>
  4047dc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4047de:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4047e0:	9d08      	ldr	r5, [sp, #32]
  4047e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4047e6:	f7ff bb6a 	b.w	403ebe <_dtoa_r+0x3d6>
  4047ea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4047ee:	f04f 0a02 	mov.w	sl, #2
  4047f2:	e56e      	b.n	4042d2 <_dtoa_r+0x7ea>
  4047f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047f6:	2b00      	cmp	r3, #0
  4047f8:	f43f aeb8 	beq.w	40456c <_dtoa_r+0xa84>
  4047fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047fe:	2b00      	cmp	r3, #0
  404800:	f77f aede 	ble.w	4045c0 <_dtoa_r+0xad8>
  404804:	2200      	movs	r2, #0
  404806:	4b24      	ldr	r3, [pc, #144]	; (404898 <_dtoa_r+0xdb0>)
  404808:	4638      	mov	r0, r7
  40480a:	4641      	mov	r1, r8
  40480c:	f7fd fa12 	bl	401c34 <__aeabi_dmul>
  404810:	4607      	mov	r7, r0
  404812:	4688      	mov	r8, r1
  404814:	f10a 0001 	add.w	r0, sl, #1
  404818:	f7fd f9a6 	bl	401b68 <__aeabi_i2d>
  40481c:	463a      	mov	r2, r7
  40481e:	4643      	mov	r3, r8
  404820:	f7fd fa08 	bl	401c34 <__aeabi_dmul>
  404824:	2200      	movs	r2, #0
  404826:	4b17      	ldr	r3, [pc, #92]	; (404884 <_dtoa_r+0xd9c>)
  404828:	f7fd f852 	bl	4018d0 <__adddf3>
  40482c:	9a02      	ldr	r2, [sp, #8]
  40482e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404830:	9312      	str	r3, [sp, #72]	; 0x48
  404832:	3a01      	subs	r2, #1
  404834:	4605      	mov	r5, r0
  404836:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40483a:	9215      	str	r2, [sp, #84]	; 0x54
  40483c:	e56a      	b.n	404314 <_dtoa_r+0x82c>
  40483e:	2239      	movs	r2, #57	; 0x39
  404840:	46b3      	mov	fp, r6
  404842:	703a      	strb	r2, [r7, #0]
  404844:	9e06      	ldr	r6, [sp, #24]
  404846:	1c7d      	adds	r5, r7, #1
  404848:	e4c0      	b.n	4041cc <_dtoa_r+0x6e4>
  40484a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40484e:	2000      	movs	r0, #0
  404850:	4910      	ldr	r1, [pc, #64]	; (404894 <_dtoa_r+0xdac>)
  404852:	f7fd f83b 	bl	4018cc <__aeabi_dsub>
  404856:	4632      	mov	r2, r6
  404858:	463b      	mov	r3, r7
  40485a:	f001 fcd1 	bl	406200 <__aeabi_dcmpgt>
  40485e:	b908      	cbnz	r0, 404864 <_dtoa_r+0xd7c>
  404860:	e6ae      	b.n	4045c0 <_dtoa_r+0xad8>
  404862:	4615      	mov	r5, r2
  404864:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404868:	2b30      	cmp	r3, #48	; 0x30
  40486a:	f105 32ff 	add.w	r2, r5, #4294967295
  40486e:	d0f8      	beq.n	404862 <_dtoa_r+0xd7a>
  404870:	e5d7      	b.n	404422 <_dtoa_r+0x93a>
  404872:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404876:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404878:	9302      	str	r3, [sp, #8]
  40487a:	f7ff bae8 	b.w	403e4e <_dtoa_r+0x366>
  40487e:	970c      	str	r7, [sp, #48]	; 0x30
  404880:	f7ff bba5 	b.w	403fce <_dtoa_r+0x4e6>
  404884:	401c0000 	.word	0x401c0000
  404888:	40140000 	.word	0x40140000
  40488c:	00406d88 	.word	0x00406d88
  404890:	00406d60 	.word	0x00406d60
  404894:	3fe00000 	.word	0x3fe00000
  404898:	40240000 	.word	0x40240000
  40489c:	2b39      	cmp	r3, #57	; 0x39
  40489e:	f8cd b018 	str.w	fp, [sp, #24]
  4048a2:	46d0      	mov	r8, sl
  4048a4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4048a8:	469a      	mov	sl, r3
  4048aa:	d0c8      	beq.n	40483e <_dtoa_r+0xd56>
  4048ac:	f1bb 0f00 	cmp.w	fp, #0
  4048b0:	f73f aebf 	bgt.w	404632 <_dtoa_r+0xb4a>
  4048b4:	e6bf      	b.n	404636 <_dtoa_r+0xb4e>
  4048b6:	f47f aebe 	bne.w	404636 <_dtoa_r+0xb4e>
  4048ba:	f01a 0f01 	tst.w	sl, #1
  4048be:	f43f aeba 	beq.w	404636 <_dtoa_r+0xb4e>
  4048c2:	e6b2      	b.n	40462a <_dtoa_r+0xb42>
  4048c4:	f04f 0800 	mov.w	r8, #0
  4048c8:	4646      	mov	r6, r8
  4048ca:	e5e9      	b.n	4044a0 <_dtoa_r+0x9b8>
  4048cc:	4631      	mov	r1, r6
  4048ce:	2300      	movs	r3, #0
  4048d0:	220a      	movs	r2, #10
  4048d2:	4620      	mov	r0, r4
  4048d4:	f000 fc3a 	bl	40514c <__multadd>
  4048d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4048da:	2b00      	cmp	r3, #0
  4048dc:	4606      	mov	r6, r0
  4048de:	dd0a      	ble.n	4048f6 <_dtoa_r+0xe0e>
  4048e0:	930a      	str	r3, [sp, #40]	; 0x28
  4048e2:	f7ff bbaa 	b.w	40403a <_dtoa_r+0x552>
  4048e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048e8:	2b02      	cmp	r3, #2
  4048ea:	dc23      	bgt.n	404934 <_dtoa_r+0xe4c>
  4048ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4048ee:	e43b      	b.n	404168 <_dtoa_r+0x680>
  4048f0:	f04f 0a02 	mov.w	sl, #2
  4048f4:	e4ed      	b.n	4042d2 <_dtoa_r+0x7ea>
  4048f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048f8:	2b02      	cmp	r3, #2
  4048fa:	dc1b      	bgt.n	404934 <_dtoa_r+0xe4c>
  4048fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4048fe:	e7ef      	b.n	4048e0 <_dtoa_r+0xdf8>
  404900:	2500      	movs	r5, #0
  404902:	6465      	str	r5, [r4, #68]	; 0x44
  404904:	4629      	mov	r1, r5
  404906:	4620      	mov	r0, r4
  404908:	f000 fbf0 	bl	4050ec <_Balloc>
  40490c:	f04f 33ff 	mov.w	r3, #4294967295
  404910:	930a      	str	r3, [sp, #40]	; 0x28
  404912:	930f      	str	r3, [sp, #60]	; 0x3c
  404914:	2301      	movs	r3, #1
  404916:	9004      	str	r0, [sp, #16]
  404918:	9525      	str	r5, [sp, #148]	; 0x94
  40491a:	6420      	str	r0, [r4, #64]	; 0x40
  40491c:	930b      	str	r3, [sp, #44]	; 0x2c
  40491e:	f7ff b9dd 	b.w	403cdc <_dtoa_r+0x1f4>
  404922:	2501      	movs	r5, #1
  404924:	f7ff b9a5 	b.w	403c72 <_dtoa_r+0x18a>
  404928:	f43f ab69 	beq.w	403ffe <_dtoa_r+0x516>
  40492c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404930:	f7ff bbf9 	b.w	404126 <_dtoa_r+0x63e>
  404934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404936:	930a      	str	r3, [sp, #40]	; 0x28
  404938:	e5e5      	b.n	404506 <_dtoa_r+0xa1e>
  40493a:	bf00      	nop

0040493c <__libc_fini_array>:
  40493c:	b538      	push	{r3, r4, r5, lr}
  40493e:	4c0a      	ldr	r4, [pc, #40]	; (404968 <__libc_fini_array+0x2c>)
  404940:	4d0a      	ldr	r5, [pc, #40]	; (40496c <__libc_fini_array+0x30>)
  404942:	1b64      	subs	r4, r4, r5
  404944:	10a4      	asrs	r4, r4, #2
  404946:	d00a      	beq.n	40495e <__libc_fini_array+0x22>
  404948:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40494c:	3b01      	subs	r3, #1
  40494e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404952:	3c01      	subs	r4, #1
  404954:	f855 3904 	ldr.w	r3, [r5], #-4
  404958:	4798      	blx	r3
  40495a:	2c00      	cmp	r4, #0
  40495c:	d1f9      	bne.n	404952 <__libc_fini_array+0x16>
  40495e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404962:	f002 bb0f 	b.w	406f84 <_fini>
  404966:	bf00      	nop
  404968:	00406f94 	.word	0x00406f94
  40496c:	00406f90 	.word	0x00406f90

00404970 <_localeconv_r>:
  404970:	4a04      	ldr	r2, [pc, #16]	; (404984 <_localeconv_r+0x14>)
  404972:	4b05      	ldr	r3, [pc, #20]	; (404988 <_localeconv_r+0x18>)
  404974:	6812      	ldr	r2, [r2, #0]
  404976:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404978:	2800      	cmp	r0, #0
  40497a:	bf08      	it	eq
  40497c:	4618      	moveq	r0, r3
  40497e:	30f0      	adds	r0, #240	; 0xf0
  404980:	4770      	bx	lr
  404982:	bf00      	nop
  404984:	20400028 	.word	0x20400028
  404988:	2040086c 	.word	0x2040086c

0040498c <__retarget_lock_acquire_recursive>:
  40498c:	4770      	bx	lr
  40498e:	bf00      	nop

00404990 <__retarget_lock_release_recursive>:
  404990:	4770      	bx	lr
  404992:	bf00      	nop

00404994 <_malloc_r>:
  404994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404998:	f101 060b 	add.w	r6, r1, #11
  40499c:	2e16      	cmp	r6, #22
  40499e:	b083      	sub	sp, #12
  4049a0:	4605      	mov	r5, r0
  4049a2:	f240 809e 	bls.w	404ae2 <_malloc_r+0x14e>
  4049a6:	f036 0607 	bics.w	r6, r6, #7
  4049aa:	f100 80bd 	bmi.w	404b28 <_malloc_r+0x194>
  4049ae:	42b1      	cmp	r1, r6
  4049b0:	f200 80ba 	bhi.w	404b28 <_malloc_r+0x194>
  4049b4:	f000 fb8e 	bl	4050d4 <__malloc_lock>
  4049b8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4049bc:	f0c0 8293 	bcc.w	404ee6 <_malloc_r+0x552>
  4049c0:	0a73      	lsrs	r3, r6, #9
  4049c2:	f000 80b8 	beq.w	404b36 <_malloc_r+0x1a2>
  4049c6:	2b04      	cmp	r3, #4
  4049c8:	f200 8179 	bhi.w	404cbe <_malloc_r+0x32a>
  4049cc:	09b3      	lsrs	r3, r6, #6
  4049ce:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4049d2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4049d6:	00c3      	lsls	r3, r0, #3
  4049d8:	4fbf      	ldr	r7, [pc, #764]	; (404cd8 <_malloc_r+0x344>)
  4049da:	443b      	add	r3, r7
  4049dc:	f1a3 0108 	sub.w	r1, r3, #8
  4049e0:	685c      	ldr	r4, [r3, #4]
  4049e2:	42a1      	cmp	r1, r4
  4049e4:	d106      	bne.n	4049f4 <_malloc_r+0x60>
  4049e6:	e00c      	b.n	404a02 <_malloc_r+0x6e>
  4049e8:	2a00      	cmp	r2, #0
  4049ea:	f280 80aa 	bge.w	404b42 <_malloc_r+0x1ae>
  4049ee:	68e4      	ldr	r4, [r4, #12]
  4049f0:	42a1      	cmp	r1, r4
  4049f2:	d006      	beq.n	404a02 <_malloc_r+0x6e>
  4049f4:	6863      	ldr	r3, [r4, #4]
  4049f6:	f023 0303 	bic.w	r3, r3, #3
  4049fa:	1b9a      	subs	r2, r3, r6
  4049fc:	2a0f      	cmp	r2, #15
  4049fe:	ddf3      	ble.n	4049e8 <_malloc_r+0x54>
  404a00:	4670      	mov	r0, lr
  404a02:	693c      	ldr	r4, [r7, #16]
  404a04:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404cec <_malloc_r+0x358>
  404a08:	4574      	cmp	r4, lr
  404a0a:	f000 81ab 	beq.w	404d64 <_malloc_r+0x3d0>
  404a0e:	6863      	ldr	r3, [r4, #4]
  404a10:	f023 0303 	bic.w	r3, r3, #3
  404a14:	1b9a      	subs	r2, r3, r6
  404a16:	2a0f      	cmp	r2, #15
  404a18:	f300 8190 	bgt.w	404d3c <_malloc_r+0x3a8>
  404a1c:	2a00      	cmp	r2, #0
  404a1e:	f8c7 e014 	str.w	lr, [r7, #20]
  404a22:	f8c7 e010 	str.w	lr, [r7, #16]
  404a26:	f280 809d 	bge.w	404b64 <_malloc_r+0x1d0>
  404a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404a2e:	f080 8161 	bcs.w	404cf4 <_malloc_r+0x360>
  404a32:	08db      	lsrs	r3, r3, #3
  404a34:	f103 0c01 	add.w	ip, r3, #1
  404a38:	1099      	asrs	r1, r3, #2
  404a3a:	687a      	ldr	r2, [r7, #4]
  404a3c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404a40:	f8c4 8008 	str.w	r8, [r4, #8]
  404a44:	2301      	movs	r3, #1
  404a46:	408b      	lsls	r3, r1
  404a48:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404a4c:	4313      	orrs	r3, r2
  404a4e:	3908      	subs	r1, #8
  404a50:	60e1      	str	r1, [r4, #12]
  404a52:	607b      	str	r3, [r7, #4]
  404a54:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404a58:	f8c8 400c 	str.w	r4, [r8, #12]
  404a5c:	1082      	asrs	r2, r0, #2
  404a5e:	2401      	movs	r4, #1
  404a60:	4094      	lsls	r4, r2
  404a62:	429c      	cmp	r4, r3
  404a64:	f200 808b 	bhi.w	404b7e <_malloc_r+0x1ea>
  404a68:	421c      	tst	r4, r3
  404a6a:	d106      	bne.n	404a7a <_malloc_r+0xe6>
  404a6c:	f020 0003 	bic.w	r0, r0, #3
  404a70:	0064      	lsls	r4, r4, #1
  404a72:	421c      	tst	r4, r3
  404a74:	f100 0004 	add.w	r0, r0, #4
  404a78:	d0fa      	beq.n	404a70 <_malloc_r+0xdc>
  404a7a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404a7e:	46cc      	mov	ip, r9
  404a80:	4680      	mov	r8, r0
  404a82:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404a86:	459c      	cmp	ip, r3
  404a88:	d107      	bne.n	404a9a <_malloc_r+0x106>
  404a8a:	e16d      	b.n	404d68 <_malloc_r+0x3d4>
  404a8c:	2a00      	cmp	r2, #0
  404a8e:	f280 817b 	bge.w	404d88 <_malloc_r+0x3f4>
  404a92:	68db      	ldr	r3, [r3, #12]
  404a94:	459c      	cmp	ip, r3
  404a96:	f000 8167 	beq.w	404d68 <_malloc_r+0x3d4>
  404a9a:	6859      	ldr	r1, [r3, #4]
  404a9c:	f021 0103 	bic.w	r1, r1, #3
  404aa0:	1b8a      	subs	r2, r1, r6
  404aa2:	2a0f      	cmp	r2, #15
  404aa4:	ddf2      	ble.n	404a8c <_malloc_r+0xf8>
  404aa6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404aaa:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404aae:	9300      	str	r3, [sp, #0]
  404ab0:	199c      	adds	r4, r3, r6
  404ab2:	4628      	mov	r0, r5
  404ab4:	f046 0601 	orr.w	r6, r6, #1
  404ab8:	f042 0501 	orr.w	r5, r2, #1
  404abc:	605e      	str	r6, [r3, #4]
  404abe:	f8c8 c00c 	str.w	ip, [r8, #12]
  404ac2:	f8cc 8008 	str.w	r8, [ip, #8]
  404ac6:	617c      	str	r4, [r7, #20]
  404ac8:	613c      	str	r4, [r7, #16]
  404aca:	f8c4 e00c 	str.w	lr, [r4, #12]
  404ace:	f8c4 e008 	str.w	lr, [r4, #8]
  404ad2:	6065      	str	r5, [r4, #4]
  404ad4:	505a      	str	r2, [r3, r1]
  404ad6:	f000 fb03 	bl	4050e0 <__malloc_unlock>
  404ada:	9b00      	ldr	r3, [sp, #0]
  404adc:	f103 0408 	add.w	r4, r3, #8
  404ae0:	e01e      	b.n	404b20 <_malloc_r+0x18c>
  404ae2:	2910      	cmp	r1, #16
  404ae4:	d820      	bhi.n	404b28 <_malloc_r+0x194>
  404ae6:	f000 faf5 	bl	4050d4 <__malloc_lock>
  404aea:	2610      	movs	r6, #16
  404aec:	2318      	movs	r3, #24
  404aee:	2002      	movs	r0, #2
  404af0:	4f79      	ldr	r7, [pc, #484]	; (404cd8 <_malloc_r+0x344>)
  404af2:	443b      	add	r3, r7
  404af4:	f1a3 0208 	sub.w	r2, r3, #8
  404af8:	685c      	ldr	r4, [r3, #4]
  404afa:	4294      	cmp	r4, r2
  404afc:	f000 813d 	beq.w	404d7a <_malloc_r+0x3e6>
  404b00:	6863      	ldr	r3, [r4, #4]
  404b02:	68e1      	ldr	r1, [r4, #12]
  404b04:	68a6      	ldr	r6, [r4, #8]
  404b06:	f023 0303 	bic.w	r3, r3, #3
  404b0a:	4423      	add	r3, r4
  404b0c:	4628      	mov	r0, r5
  404b0e:	685a      	ldr	r2, [r3, #4]
  404b10:	60f1      	str	r1, [r6, #12]
  404b12:	f042 0201 	orr.w	r2, r2, #1
  404b16:	608e      	str	r6, [r1, #8]
  404b18:	605a      	str	r2, [r3, #4]
  404b1a:	f000 fae1 	bl	4050e0 <__malloc_unlock>
  404b1e:	3408      	adds	r4, #8
  404b20:	4620      	mov	r0, r4
  404b22:	b003      	add	sp, #12
  404b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b28:	2400      	movs	r4, #0
  404b2a:	230c      	movs	r3, #12
  404b2c:	4620      	mov	r0, r4
  404b2e:	602b      	str	r3, [r5, #0]
  404b30:	b003      	add	sp, #12
  404b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b36:	2040      	movs	r0, #64	; 0x40
  404b38:	f44f 7300 	mov.w	r3, #512	; 0x200
  404b3c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404b40:	e74a      	b.n	4049d8 <_malloc_r+0x44>
  404b42:	4423      	add	r3, r4
  404b44:	68e1      	ldr	r1, [r4, #12]
  404b46:	685a      	ldr	r2, [r3, #4]
  404b48:	68a6      	ldr	r6, [r4, #8]
  404b4a:	f042 0201 	orr.w	r2, r2, #1
  404b4e:	60f1      	str	r1, [r6, #12]
  404b50:	4628      	mov	r0, r5
  404b52:	608e      	str	r6, [r1, #8]
  404b54:	605a      	str	r2, [r3, #4]
  404b56:	f000 fac3 	bl	4050e0 <__malloc_unlock>
  404b5a:	3408      	adds	r4, #8
  404b5c:	4620      	mov	r0, r4
  404b5e:	b003      	add	sp, #12
  404b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b64:	4423      	add	r3, r4
  404b66:	4628      	mov	r0, r5
  404b68:	685a      	ldr	r2, [r3, #4]
  404b6a:	f042 0201 	orr.w	r2, r2, #1
  404b6e:	605a      	str	r2, [r3, #4]
  404b70:	f000 fab6 	bl	4050e0 <__malloc_unlock>
  404b74:	3408      	adds	r4, #8
  404b76:	4620      	mov	r0, r4
  404b78:	b003      	add	sp, #12
  404b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b7e:	68bc      	ldr	r4, [r7, #8]
  404b80:	6863      	ldr	r3, [r4, #4]
  404b82:	f023 0803 	bic.w	r8, r3, #3
  404b86:	45b0      	cmp	r8, r6
  404b88:	d304      	bcc.n	404b94 <_malloc_r+0x200>
  404b8a:	eba8 0306 	sub.w	r3, r8, r6
  404b8e:	2b0f      	cmp	r3, #15
  404b90:	f300 8085 	bgt.w	404c9e <_malloc_r+0x30a>
  404b94:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404cf0 <_malloc_r+0x35c>
  404b98:	4b50      	ldr	r3, [pc, #320]	; (404cdc <_malloc_r+0x348>)
  404b9a:	f8d9 2000 	ldr.w	r2, [r9]
  404b9e:	681b      	ldr	r3, [r3, #0]
  404ba0:	3201      	adds	r2, #1
  404ba2:	4433      	add	r3, r6
  404ba4:	eb04 0a08 	add.w	sl, r4, r8
  404ba8:	f000 8155 	beq.w	404e56 <_malloc_r+0x4c2>
  404bac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404bb0:	330f      	adds	r3, #15
  404bb2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404bb6:	f02b 0b0f 	bic.w	fp, fp, #15
  404bba:	4659      	mov	r1, fp
  404bbc:	4628      	mov	r0, r5
  404bbe:	f000 fd8f 	bl	4056e0 <_sbrk_r>
  404bc2:	1c41      	adds	r1, r0, #1
  404bc4:	4602      	mov	r2, r0
  404bc6:	f000 80fc 	beq.w	404dc2 <_malloc_r+0x42e>
  404bca:	4582      	cmp	sl, r0
  404bcc:	f200 80f7 	bhi.w	404dbe <_malloc_r+0x42a>
  404bd0:	4b43      	ldr	r3, [pc, #268]	; (404ce0 <_malloc_r+0x34c>)
  404bd2:	6819      	ldr	r1, [r3, #0]
  404bd4:	4459      	add	r1, fp
  404bd6:	6019      	str	r1, [r3, #0]
  404bd8:	f000 814d 	beq.w	404e76 <_malloc_r+0x4e2>
  404bdc:	f8d9 0000 	ldr.w	r0, [r9]
  404be0:	3001      	adds	r0, #1
  404be2:	bf1b      	ittet	ne
  404be4:	eba2 0a0a 	subne.w	sl, r2, sl
  404be8:	4451      	addne	r1, sl
  404bea:	f8c9 2000 	streq.w	r2, [r9]
  404bee:	6019      	strne	r1, [r3, #0]
  404bf0:	f012 0107 	ands.w	r1, r2, #7
  404bf4:	f000 8115 	beq.w	404e22 <_malloc_r+0x48e>
  404bf8:	f1c1 0008 	rsb	r0, r1, #8
  404bfc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404c00:	4402      	add	r2, r0
  404c02:	3108      	adds	r1, #8
  404c04:	eb02 090b 	add.w	r9, r2, fp
  404c08:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404c0c:	eba1 0909 	sub.w	r9, r1, r9
  404c10:	4649      	mov	r1, r9
  404c12:	4628      	mov	r0, r5
  404c14:	9301      	str	r3, [sp, #4]
  404c16:	9200      	str	r2, [sp, #0]
  404c18:	f000 fd62 	bl	4056e0 <_sbrk_r>
  404c1c:	1c43      	adds	r3, r0, #1
  404c1e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404c22:	f000 8143 	beq.w	404eac <_malloc_r+0x518>
  404c26:	1a80      	subs	r0, r0, r2
  404c28:	4448      	add	r0, r9
  404c2a:	f040 0001 	orr.w	r0, r0, #1
  404c2e:	6819      	ldr	r1, [r3, #0]
  404c30:	60ba      	str	r2, [r7, #8]
  404c32:	4449      	add	r1, r9
  404c34:	42bc      	cmp	r4, r7
  404c36:	6050      	str	r0, [r2, #4]
  404c38:	6019      	str	r1, [r3, #0]
  404c3a:	d017      	beq.n	404c6c <_malloc_r+0x2d8>
  404c3c:	f1b8 0f0f 	cmp.w	r8, #15
  404c40:	f240 80fb 	bls.w	404e3a <_malloc_r+0x4a6>
  404c44:	6860      	ldr	r0, [r4, #4]
  404c46:	f1a8 020c 	sub.w	r2, r8, #12
  404c4a:	f022 0207 	bic.w	r2, r2, #7
  404c4e:	eb04 0e02 	add.w	lr, r4, r2
  404c52:	f000 0001 	and.w	r0, r0, #1
  404c56:	f04f 0c05 	mov.w	ip, #5
  404c5a:	4310      	orrs	r0, r2
  404c5c:	2a0f      	cmp	r2, #15
  404c5e:	6060      	str	r0, [r4, #4]
  404c60:	f8ce c004 	str.w	ip, [lr, #4]
  404c64:	f8ce c008 	str.w	ip, [lr, #8]
  404c68:	f200 8117 	bhi.w	404e9a <_malloc_r+0x506>
  404c6c:	4b1d      	ldr	r3, [pc, #116]	; (404ce4 <_malloc_r+0x350>)
  404c6e:	68bc      	ldr	r4, [r7, #8]
  404c70:	681a      	ldr	r2, [r3, #0]
  404c72:	4291      	cmp	r1, r2
  404c74:	bf88      	it	hi
  404c76:	6019      	strhi	r1, [r3, #0]
  404c78:	4b1b      	ldr	r3, [pc, #108]	; (404ce8 <_malloc_r+0x354>)
  404c7a:	681a      	ldr	r2, [r3, #0]
  404c7c:	4291      	cmp	r1, r2
  404c7e:	6862      	ldr	r2, [r4, #4]
  404c80:	bf88      	it	hi
  404c82:	6019      	strhi	r1, [r3, #0]
  404c84:	f022 0203 	bic.w	r2, r2, #3
  404c88:	4296      	cmp	r6, r2
  404c8a:	eba2 0306 	sub.w	r3, r2, r6
  404c8e:	d801      	bhi.n	404c94 <_malloc_r+0x300>
  404c90:	2b0f      	cmp	r3, #15
  404c92:	dc04      	bgt.n	404c9e <_malloc_r+0x30a>
  404c94:	4628      	mov	r0, r5
  404c96:	f000 fa23 	bl	4050e0 <__malloc_unlock>
  404c9a:	2400      	movs	r4, #0
  404c9c:	e740      	b.n	404b20 <_malloc_r+0x18c>
  404c9e:	19a2      	adds	r2, r4, r6
  404ca0:	f043 0301 	orr.w	r3, r3, #1
  404ca4:	f046 0601 	orr.w	r6, r6, #1
  404ca8:	6066      	str	r6, [r4, #4]
  404caa:	4628      	mov	r0, r5
  404cac:	60ba      	str	r2, [r7, #8]
  404cae:	6053      	str	r3, [r2, #4]
  404cb0:	f000 fa16 	bl	4050e0 <__malloc_unlock>
  404cb4:	3408      	adds	r4, #8
  404cb6:	4620      	mov	r0, r4
  404cb8:	b003      	add	sp, #12
  404cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cbe:	2b14      	cmp	r3, #20
  404cc0:	d971      	bls.n	404da6 <_malloc_r+0x412>
  404cc2:	2b54      	cmp	r3, #84	; 0x54
  404cc4:	f200 80a3 	bhi.w	404e0e <_malloc_r+0x47a>
  404cc8:	0b33      	lsrs	r3, r6, #12
  404cca:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404cce:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404cd2:	00c3      	lsls	r3, r0, #3
  404cd4:	e680      	b.n	4049d8 <_malloc_r+0x44>
  404cd6:	bf00      	nop
  404cd8:	2040045c 	.word	0x2040045c
  404cdc:	20400cb8 	.word	0x20400cb8
  404ce0:	20400c88 	.word	0x20400c88
  404ce4:	20400cb0 	.word	0x20400cb0
  404ce8:	20400cb4 	.word	0x20400cb4
  404cec:	20400464 	.word	0x20400464
  404cf0:	20400864 	.word	0x20400864
  404cf4:	0a5a      	lsrs	r2, r3, #9
  404cf6:	2a04      	cmp	r2, #4
  404cf8:	d95b      	bls.n	404db2 <_malloc_r+0x41e>
  404cfa:	2a14      	cmp	r2, #20
  404cfc:	f200 80ae 	bhi.w	404e5c <_malloc_r+0x4c8>
  404d00:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404d04:	00c9      	lsls	r1, r1, #3
  404d06:	325b      	adds	r2, #91	; 0x5b
  404d08:	eb07 0c01 	add.w	ip, r7, r1
  404d0c:	5879      	ldr	r1, [r7, r1]
  404d0e:	f1ac 0c08 	sub.w	ip, ip, #8
  404d12:	458c      	cmp	ip, r1
  404d14:	f000 8088 	beq.w	404e28 <_malloc_r+0x494>
  404d18:	684a      	ldr	r2, [r1, #4]
  404d1a:	f022 0203 	bic.w	r2, r2, #3
  404d1e:	4293      	cmp	r3, r2
  404d20:	d273      	bcs.n	404e0a <_malloc_r+0x476>
  404d22:	6889      	ldr	r1, [r1, #8]
  404d24:	458c      	cmp	ip, r1
  404d26:	d1f7      	bne.n	404d18 <_malloc_r+0x384>
  404d28:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404d2c:	687b      	ldr	r3, [r7, #4]
  404d2e:	60e2      	str	r2, [r4, #12]
  404d30:	f8c4 c008 	str.w	ip, [r4, #8]
  404d34:	6094      	str	r4, [r2, #8]
  404d36:	f8cc 400c 	str.w	r4, [ip, #12]
  404d3a:	e68f      	b.n	404a5c <_malloc_r+0xc8>
  404d3c:	19a1      	adds	r1, r4, r6
  404d3e:	f046 0c01 	orr.w	ip, r6, #1
  404d42:	f042 0601 	orr.w	r6, r2, #1
  404d46:	f8c4 c004 	str.w	ip, [r4, #4]
  404d4a:	4628      	mov	r0, r5
  404d4c:	6179      	str	r1, [r7, #20]
  404d4e:	6139      	str	r1, [r7, #16]
  404d50:	f8c1 e00c 	str.w	lr, [r1, #12]
  404d54:	f8c1 e008 	str.w	lr, [r1, #8]
  404d58:	604e      	str	r6, [r1, #4]
  404d5a:	50e2      	str	r2, [r4, r3]
  404d5c:	f000 f9c0 	bl	4050e0 <__malloc_unlock>
  404d60:	3408      	adds	r4, #8
  404d62:	e6dd      	b.n	404b20 <_malloc_r+0x18c>
  404d64:	687b      	ldr	r3, [r7, #4]
  404d66:	e679      	b.n	404a5c <_malloc_r+0xc8>
  404d68:	f108 0801 	add.w	r8, r8, #1
  404d6c:	f018 0f03 	tst.w	r8, #3
  404d70:	f10c 0c08 	add.w	ip, ip, #8
  404d74:	f47f ae85 	bne.w	404a82 <_malloc_r+0xee>
  404d78:	e02d      	b.n	404dd6 <_malloc_r+0x442>
  404d7a:	68dc      	ldr	r4, [r3, #12]
  404d7c:	42a3      	cmp	r3, r4
  404d7e:	bf08      	it	eq
  404d80:	3002      	addeq	r0, #2
  404d82:	f43f ae3e 	beq.w	404a02 <_malloc_r+0x6e>
  404d86:	e6bb      	b.n	404b00 <_malloc_r+0x16c>
  404d88:	4419      	add	r1, r3
  404d8a:	461c      	mov	r4, r3
  404d8c:	684a      	ldr	r2, [r1, #4]
  404d8e:	68db      	ldr	r3, [r3, #12]
  404d90:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404d94:	f042 0201 	orr.w	r2, r2, #1
  404d98:	604a      	str	r2, [r1, #4]
  404d9a:	4628      	mov	r0, r5
  404d9c:	60f3      	str	r3, [r6, #12]
  404d9e:	609e      	str	r6, [r3, #8]
  404da0:	f000 f99e 	bl	4050e0 <__malloc_unlock>
  404da4:	e6bc      	b.n	404b20 <_malloc_r+0x18c>
  404da6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404daa:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404dae:	00c3      	lsls	r3, r0, #3
  404db0:	e612      	b.n	4049d8 <_malloc_r+0x44>
  404db2:	099a      	lsrs	r2, r3, #6
  404db4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404db8:	00c9      	lsls	r1, r1, #3
  404dba:	3238      	adds	r2, #56	; 0x38
  404dbc:	e7a4      	b.n	404d08 <_malloc_r+0x374>
  404dbe:	42bc      	cmp	r4, r7
  404dc0:	d054      	beq.n	404e6c <_malloc_r+0x4d8>
  404dc2:	68bc      	ldr	r4, [r7, #8]
  404dc4:	6862      	ldr	r2, [r4, #4]
  404dc6:	f022 0203 	bic.w	r2, r2, #3
  404dca:	e75d      	b.n	404c88 <_malloc_r+0x2f4>
  404dcc:	f859 3908 	ldr.w	r3, [r9], #-8
  404dd0:	4599      	cmp	r9, r3
  404dd2:	f040 8086 	bne.w	404ee2 <_malloc_r+0x54e>
  404dd6:	f010 0f03 	tst.w	r0, #3
  404dda:	f100 30ff 	add.w	r0, r0, #4294967295
  404dde:	d1f5      	bne.n	404dcc <_malloc_r+0x438>
  404de0:	687b      	ldr	r3, [r7, #4]
  404de2:	ea23 0304 	bic.w	r3, r3, r4
  404de6:	607b      	str	r3, [r7, #4]
  404de8:	0064      	lsls	r4, r4, #1
  404dea:	429c      	cmp	r4, r3
  404dec:	f63f aec7 	bhi.w	404b7e <_malloc_r+0x1ea>
  404df0:	2c00      	cmp	r4, #0
  404df2:	f43f aec4 	beq.w	404b7e <_malloc_r+0x1ea>
  404df6:	421c      	tst	r4, r3
  404df8:	4640      	mov	r0, r8
  404dfa:	f47f ae3e 	bne.w	404a7a <_malloc_r+0xe6>
  404dfe:	0064      	lsls	r4, r4, #1
  404e00:	421c      	tst	r4, r3
  404e02:	f100 0004 	add.w	r0, r0, #4
  404e06:	d0fa      	beq.n	404dfe <_malloc_r+0x46a>
  404e08:	e637      	b.n	404a7a <_malloc_r+0xe6>
  404e0a:	468c      	mov	ip, r1
  404e0c:	e78c      	b.n	404d28 <_malloc_r+0x394>
  404e0e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404e12:	d815      	bhi.n	404e40 <_malloc_r+0x4ac>
  404e14:	0bf3      	lsrs	r3, r6, #15
  404e16:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404e1a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404e1e:	00c3      	lsls	r3, r0, #3
  404e20:	e5da      	b.n	4049d8 <_malloc_r+0x44>
  404e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404e26:	e6ed      	b.n	404c04 <_malloc_r+0x270>
  404e28:	687b      	ldr	r3, [r7, #4]
  404e2a:	1092      	asrs	r2, r2, #2
  404e2c:	2101      	movs	r1, #1
  404e2e:	fa01 f202 	lsl.w	r2, r1, r2
  404e32:	4313      	orrs	r3, r2
  404e34:	607b      	str	r3, [r7, #4]
  404e36:	4662      	mov	r2, ip
  404e38:	e779      	b.n	404d2e <_malloc_r+0x39a>
  404e3a:	2301      	movs	r3, #1
  404e3c:	6053      	str	r3, [r2, #4]
  404e3e:	e729      	b.n	404c94 <_malloc_r+0x300>
  404e40:	f240 5254 	movw	r2, #1364	; 0x554
  404e44:	4293      	cmp	r3, r2
  404e46:	d822      	bhi.n	404e8e <_malloc_r+0x4fa>
  404e48:	0cb3      	lsrs	r3, r6, #18
  404e4a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404e4e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404e52:	00c3      	lsls	r3, r0, #3
  404e54:	e5c0      	b.n	4049d8 <_malloc_r+0x44>
  404e56:	f103 0b10 	add.w	fp, r3, #16
  404e5a:	e6ae      	b.n	404bba <_malloc_r+0x226>
  404e5c:	2a54      	cmp	r2, #84	; 0x54
  404e5e:	d829      	bhi.n	404eb4 <_malloc_r+0x520>
  404e60:	0b1a      	lsrs	r2, r3, #12
  404e62:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404e66:	00c9      	lsls	r1, r1, #3
  404e68:	326e      	adds	r2, #110	; 0x6e
  404e6a:	e74d      	b.n	404d08 <_malloc_r+0x374>
  404e6c:	4b20      	ldr	r3, [pc, #128]	; (404ef0 <_malloc_r+0x55c>)
  404e6e:	6819      	ldr	r1, [r3, #0]
  404e70:	4459      	add	r1, fp
  404e72:	6019      	str	r1, [r3, #0]
  404e74:	e6b2      	b.n	404bdc <_malloc_r+0x248>
  404e76:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404e7a:	2800      	cmp	r0, #0
  404e7c:	f47f aeae 	bne.w	404bdc <_malloc_r+0x248>
  404e80:	eb08 030b 	add.w	r3, r8, fp
  404e84:	68ba      	ldr	r2, [r7, #8]
  404e86:	f043 0301 	orr.w	r3, r3, #1
  404e8a:	6053      	str	r3, [r2, #4]
  404e8c:	e6ee      	b.n	404c6c <_malloc_r+0x2d8>
  404e8e:	207f      	movs	r0, #127	; 0x7f
  404e90:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404e94:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404e98:	e59e      	b.n	4049d8 <_malloc_r+0x44>
  404e9a:	f104 0108 	add.w	r1, r4, #8
  404e9e:	4628      	mov	r0, r5
  404ea0:	9300      	str	r3, [sp, #0]
  404ea2:	f000 fe1b 	bl	405adc <_free_r>
  404ea6:	9b00      	ldr	r3, [sp, #0]
  404ea8:	6819      	ldr	r1, [r3, #0]
  404eaa:	e6df      	b.n	404c6c <_malloc_r+0x2d8>
  404eac:	2001      	movs	r0, #1
  404eae:	f04f 0900 	mov.w	r9, #0
  404eb2:	e6bc      	b.n	404c2e <_malloc_r+0x29a>
  404eb4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404eb8:	d805      	bhi.n	404ec6 <_malloc_r+0x532>
  404eba:	0bda      	lsrs	r2, r3, #15
  404ebc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404ec0:	00c9      	lsls	r1, r1, #3
  404ec2:	3277      	adds	r2, #119	; 0x77
  404ec4:	e720      	b.n	404d08 <_malloc_r+0x374>
  404ec6:	f240 5154 	movw	r1, #1364	; 0x554
  404eca:	428a      	cmp	r2, r1
  404ecc:	d805      	bhi.n	404eda <_malloc_r+0x546>
  404ece:	0c9a      	lsrs	r2, r3, #18
  404ed0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404ed4:	00c9      	lsls	r1, r1, #3
  404ed6:	327c      	adds	r2, #124	; 0x7c
  404ed8:	e716      	b.n	404d08 <_malloc_r+0x374>
  404eda:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404ede:	227e      	movs	r2, #126	; 0x7e
  404ee0:	e712      	b.n	404d08 <_malloc_r+0x374>
  404ee2:	687b      	ldr	r3, [r7, #4]
  404ee4:	e780      	b.n	404de8 <_malloc_r+0x454>
  404ee6:	08f0      	lsrs	r0, r6, #3
  404ee8:	f106 0308 	add.w	r3, r6, #8
  404eec:	e600      	b.n	404af0 <_malloc_r+0x15c>
  404eee:	bf00      	nop
  404ef0:	20400c88 	.word	0x20400c88
	...

00404f00 <memchr>:
  404f00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f04:	2a10      	cmp	r2, #16
  404f06:	db2b      	blt.n	404f60 <memchr+0x60>
  404f08:	f010 0f07 	tst.w	r0, #7
  404f0c:	d008      	beq.n	404f20 <memchr+0x20>
  404f0e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f12:	3a01      	subs	r2, #1
  404f14:	428b      	cmp	r3, r1
  404f16:	d02d      	beq.n	404f74 <memchr+0x74>
  404f18:	f010 0f07 	tst.w	r0, #7
  404f1c:	b342      	cbz	r2, 404f70 <memchr+0x70>
  404f1e:	d1f6      	bne.n	404f0e <memchr+0xe>
  404f20:	b4f0      	push	{r4, r5, r6, r7}
  404f22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404f26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404f2a:	f022 0407 	bic.w	r4, r2, #7
  404f2e:	f07f 0700 	mvns.w	r7, #0
  404f32:	2300      	movs	r3, #0
  404f34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404f38:	3c08      	subs	r4, #8
  404f3a:	ea85 0501 	eor.w	r5, r5, r1
  404f3e:	ea86 0601 	eor.w	r6, r6, r1
  404f42:	fa85 f547 	uadd8	r5, r5, r7
  404f46:	faa3 f587 	sel	r5, r3, r7
  404f4a:	fa86 f647 	uadd8	r6, r6, r7
  404f4e:	faa5 f687 	sel	r6, r5, r7
  404f52:	b98e      	cbnz	r6, 404f78 <memchr+0x78>
  404f54:	d1ee      	bne.n	404f34 <memchr+0x34>
  404f56:	bcf0      	pop	{r4, r5, r6, r7}
  404f58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f5c:	f002 0207 	and.w	r2, r2, #7
  404f60:	b132      	cbz	r2, 404f70 <memchr+0x70>
  404f62:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f66:	3a01      	subs	r2, #1
  404f68:	ea83 0301 	eor.w	r3, r3, r1
  404f6c:	b113      	cbz	r3, 404f74 <memchr+0x74>
  404f6e:	d1f8      	bne.n	404f62 <memchr+0x62>
  404f70:	2000      	movs	r0, #0
  404f72:	4770      	bx	lr
  404f74:	3801      	subs	r0, #1
  404f76:	4770      	bx	lr
  404f78:	2d00      	cmp	r5, #0
  404f7a:	bf06      	itte	eq
  404f7c:	4635      	moveq	r5, r6
  404f7e:	3803      	subeq	r0, #3
  404f80:	3807      	subne	r0, #7
  404f82:	f015 0f01 	tst.w	r5, #1
  404f86:	d107      	bne.n	404f98 <memchr+0x98>
  404f88:	3001      	adds	r0, #1
  404f8a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404f8e:	bf02      	ittt	eq
  404f90:	3001      	addeq	r0, #1
  404f92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404f96:	3001      	addeq	r0, #1
  404f98:	bcf0      	pop	{r4, r5, r6, r7}
  404f9a:	3801      	subs	r0, #1
  404f9c:	4770      	bx	lr
  404f9e:	bf00      	nop

00404fa0 <memcpy>:
  404fa0:	4684      	mov	ip, r0
  404fa2:	ea41 0300 	orr.w	r3, r1, r0
  404fa6:	f013 0303 	ands.w	r3, r3, #3
  404faa:	d16d      	bne.n	405088 <memcpy+0xe8>
  404fac:	3a40      	subs	r2, #64	; 0x40
  404fae:	d341      	bcc.n	405034 <memcpy+0x94>
  404fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fb4:	f840 3b04 	str.w	r3, [r0], #4
  404fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fbc:	f840 3b04 	str.w	r3, [r0], #4
  404fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fc4:	f840 3b04 	str.w	r3, [r0], #4
  404fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fcc:	f840 3b04 	str.w	r3, [r0], #4
  404fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fd4:	f840 3b04 	str.w	r3, [r0], #4
  404fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fdc:	f840 3b04 	str.w	r3, [r0], #4
  404fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fe4:	f840 3b04 	str.w	r3, [r0], #4
  404fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fec:	f840 3b04 	str.w	r3, [r0], #4
  404ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ff4:	f840 3b04 	str.w	r3, [r0], #4
  404ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ffc:	f840 3b04 	str.w	r3, [r0], #4
  405000:	f851 3b04 	ldr.w	r3, [r1], #4
  405004:	f840 3b04 	str.w	r3, [r0], #4
  405008:	f851 3b04 	ldr.w	r3, [r1], #4
  40500c:	f840 3b04 	str.w	r3, [r0], #4
  405010:	f851 3b04 	ldr.w	r3, [r1], #4
  405014:	f840 3b04 	str.w	r3, [r0], #4
  405018:	f851 3b04 	ldr.w	r3, [r1], #4
  40501c:	f840 3b04 	str.w	r3, [r0], #4
  405020:	f851 3b04 	ldr.w	r3, [r1], #4
  405024:	f840 3b04 	str.w	r3, [r0], #4
  405028:	f851 3b04 	ldr.w	r3, [r1], #4
  40502c:	f840 3b04 	str.w	r3, [r0], #4
  405030:	3a40      	subs	r2, #64	; 0x40
  405032:	d2bd      	bcs.n	404fb0 <memcpy+0x10>
  405034:	3230      	adds	r2, #48	; 0x30
  405036:	d311      	bcc.n	40505c <memcpy+0xbc>
  405038:	f851 3b04 	ldr.w	r3, [r1], #4
  40503c:	f840 3b04 	str.w	r3, [r0], #4
  405040:	f851 3b04 	ldr.w	r3, [r1], #4
  405044:	f840 3b04 	str.w	r3, [r0], #4
  405048:	f851 3b04 	ldr.w	r3, [r1], #4
  40504c:	f840 3b04 	str.w	r3, [r0], #4
  405050:	f851 3b04 	ldr.w	r3, [r1], #4
  405054:	f840 3b04 	str.w	r3, [r0], #4
  405058:	3a10      	subs	r2, #16
  40505a:	d2ed      	bcs.n	405038 <memcpy+0x98>
  40505c:	320c      	adds	r2, #12
  40505e:	d305      	bcc.n	40506c <memcpy+0xcc>
  405060:	f851 3b04 	ldr.w	r3, [r1], #4
  405064:	f840 3b04 	str.w	r3, [r0], #4
  405068:	3a04      	subs	r2, #4
  40506a:	d2f9      	bcs.n	405060 <memcpy+0xc0>
  40506c:	3204      	adds	r2, #4
  40506e:	d008      	beq.n	405082 <memcpy+0xe2>
  405070:	07d2      	lsls	r2, r2, #31
  405072:	bf1c      	itt	ne
  405074:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405078:	f800 3b01 	strbne.w	r3, [r0], #1
  40507c:	d301      	bcc.n	405082 <memcpy+0xe2>
  40507e:	880b      	ldrh	r3, [r1, #0]
  405080:	8003      	strh	r3, [r0, #0]
  405082:	4660      	mov	r0, ip
  405084:	4770      	bx	lr
  405086:	bf00      	nop
  405088:	2a08      	cmp	r2, #8
  40508a:	d313      	bcc.n	4050b4 <memcpy+0x114>
  40508c:	078b      	lsls	r3, r1, #30
  40508e:	d08d      	beq.n	404fac <memcpy+0xc>
  405090:	f010 0303 	ands.w	r3, r0, #3
  405094:	d08a      	beq.n	404fac <memcpy+0xc>
  405096:	f1c3 0304 	rsb	r3, r3, #4
  40509a:	1ad2      	subs	r2, r2, r3
  40509c:	07db      	lsls	r3, r3, #31
  40509e:	bf1c      	itt	ne
  4050a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4050a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4050a8:	d380      	bcc.n	404fac <memcpy+0xc>
  4050aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4050ae:	f820 3b02 	strh.w	r3, [r0], #2
  4050b2:	e77b      	b.n	404fac <memcpy+0xc>
  4050b4:	3a04      	subs	r2, #4
  4050b6:	d3d9      	bcc.n	40506c <memcpy+0xcc>
  4050b8:	3a01      	subs	r2, #1
  4050ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4050be:	f800 3b01 	strb.w	r3, [r0], #1
  4050c2:	d2f9      	bcs.n	4050b8 <memcpy+0x118>
  4050c4:	780b      	ldrb	r3, [r1, #0]
  4050c6:	7003      	strb	r3, [r0, #0]
  4050c8:	784b      	ldrb	r3, [r1, #1]
  4050ca:	7043      	strb	r3, [r0, #1]
  4050cc:	788b      	ldrb	r3, [r1, #2]
  4050ce:	7083      	strb	r3, [r0, #2]
  4050d0:	4660      	mov	r0, ip
  4050d2:	4770      	bx	lr

004050d4 <__malloc_lock>:
  4050d4:	4801      	ldr	r0, [pc, #4]	; (4050dc <__malloc_lock+0x8>)
  4050d6:	f7ff bc59 	b.w	40498c <__retarget_lock_acquire_recursive>
  4050da:	bf00      	nop
  4050dc:	20400ccc 	.word	0x20400ccc

004050e0 <__malloc_unlock>:
  4050e0:	4801      	ldr	r0, [pc, #4]	; (4050e8 <__malloc_unlock+0x8>)
  4050e2:	f7ff bc55 	b.w	404990 <__retarget_lock_release_recursive>
  4050e6:	bf00      	nop
  4050e8:	20400ccc 	.word	0x20400ccc

004050ec <_Balloc>:
  4050ec:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4050ee:	b570      	push	{r4, r5, r6, lr}
  4050f0:	4605      	mov	r5, r0
  4050f2:	460c      	mov	r4, r1
  4050f4:	b14b      	cbz	r3, 40510a <_Balloc+0x1e>
  4050f6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4050fa:	b180      	cbz	r0, 40511e <_Balloc+0x32>
  4050fc:	6802      	ldr	r2, [r0, #0]
  4050fe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405102:	2300      	movs	r3, #0
  405104:	6103      	str	r3, [r0, #16]
  405106:	60c3      	str	r3, [r0, #12]
  405108:	bd70      	pop	{r4, r5, r6, pc}
  40510a:	2221      	movs	r2, #33	; 0x21
  40510c:	2104      	movs	r1, #4
  40510e:	f000 fc65 	bl	4059dc <_calloc_r>
  405112:	64e8      	str	r0, [r5, #76]	; 0x4c
  405114:	4603      	mov	r3, r0
  405116:	2800      	cmp	r0, #0
  405118:	d1ed      	bne.n	4050f6 <_Balloc+0xa>
  40511a:	2000      	movs	r0, #0
  40511c:	bd70      	pop	{r4, r5, r6, pc}
  40511e:	2101      	movs	r1, #1
  405120:	fa01 f604 	lsl.w	r6, r1, r4
  405124:	1d72      	adds	r2, r6, #5
  405126:	4628      	mov	r0, r5
  405128:	0092      	lsls	r2, r2, #2
  40512a:	f000 fc57 	bl	4059dc <_calloc_r>
  40512e:	2800      	cmp	r0, #0
  405130:	d0f3      	beq.n	40511a <_Balloc+0x2e>
  405132:	6044      	str	r4, [r0, #4]
  405134:	6086      	str	r6, [r0, #8]
  405136:	e7e4      	b.n	405102 <_Balloc+0x16>

00405138 <_Bfree>:
  405138:	b131      	cbz	r1, 405148 <_Bfree+0x10>
  40513a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40513c:	684a      	ldr	r2, [r1, #4]
  40513e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405142:	6008      	str	r0, [r1, #0]
  405144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405148:	4770      	bx	lr
  40514a:	bf00      	nop

0040514c <__multadd>:
  40514c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40514e:	690c      	ldr	r4, [r1, #16]
  405150:	b083      	sub	sp, #12
  405152:	460d      	mov	r5, r1
  405154:	4606      	mov	r6, r0
  405156:	f101 0e14 	add.w	lr, r1, #20
  40515a:	2700      	movs	r7, #0
  40515c:	f8de 0000 	ldr.w	r0, [lr]
  405160:	b281      	uxth	r1, r0
  405162:	fb02 3301 	mla	r3, r2, r1, r3
  405166:	0c01      	lsrs	r1, r0, #16
  405168:	0c18      	lsrs	r0, r3, #16
  40516a:	fb02 0101 	mla	r1, r2, r1, r0
  40516e:	b29b      	uxth	r3, r3
  405170:	3701      	adds	r7, #1
  405172:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405176:	42bc      	cmp	r4, r7
  405178:	f84e 3b04 	str.w	r3, [lr], #4
  40517c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405180:	dcec      	bgt.n	40515c <__multadd+0x10>
  405182:	b13b      	cbz	r3, 405194 <__multadd+0x48>
  405184:	68aa      	ldr	r2, [r5, #8]
  405186:	4294      	cmp	r4, r2
  405188:	da07      	bge.n	40519a <__multadd+0x4e>
  40518a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40518e:	3401      	adds	r4, #1
  405190:	6153      	str	r3, [r2, #20]
  405192:	612c      	str	r4, [r5, #16]
  405194:	4628      	mov	r0, r5
  405196:	b003      	add	sp, #12
  405198:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40519a:	6869      	ldr	r1, [r5, #4]
  40519c:	9301      	str	r3, [sp, #4]
  40519e:	3101      	adds	r1, #1
  4051a0:	4630      	mov	r0, r6
  4051a2:	f7ff ffa3 	bl	4050ec <_Balloc>
  4051a6:	692a      	ldr	r2, [r5, #16]
  4051a8:	3202      	adds	r2, #2
  4051aa:	f105 010c 	add.w	r1, r5, #12
  4051ae:	4607      	mov	r7, r0
  4051b0:	0092      	lsls	r2, r2, #2
  4051b2:	300c      	adds	r0, #12
  4051b4:	f7ff fef4 	bl	404fa0 <memcpy>
  4051b8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4051ba:	6869      	ldr	r1, [r5, #4]
  4051bc:	9b01      	ldr	r3, [sp, #4]
  4051be:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4051c2:	6028      	str	r0, [r5, #0]
  4051c4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4051c8:	463d      	mov	r5, r7
  4051ca:	e7de      	b.n	40518a <__multadd+0x3e>

004051cc <__hi0bits>:
  4051cc:	0c02      	lsrs	r2, r0, #16
  4051ce:	0412      	lsls	r2, r2, #16
  4051d0:	4603      	mov	r3, r0
  4051d2:	b9b2      	cbnz	r2, 405202 <__hi0bits+0x36>
  4051d4:	0403      	lsls	r3, r0, #16
  4051d6:	2010      	movs	r0, #16
  4051d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4051dc:	bf04      	itt	eq
  4051de:	021b      	lsleq	r3, r3, #8
  4051e0:	3008      	addeq	r0, #8
  4051e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4051e6:	bf04      	itt	eq
  4051e8:	011b      	lsleq	r3, r3, #4
  4051ea:	3004      	addeq	r0, #4
  4051ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4051f0:	bf04      	itt	eq
  4051f2:	009b      	lsleq	r3, r3, #2
  4051f4:	3002      	addeq	r0, #2
  4051f6:	2b00      	cmp	r3, #0
  4051f8:	db02      	blt.n	405200 <__hi0bits+0x34>
  4051fa:	005b      	lsls	r3, r3, #1
  4051fc:	d403      	bmi.n	405206 <__hi0bits+0x3a>
  4051fe:	2020      	movs	r0, #32
  405200:	4770      	bx	lr
  405202:	2000      	movs	r0, #0
  405204:	e7e8      	b.n	4051d8 <__hi0bits+0xc>
  405206:	3001      	adds	r0, #1
  405208:	4770      	bx	lr
  40520a:	bf00      	nop

0040520c <__lo0bits>:
  40520c:	6803      	ldr	r3, [r0, #0]
  40520e:	f013 0207 	ands.w	r2, r3, #7
  405212:	4601      	mov	r1, r0
  405214:	d007      	beq.n	405226 <__lo0bits+0x1a>
  405216:	07da      	lsls	r2, r3, #31
  405218:	d421      	bmi.n	40525e <__lo0bits+0x52>
  40521a:	0798      	lsls	r0, r3, #30
  40521c:	d421      	bmi.n	405262 <__lo0bits+0x56>
  40521e:	089b      	lsrs	r3, r3, #2
  405220:	600b      	str	r3, [r1, #0]
  405222:	2002      	movs	r0, #2
  405224:	4770      	bx	lr
  405226:	b298      	uxth	r0, r3
  405228:	b198      	cbz	r0, 405252 <__lo0bits+0x46>
  40522a:	4610      	mov	r0, r2
  40522c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405230:	bf04      	itt	eq
  405232:	0a1b      	lsreq	r3, r3, #8
  405234:	3008      	addeq	r0, #8
  405236:	071a      	lsls	r2, r3, #28
  405238:	bf04      	itt	eq
  40523a:	091b      	lsreq	r3, r3, #4
  40523c:	3004      	addeq	r0, #4
  40523e:	079a      	lsls	r2, r3, #30
  405240:	bf04      	itt	eq
  405242:	089b      	lsreq	r3, r3, #2
  405244:	3002      	addeq	r0, #2
  405246:	07da      	lsls	r2, r3, #31
  405248:	d407      	bmi.n	40525a <__lo0bits+0x4e>
  40524a:	085b      	lsrs	r3, r3, #1
  40524c:	d104      	bne.n	405258 <__lo0bits+0x4c>
  40524e:	2020      	movs	r0, #32
  405250:	4770      	bx	lr
  405252:	0c1b      	lsrs	r3, r3, #16
  405254:	2010      	movs	r0, #16
  405256:	e7e9      	b.n	40522c <__lo0bits+0x20>
  405258:	3001      	adds	r0, #1
  40525a:	600b      	str	r3, [r1, #0]
  40525c:	4770      	bx	lr
  40525e:	2000      	movs	r0, #0
  405260:	4770      	bx	lr
  405262:	085b      	lsrs	r3, r3, #1
  405264:	600b      	str	r3, [r1, #0]
  405266:	2001      	movs	r0, #1
  405268:	4770      	bx	lr
  40526a:	bf00      	nop

0040526c <__i2b>:
  40526c:	b510      	push	{r4, lr}
  40526e:	460c      	mov	r4, r1
  405270:	2101      	movs	r1, #1
  405272:	f7ff ff3b 	bl	4050ec <_Balloc>
  405276:	2201      	movs	r2, #1
  405278:	6144      	str	r4, [r0, #20]
  40527a:	6102      	str	r2, [r0, #16]
  40527c:	bd10      	pop	{r4, pc}
  40527e:	bf00      	nop

00405280 <__multiply>:
  405280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405284:	690c      	ldr	r4, [r1, #16]
  405286:	6915      	ldr	r5, [r2, #16]
  405288:	42ac      	cmp	r4, r5
  40528a:	b083      	sub	sp, #12
  40528c:	468b      	mov	fp, r1
  40528e:	4616      	mov	r6, r2
  405290:	da04      	bge.n	40529c <__multiply+0x1c>
  405292:	4622      	mov	r2, r4
  405294:	46b3      	mov	fp, r6
  405296:	462c      	mov	r4, r5
  405298:	460e      	mov	r6, r1
  40529a:	4615      	mov	r5, r2
  40529c:	f8db 3008 	ldr.w	r3, [fp, #8]
  4052a0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4052a4:	eb04 0805 	add.w	r8, r4, r5
  4052a8:	4598      	cmp	r8, r3
  4052aa:	bfc8      	it	gt
  4052ac:	3101      	addgt	r1, #1
  4052ae:	f7ff ff1d 	bl	4050ec <_Balloc>
  4052b2:	f100 0914 	add.w	r9, r0, #20
  4052b6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4052ba:	45d1      	cmp	r9, sl
  4052bc:	9000      	str	r0, [sp, #0]
  4052be:	d205      	bcs.n	4052cc <__multiply+0x4c>
  4052c0:	464b      	mov	r3, r9
  4052c2:	2100      	movs	r1, #0
  4052c4:	f843 1b04 	str.w	r1, [r3], #4
  4052c8:	459a      	cmp	sl, r3
  4052ca:	d8fb      	bhi.n	4052c4 <__multiply+0x44>
  4052cc:	f106 0c14 	add.w	ip, r6, #20
  4052d0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4052d4:	f10b 0b14 	add.w	fp, fp, #20
  4052d8:	459c      	cmp	ip, r3
  4052da:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4052de:	d24c      	bcs.n	40537a <__multiply+0xfa>
  4052e0:	f8cd a004 	str.w	sl, [sp, #4]
  4052e4:	469a      	mov	sl, r3
  4052e6:	f8dc 5000 	ldr.w	r5, [ip]
  4052ea:	b2af      	uxth	r7, r5
  4052ec:	b1ef      	cbz	r7, 40532a <__multiply+0xaa>
  4052ee:	2100      	movs	r1, #0
  4052f0:	464d      	mov	r5, r9
  4052f2:	465e      	mov	r6, fp
  4052f4:	460c      	mov	r4, r1
  4052f6:	f856 2b04 	ldr.w	r2, [r6], #4
  4052fa:	6828      	ldr	r0, [r5, #0]
  4052fc:	b293      	uxth	r3, r2
  4052fe:	b281      	uxth	r1, r0
  405300:	fb07 1303 	mla	r3, r7, r3, r1
  405304:	0c12      	lsrs	r2, r2, #16
  405306:	0c01      	lsrs	r1, r0, #16
  405308:	4423      	add	r3, r4
  40530a:	fb07 1102 	mla	r1, r7, r2, r1
  40530e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405312:	b29b      	uxth	r3, r3
  405314:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405318:	45b6      	cmp	lr, r6
  40531a:	f845 3b04 	str.w	r3, [r5], #4
  40531e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405322:	d8e8      	bhi.n	4052f6 <__multiply+0x76>
  405324:	602c      	str	r4, [r5, #0]
  405326:	f8dc 5000 	ldr.w	r5, [ip]
  40532a:	0c2d      	lsrs	r5, r5, #16
  40532c:	d01d      	beq.n	40536a <__multiply+0xea>
  40532e:	f8d9 3000 	ldr.w	r3, [r9]
  405332:	4648      	mov	r0, r9
  405334:	461c      	mov	r4, r3
  405336:	4659      	mov	r1, fp
  405338:	2200      	movs	r2, #0
  40533a:	880e      	ldrh	r6, [r1, #0]
  40533c:	0c24      	lsrs	r4, r4, #16
  40533e:	fb05 4406 	mla	r4, r5, r6, r4
  405342:	4422      	add	r2, r4
  405344:	b29b      	uxth	r3, r3
  405346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40534a:	f840 3b04 	str.w	r3, [r0], #4
  40534e:	f851 3b04 	ldr.w	r3, [r1], #4
  405352:	6804      	ldr	r4, [r0, #0]
  405354:	0c1b      	lsrs	r3, r3, #16
  405356:	b2a6      	uxth	r6, r4
  405358:	fb05 6303 	mla	r3, r5, r3, r6
  40535c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405360:	458e      	cmp	lr, r1
  405362:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405366:	d8e8      	bhi.n	40533a <__multiply+0xba>
  405368:	6003      	str	r3, [r0, #0]
  40536a:	f10c 0c04 	add.w	ip, ip, #4
  40536e:	45e2      	cmp	sl, ip
  405370:	f109 0904 	add.w	r9, r9, #4
  405374:	d8b7      	bhi.n	4052e6 <__multiply+0x66>
  405376:	f8dd a004 	ldr.w	sl, [sp, #4]
  40537a:	f1b8 0f00 	cmp.w	r8, #0
  40537e:	dd0b      	ble.n	405398 <__multiply+0x118>
  405380:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405384:	f1aa 0a04 	sub.w	sl, sl, #4
  405388:	b11b      	cbz	r3, 405392 <__multiply+0x112>
  40538a:	e005      	b.n	405398 <__multiply+0x118>
  40538c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405390:	b913      	cbnz	r3, 405398 <__multiply+0x118>
  405392:	f1b8 0801 	subs.w	r8, r8, #1
  405396:	d1f9      	bne.n	40538c <__multiply+0x10c>
  405398:	9800      	ldr	r0, [sp, #0]
  40539a:	f8c0 8010 	str.w	r8, [r0, #16]
  40539e:	b003      	add	sp, #12
  4053a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004053a4 <__pow5mult>:
  4053a4:	f012 0303 	ands.w	r3, r2, #3
  4053a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053ac:	4614      	mov	r4, r2
  4053ae:	4607      	mov	r7, r0
  4053b0:	d12e      	bne.n	405410 <__pow5mult+0x6c>
  4053b2:	460d      	mov	r5, r1
  4053b4:	10a4      	asrs	r4, r4, #2
  4053b6:	d01c      	beq.n	4053f2 <__pow5mult+0x4e>
  4053b8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4053ba:	b396      	cbz	r6, 405422 <__pow5mult+0x7e>
  4053bc:	07e3      	lsls	r3, r4, #31
  4053be:	f04f 0800 	mov.w	r8, #0
  4053c2:	d406      	bmi.n	4053d2 <__pow5mult+0x2e>
  4053c4:	1064      	asrs	r4, r4, #1
  4053c6:	d014      	beq.n	4053f2 <__pow5mult+0x4e>
  4053c8:	6830      	ldr	r0, [r6, #0]
  4053ca:	b1a8      	cbz	r0, 4053f8 <__pow5mult+0x54>
  4053cc:	4606      	mov	r6, r0
  4053ce:	07e3      	lsls	r3, r4, #31
  4053d0:	d5f8      	bpl.n	4053c4 <__pow5mult+0x20>
  4053d2:	4632      	mov	r2, r6
  4053d4:	4629      	mov	r1, r5
  4053d6:	4638      	mov	r0, r7
  4053d8:	f7ff ff52 	bl	405280 <__multiply>
  4053dc:	b1b5      	cbz	r5, 40540c <__pow5mult+0x68>
  4053de:	686a      	ldr	r2, [r5, #4]
  4053e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4053e2:	1064      	asrs	r4, r4, #1
  4053e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4053e8:	6029      	str	r1, [r5, #0]
  4053ea:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4053ee:	4605      	mov	r5, r0
  4053f0:	d1ea      	bne.n	4053c8 <__pow5mult+0x24>
  4053f2:	4628      	mov	r0, r5
  4053f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053f8:	4632      	mov	r2, r6
  4053fa:	4631      	mov	r1, r6
  4053fc:	4638      	mov	r0, r7
  4053fe:	f7ff ff3f 	bl	405280 <__multiply>
  405402:	6030      	str	r0, [r6, #0]
  405404:	f8c0 8000 	str.w	r8, [r0]
  405408:	4606      	mov	r6, r0
  40540a:	e7e0      	b.n	4053ce <__pow5mult+0x2a>
  40540c:	4605      	mov	r5, r0
  40540e:	e7d9      	b.n	4053c4 <__pow5mult+0x20>
  405410:	1e5a      	subs	r2, r3, #1
  405412:	4d0b      	ldr	r5, [pc, #44]	; (405440 <__pow5mult+0x9c>)
  405414:	2300      	movs	r3, #0
  405416:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40541a:	f7ff fe97 	bl	40514c <__multadd>
  40541e:	4605      	mov	r5, r0
  405420:	e7c8      	b.n	4053b4 <__pow5mult+0x10>
  405422:	2101      	movs	r1, #1
  405424:	4638      	mov	r0, r7
  405426:	f7ff fe61 	bl	4050ec <_Balloc>
  40542a:	f240 2171 	movw	r1, #625	; 0x271
  40542e:	2201      	movs	r2, #1
  405430:	2300      	movs	r3, #0
  405432:	6141      	str	r1, [r0, #20]
  405434:	6102      	str	r2, [r0, #16]
  405436:	4606      	mov	r6, r0
  405438:	64b8      	str	r0, [r7, #72]	; 0x48
  40543a:	6003      	str	r3, [r0, #0]
  40543c:	e7be      	b.n	4053bc <__pow5mult+0x18>
  40543e:	bf00      	nop
  405440:	00406e50 	.word	0x00406e50

00405444 <__lshift>:
  405444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405448:	4691      	mov	r9, r2
  40544a:	690a      	ldr	r2, [r1, #16]
  40544c:	688b      	ldr	r3, [r1, #8]
  40544e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405452:	eb04 0802 	add.w	r8, r4, r2
  405456:	f108 0501 	add.w	r5, r8, #1
  40545a:	429d      	cmp	r5, r3
  40545c:	460e      	mov	r6, r1
  40545e:	4607      	mov	r7, r0
  405460:	6849      	ldr	r1, [r1, #4]
  405462:	dd04      	ble.n	40546e <__lshift+0x2a>
  405464:	005b      	lsls	r3, r3, #1
  405466:	429d      	cmp	r5, r3
  405468:	f101 0101 	add.w	r1, r1, #1
  40546c:	dcfa      	bgt.n	405464 <__lshift+0x20>
  40546e:	4638      	mov	r0, r7
  405470:	f7ff fe3c 	bl	4050ec <_Balloc>
  405474:	2c00      	cmp	r4, #0
  405476:	f100 0314 	add.w	r3, r0, #20
  40547a:	dd06      	ble.n	40548a <__lshift+0x46>
  40547c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405480:	2100      	movs	r1, #0
  405482:	f843 1b04 	str.w	r1, [r3], #4
  405486:	429a      	cmp	r2, r3
  405488:	d1fb      	bne.n	405482 <__lshift+0x3e>
  40548a:	6934      	ldr	r4, [r6, #16]
  40548c:	f106 0114 	add.w	r1, r6, #20
  405490:	f019 091f 	ands.w	r9, r9, #31
  405494:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405498:	d01d      	beq.n	4054d6 <__lshift+0x92>
  40549a:	f1c9 0c20 	rsb	ip, r9, #32
  40549e:	2200      	movs	r2, #0
  4054a0:	680c      	ldr	r4, [r1, #0]
  4054a2:	fa04 f409 	lsl.w	r4, r4, r9
  4054a6:	4314      	orrs	r4, r2
  4054a8:	f843 4b04 	str.w	r4, [r3], #4
  4054ac:	f851 2b04 	ldr.w	r2, [r1], #4
  4054b0:	458e      	cmp	lr, r1
  4054b2:	fa22 f20c 	lsr.w	r2, r2, ip
  4054b6:	d8f3      	bhi.n	4054a0 <__lshift+0x5c>
  4054b8:	601a      	str	r2, [r3, #0]
  4054ba:	b10a      	cbz	r2, 4054c0 <__lshift+0x7c>
  4054bc:	f108 0502 	add.w	r5, r8, #2
  4054c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4054c2:	6872      	ldr	r2, [r6, #4]
  4054c4:	3d01      	subs	r5, #1
  4054c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4054ca:	6105      	str	r5, [r0, #16]
  4054cc:	6031      	str	r1, [r6, #0]
  4054ce:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4054d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4054d6:	3b04      	subs	r3, #4
  4054d8:	f851 2b04 	ldr.w	r2, [r1], #4
  4054dc:	f843 2f04 	str.w	r2, [r3, #4]!
  4054e0:	458e      	cmp	lr, r1
  4054e2:	d8f9      	bhi.n	4054d8 <__lshift+0x94>
  4054e4:	e7ec      	b.n	4054c0 <__lshift+0x7c>
  4054e6:	bf00      	nop

004054e8 <__mcmp>:
  4054e8:	b430      	push	{r4, r5}
  4054ea:	690b      	ldr	r3, [r1, #16]
  4054ec:	4605      	mov	r5, r0
  4054ee:	6900      	ldr	r0, [r0, #16]
  4054f0:	1ac0      	subs	r0, r0, r3
  4054f2:	d10f      	bne.n	405514 <__mcmp+0x2c>
  4054f4:	009b      	lsls	r3, r3, #2
  4054f6:	3514      	adds	r5, #20
  4054f8:	3114      	adds	r1, #20
  4054fa:	4419      	add	r1, r3
  4054fc:	442b      	add	r3, r5
  4054fe:	e001      	b.n	405504 <__mcmp+0x1c>
  405500:	429d      	cmp	r5, r3
  405502:	d207      	bcs.n	405514 <__mcmp+0x2c>
  405504:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405508:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40550c:	4294      	cmp	r4, r2
  40550e:	d0f7      	beq.n	405500 <__mcmp+0x18>
  405510:	d302      	bcc.n	405518 <__mcmp+0x30>
  405512:	2001      	movs	r0, #1
  405514:	bc30      	pop	{r4, r5}
  405516:	4770      	bx	lr
  405518:	f04f 30ff 	mov.w	r0, #4294967295
  40551c:	e7fa      	b.n	405514 <__mcmp+0x2c>
  40551e:	bf00      	nop

00405520 <__mdiff>:
  405520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405524:	690f      	ldr	r7, [r1, #16]
  405526:	460e      	mov	r6, r1
  405528:	6911      	ldr	r1, [r2, #16]
  40552a:	1a7f      	subs	r7, r7, r1
  40552c:	2f00      	cmp	r7, #0
  40552e:	4690      	mov	r8, r2
  405530:	d117      	bne.n	405562 <__mdiff+0x42>
  405532:	0089      	lsls	r1, r1, #2
  405534:	f106 0514 	add.w	r5, r6, #20
  405538:	f102 0e14 	add.w	lr, r2, #20
  40553c:	186b      	adds	r3, r5, r1
  40553e:	4471      	add	r1, lr
  405540:	e001      	b.n	405546 <__mdiff+0x26>
  405542:	429d      	cmp	r5, r3
  405544:	d25c      	bcs.n	405600 <__mdiff+0xe0>
  405546:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40554a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40554e:	42a2      	cmp	r2, r4
  405550:	d0f7      	beq.n	405542 <__mdiff+0x22>
  405552:	d25e      	bcs.n	405612 <__mdiff+0xf2>
  405554:	4633      	mov	r3, r6
  405556:	462c      	mov	r4, r5
  405558:	4646      	mov	r6, r8
  40555a:	4675      	mov	r5, lr
  40555c:	4698      	mov	r8, r3
  40555e:	2701      	movs	r7, #1
  405560:	e005      	b.n	40556e <__mdiff+0x4e>
  405562:	db58      	blt.n	405616 <__mdiff+0xf6>
  405564:	f106 0514 	add.w	r5, r6, #20
  405568:	f108 0414 	add.w	r4, r8, #20
  40556c:	2700      	movs	r7, #0
  40556e:	6871      	ldr	r1, [r6, #4]
  405570:	f7ff fdbc 	bl	4050ec <_Balloc>
  405574:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405578:	6936      	ldr	r6, [r6, #16]
  40557a:	60c7      	str	r7, [r0, #12]
  40557c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405580:	46a6      	mov	lr, r4
  405582:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405586:	f100 0414 	add.w	r4, r0, #20
  40558a:	2300      	movs	r3, #0
  40558c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405590:	f855 8b04 	ldr.w	r8, [r5], #4
  405594:	b28a      	uxth	r2, r1
  405596:	fa13 f388 	uxtah	r3, r3, r8
  40559a:	0c09      	lsrs	r1, r1, #16
  40559c:	1a9a      	subs	r2, r3, r2
  40559e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4055a2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4055a6:	b292      	uxth	r2, r2
  4055a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4055ac:	45f4      	cmp	ip, lr
  4055ae:	f844 2b04 	str.w	r2, [r4], #4
  4055b2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4055b6:	d8e9      	bhi.n	40558c <__mdiff+0x6c>
  4055b8:	42af      	cmp	r7, r5
  4055ba:	d917      	bls.n	4055ec <__mdiff+0xcc>
  4055bc:	46a4      	mov	ip, r4
  4055be:	46ae      	mov	lr, r5
  4055c0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4055c4:	fa13 f382 	uxtah	r3, r3, r2
  4055c8:	1419      	asrs	r1, r3, #16
  4055ca:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4055ce:	b29b      	uxth	r3, r3
  4055d0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4055d4:	4577      	cmp	r7, lr
  4055d6:	f84c 2b04 	str.w	r2, [ip], #4
  4055da:	ea4f 4321 	mov.w	r3, r1, asr #16
  4055de:	d8ef      	bhi.n	4055c0 <__mdiff+0xa0>
  4055e0:	43ed      	mvns	r5, r5
  4055e2:	442f      	add	r7, r5
  4055e4:	f027 0703 	bic.w	r7, r7, #3
  4055e8:	3704      	adds	r7, #4
  4055ea:	443c      	add	r4, r7
  4055ec:	3c04      	subs	r4, #4
  4055ee:	b922      	cbnz	r2, 4055fa <__mdiff+0xda>
  4055f0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4055f4:	3e01      	subs	r6, #1
  4055f6:	2b00      	cmp	r3, #0
  4055f8:	d0fa      	beq.n	4055f0 <__mdiff+0xd0>
  4055fa:	6106      	str	r6, [r0, #16]
  4055fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405600:	2100      	movs	r1, #0
  405602:	f7ff fd73 	bl	4050ec <_Balloc>
  405606:	2201      	movs	r2, #1
  405608:	2300      	movs	r3, #0
  40560a:	6102      	str	r2, [r0, #16]
  40560c:	6143      	str	r3, [r0, #20]
  40560e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405612:	4674      	mov	r4, lr
  405614:	e7ab      	b.n	40556e <__mdiff+0x4e>
  405616:	4633      	mov	r3, r6
  405618:	f106 0414 	add.w	r4, r6, #20
  40561c:	f102 0514 	add.w	r5, r2, #20
  405620:	4616      	mov	r6, r2
  405622:	2701      	movs	r7, #1
  405624:	4698      	mov	r8, r3
  405626:	e7a2      	b.n	40556e <__mdiff+0x4e>

00405628 <__d2b>:
  405628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40562c:	b082      	sub	sp, #8
  40562e:	2101      	movs	r1, #1
  405630:	461c      	mov	r4, r3
  405632:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405636:	4615      	mov	r5, r2
  405638:	9e08      	ldr	r6, [sp, #32]
  40563a:	f7ff fd57 	bl	4050ec <_Balloc>
  40563e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405642:	4680      	mov	r8, r0
  405644:	b10f      	cbz	r7, 40564a <__d2b+0x22>
  405646:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40564a:	9401      	str	r4, [sp, #4]
  40564c:	b31d      	cbz	r5, 405696 <__d2b+0x6e>
  40564e:	a802      	add	r0, sp, #8
  405650:	f840 5d08 	str.w	r5, [r0, #-8]!
  405654:	f7ff fdda 	bl	40520c <__lo0bits>
  405658:	2800      	cmp	r0, #0
  40565a:	d134      	bne.n	4056c6 <__d2b+0x9e>
  40565c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405660:	f8c8 2014 	str.w	r2, [r8, #20]
  405664:	2b00      	cmp	r3, #0
  405666:	bf0c      	ite	eq
  405668:	2101      	moveq	r1, #1
  40566a:	2102      	movne	r1, #2
  40566c:	f8c8 3018 	str.w	r3, [r8, #24]
  405670:	f8c8 1010 	str.w	r1, [r8, #16]
  405674:	b9df      	cbnz	r7, 4056ae <__d2b+0x86>
  405676:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40567a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40567e:	6030      	str	r0, [r6, #0]
  405680:	6918      	ldr	r0, [r3, #16]
  405682:	f7ff fda3 	bl	4051cc <__hi0bits>
  405686:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405688:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40568c:	6018      	str	r0, [r3, #0]
  40568e:	4640      	mov	r0, r8
  405690:	b002      	add	sp, #8
  405692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405696:	a801      	add	r0, sp, #4
  405698:	f7ff fdb8 	bl	40520c <__lo0bits>
  40569c:	9b01      	ldr	r3, [sp, #4]
  40569e:	f8c8 3014 	str.w	r3, [r8, #20]
  4056a2:	2101      	movs	r1, #1
  4056a4:	3020      	adds	r0, #32
  4056a6:	f8c8 1010 	str.w	r1, [r8, #16]
  4056aa:	2f00      	cmp	r7, #0
  4056ac:	d0e3      	beq.n	405676 <__d2b+0x4e>
  4056ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4056b0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4056b4:	4407      	add	r7, r0
  4056b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4056ba:	6037      	str	r7, [r6, #0]
  4056bc:	6018      	str	r0, [r3, #0]
  4056be:	4640      	mov	r0, r8
  4056c0:	b002      	add	sp, #8
  4056c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056c6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4056ca:	f1c0 0220 	rsb	r2, r0, #32
  4056ce:	fa03 f202 	lsl.w	r2, r3, r2
  4056d2:	430a      	orrs	r2, r1
  4056d4:	40c3      	lsrs	r3, r0
  4056d6:	9301      	str	r3, [sp, #4]
  4056d8:	f8c8 2014 	str.w	r2, [r8, #20]
  4056dc:	e7c2      	b.n	405664 <__d2b+0x3c>
  4056de:	bf00      	nop

004056e0 <_sbrk_r>:
  4056e0:	b538      	push	{r3, r4, r5, lr}
  4056e2:	4c07      	ldr	r4, [pc, #28]	; (405700 <_sbrk_r+0x20>)
  4056e4:	2300      	movs	r3, #0
  4056e6:	4605      	mov	r5, r0
  4056e8:	4608      	mov	r0, r1
  4056ea:	6023      	str	r3, [r4, #0]
  4056ec:	f7fb fe86 	bl	4013fc <_sbrk>
  4056f0:	1c43      	adds	r3, r0, #1
  4056f2:	d000      	beq.n	4056f6 <_sbrk_r+0x16>
  4056f4:	bd38      	pop	{r3, r4, r5, pc}
  4056f6:	6823      	ldr	r3, [r4, #0]
  4056f8:	2b00      	cmp	r3, #0
  4056fa:	d0fb      	beq.n	4056f4 <_sbrk_r+0x14>
  4056fc:	602b      	str	r3, [r5, #0]
  4056fe:	bd38      	pop	{r3, r4, r5, pc}
  405700:	20400ce0 	.word	0x20400ce0
	...

00405740 <strlen>:
  405740:	f890 f000 	pld	[r0]
  405744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405748:	f020 0107 	bic.w	r1, r0, #7
  40574c:	f06f 0c00 	mvn.w	ip, #0
  405750:	f010 0407 	ands.w	r4, r0, #7
  405754:	f891 f020 	pld	[r1, #32]
  405758:	f040 8049 	bne.w	4057ee <strlen+0xae>
  40575c:	f04f 0400 	mov.w	r4, #0
  405760:	f06f 0007 	mvn.w	r0, #7
  405764:	e9d1 2300 	ldrd	r2, r3, [r1]
  405768:	f891 f040 	pld	[r1, #64]	; 0x40
  40576c:	f100 0008 	add.w	r0, r0, #8
  405770:	fa82 f24c 	uadd8	r2, r2, ip
  405774:	faa4 f28c 	sel	r2, r4, ip
  405778:	fa83 f34c 	uadd8	r3, r3, ip
  40577c:	faa2 f38c 	sel	r3, r2, ip
  405780:	bb4b      	cbnz	r3, 4057d6 <strlen+0x96>
  405782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405786:	fa82 f24c 	uadd8	r2, r2, ip
  40578a:	f100 0008 	add.w	r0, r0, #8
  40578e:	faa4 f28c 	sel	r2, r4, ip
  405792:	fa83 f34c 	uadd8	r3, r3, ip
  405796:	faa2 f38c 	sel	r3, r2, ip
  40579a:	b9e3      	cbnz	r3, 4057d6 <strlen+0x96>
  40579c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4057a0:	fa82 f24c 	uadd8	r2, r2, ip
  4057a4:	f100 0008 	add.w	r0, r0, #8
  4057a8:	faa4 f28c 	sel	r2, r4, ip
  4057ac:	fa83 f34c 	uadd8	r3, r3, ip
  4057b0:	faa2 f38c 	sel	r3, r2, ip
  4057b4:	b97b      	cbnz	r3, 4057d6 <strlen+0x96>
  4057b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4057ba:	f101 0120 	add.w	r1, r1, #32
  4057be:	fa82 f24c 	uadd8	r2, r2, ip
  4057c2:	f100 0008 	add.w	r0, r0, #8
  4057c6:	faa4 f28c 	sel	r2, r4, ip
  4057ca:	fa83 f34c 	uadd8	r3, r3, ip
  4057ce:	faa2 f38c 	sel	r3, r2, ip
  4057d2:	2b00      	cmp	r3, #0
  4057d4:	d0c6      	beq.n	405764 <strlen+0x24>
  4057d6:	2a00      	cmp	r2, #0
  4057d8:	bf04      	itt	eq
  4057da:	3004      	addeq	r0, #4
  4057dc:	461a      	moveq	r2, r3
  4057de:	ba12      	rev	r2, r2
  4057e0:	fab2 f282 	clz	r2, r2
  4057e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4057e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4057ec:	4770      	bx	lr
  4057ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4057f2:	f004 0503 	and.w	r5, r4, #3
  4057f6:	f1c4 0000 	rsb	r0, r4, #0
  4057fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4057fe:	f014 0f04 	tst.w	r4, #4
  405802:	f891 f040 	pld	[r1, #64]	; 0x40
  405806:	fa0c f505 	lsl.w	r5, ip, r5
  40580a:	ea62 0205 	orn	r2, r2, r5
  40580e:	bf1c      	itt	ne
  405810:	ea63 0305 	ornne	r3, r3, r5
  405814:	4662      	movne	r2, ip
  405816:	f04f 0400 	mov.w	r4, #0
  40581a:	e7a9      	b.n	405770 <strlen+0x30>

0040581c <__ssprint_r>:
  40581c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405820:	6893      	ldr	r3, [r2, #8]
  405822:	b083      	sub	sp, #12
  405824:	4690      	mov	r8, r2
  405826:	2b00      	cmp	r3, #0
  405828:	d070      	beq.n	40590c <__ssprint_r+0xf0>
  40582a:	4682      	mov	sl, r0
  40582c:	460c      	mov	r4, r1
  40582e:	6817      	ldr	r7, [r2, #0]
  405830:	688d      	ldr	r5, [r1, #8]
  405832:	6808      	ldr	r0, [r1, #0]
  405834:	e042      	b.n	4058bc <__ssprint_r+0xa0>
  405836:	89a3      	ldrh	r3, [r4, #12]
  405838:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40583c:	d02e      	beq.n	40589c <__ssprint_r+0x80>
  40583e:	6965      	ldr	r5, [r4, #20]
  405840:	6921      	ldr	r1, [r4, #16]
  405842:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405846:	eba0 0b01 	sub.w	fp, r0, r1
  40584a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40584e:	f10b 0001 	add.w	r0, fp, #1
  405852:	106d      	asrs	r5, r5, #1
  405854:	4430      	add	r0, r6
  405856:	42a8      	cmp	r0, r5
  405858:	462a      	mov	r2, r5
  40585a:	bf84      	itt	hi
  40585c:	4605      	movhi	r5, r0
  40585e:	462a      	movhi	r2, r5
  405860:	055b      	lsls	r3, r3, #21
  405862:	d538      	bpl.n	4058d6 <__ssprint_r+0xba>
  405864:	4611      	mov	r1, r2
  405866:	4650      	mov	r0, sl
  405868:	f7ff f894 	bl	404994 <_malloc_r>
  40586c:	2800      	cmp	r0, #0
  40586e:	d03c      	beq.n	4058ea <__ssprint_r+0xce>
  405870:	465a      	mov	r2, fp
  405872:	6921      	ldr	r1, [r4, #16]
  405874:	9001      	str	r0, [sp, #4]
  405876:	f7ff fb93 	bl	404fa0 <memcpy>
  40587a:	89a2      	ldrh	r2, [r4, #12]
  40587c:	9b01      	ldr	r3, [sp, #4]
  40587e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405882:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405886:	81a2      	strh	r2, [r4, #12]
  405888:	eba5 020b 	sub.w	r2, r5, fp
  40588c:	eb03 000b 	add.w	r0, r3, fp
  405890:	6165      	str	r5, [r4, #20]
  405892:	6123      	str	r3, [r4, #16]
  405894:	6020      	str	r0, [r4, #0]
  405896:	60a2      	str	r2, [r4, #8]
  405898:	4635      	mov	r5, r6
  40589a:	46b3      	mov	fp, r6
  40589c:	465a      	mov	r2, fp
  40589e:	4649      	mov	r1, r9
  4058a0:	f000 fa18 	bl	405cd4 <memmove>
  4058a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4058a8:	68a2      	ldr	r2, [r4, #8]
  4058aa:	6820      	ldr	r0, [r4, #0]
  4058ac:	1b55      	subs	r5, r2, r5
  4058ae:	4458      	add	r0, fp
  4058b0:	1b9e      	subs	r6, r3, r6
  4058b2:	60a5      	str	r5, [r4, #8]
  4058b4:	6020      	str	r0, [r4, #0]
  4058b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4058ba:	b33e      	cbz	r6, 40590c <__ssprint_r+0xf0>
  4058bc:	687e      	ldr	r6, [r7, #4]
  4058be:	463b      	mov	r3, r7
  4058c0:	3708      	adds	r7, #8
  4058c2:	2e00      	cmp	r6, #0
  4058c4:	d0fa      	beq.n	4058bc <__ssprint_r+0xa0>
  4058c6:	42ae      	cmp	r6, r5
  4058c8:	f8d3 9000 	ldr.w	r9, [r3]
  4058cc:	46ab      	mov	fp, r5
  4058ce:	d2b2      	bcs.n	405836 <__ssprint_r+0x1a>
  4058d0:	4635      	mov	r5, r6
  4058d2:	46b3      	mov	fp, r6
  4058d4:	e7e2      	b.n	40589c <__ssprint_r+0x80>
  4058d6:	4650      	mov	r0, sl
  4058d8:	f000 fa60 	bl	405d9c <_realloc_r>
  4058dc:	4603      	mov	r3, r0
  4058de:	2800      	cmp	r0, #0
  4058e0:	d1d2      	bne.n	405888 <__ssprint_r+0x6c>
  4058e2:	6921      	ldr	r1, [r4, #16]
  4058e4:	4650      	mov	r0, sl
  4058e6:	f000 f8f9 	bl	405adc <_free_r>
  4058ea:	230c      	movs	r3, #12
  4058ec:	f8ca 3000 	str.w	r3, [sl]
  4058f0:	89a3      	ldrh	r3, [r4, #12]
  4058f2:	2200      	movs	r2, #0
  4058f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058f8:	f04f 30ff 	mov.w	r0, #4294967295
  4058fc:	81a3      	strh	r3, [r4, #12]
  4058fe:	f8c8 2008 	str.w	r2, [r8, #8]
  405902:	f8c8 2004 	str.w	r2, [r8, #4]
  405906:	b003      	add	sp, #12
  405908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40590c:	2000      	movs	r0, #0
  40590e:	f8c8 0004 	str.w	r0, [r8, #4]
  405912:	b003      	add	sp, #12
  405914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405918 <__register_exitproc>:
  405918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40591c:	4d2c      	ldr	r5, [pc, #176]	; (4059d0 <__register_exitproc+0xb8>)
  40591e:	4606      	mov	r6, r0
  405920:	6828      	ldr	r0, [r5, #0]
  405922:	4698      	mov	r8, r3
  405924:	460f      	mov	r7, r1
  405926:	4691      	mov	r9, r2
  405928:	f7ff f830 	bl	40498c <__retarget_lock_acquire_recursive>
  40592c:	4b29      	ldr	r3, [pc, #164]	; (4059d4 <__register_exitproc+0xbc>)
  40592e:	681c      	ldr	r4, [r3, #0]
  405930:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405934:	2b00      	cmp	r3, #0
  405936:	d03e      	beq.n	4059b6 <__register_exitproc+0x9e>
  405938:	685a      	ldr	r2, [r3, #4]
  40593a:	2a1f      	cmp	r2, #31
  40593c:	dc1c      	bgt.n	405978 <__register_exitproc+0x60>
  40593e:	f102 0e01 	add.w	lr, r2, #1
  405942:	b176      	cbz	r6, 405962 <__register_exitproc+0x4a>
  405944:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405948:	2401      	movs	r4, #1
  40594a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40594e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405952:	4094      	lsls	r4, r2
  405954:	4320      	orrs	r0, r4
  405956:	2e02      	cmp	r6, #2
  405958:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40595c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405960:	d023      	beq.n	4059aa <__register_exitproc+0x92>
  405962:	3202      	adds	r2, #2
  405964:	f8c3 e004 	str.w	lr, [r3, #4]
  405968:	6828      	ldr	r0, [r5, #0]
  40596a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40596e:	f7ff f80f 	bl	404990 <__retarget_lock_release_recursive>
  405972:	2000      	movs	r0, #0
  405974:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405978:	4b17      	ldr	r3, [pc, #92]	; (4059d8 <__register_exitproc+0xc0>)
  40597a:	b30b      	cbz	r3, 4059c0 <__register_exitproc+0xa8>
  40597c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405980:	f3af 8000 	nop.w
  405984:	4603      	mov	r3, r0
  405986:	b1d8      	cbz	r0, 4059c0 <__register_exitproc+0xa8>
  405988:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40598c:	6002      	str	r2, [r0, #0]
  40598e:	2100      	movs	r1, #0
  405990:	6041      	str	r1, [r0, #4]
  405992:	460a      	mov	r2, r1
  405994:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405998:	f04f 0e01 	mov.w	lr, #1
  40599c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4059a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4059a4:	2e00      	cmp	r6, #0
  4059a6:	d0dc      	beq.n	405962 <__register_exitproc+0x4a>
  4059a8:	e7cc      	b.n	405944 <__register_exitproc+0x2c>
  4059aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4059ae:	430c      	orrs	r4, r1
  4059b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4059b4:	e7d5      	b.n	405962 <__register_exitproc+0x4a>
  4059b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4059ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4059be:	e7bb      	b.n	405938 <__register_exitproc+0x20>
  4059c0:	6828      	ldr	r0, [r5, #0]
  4059c2:	f7fe ffe5 	bl	404990 <__retarget_lock_release_recursive>
  4059c6:	f04f 30ff 	mov.w	r0, #4294967295
  4059ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059ce:	bf00      	nop
  4059d0:	20400458 	.word	0x20400458
  4059d4:	00406ce4 	.word	0x00406ce4
  4059d8:	00000000 	.word	0x00000000

004059dc <_calloc_r>:
  4059dc:	b510      	push	{r4, lr}
  4059de:	fb02 f101 	mul.w	r1, r2, r1
  4059e2:	f7fe ffd7 	bl	404994 <_malloc_r>
  4059e6:	4604      	mov	r4, r0
  4059e8:	b1d8      	cbz	r0, 405a22 <_calloc_r+0x46>
  4059ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4059ee:	f022 0203 	bic.w	r2, r2, #3
  4059f2:	3a04      	subs	r2, #4
  4059f4:	2a24      	cmp	r2, #36	; 0x24
  4059f6:	d818      	bhi.n	405a2a <_calloc_r+0x4e>
  4059f8:	2a13      	cmp	r2, #19
  4059fa:	d914      	bls.n	405a26 <_calloc_r+0x4a>
  4059fc:	2300      	movs	r3, #0
  4059fe:	2a1b      	cmp	r2, #27
  405a00:	6003      	str	r3, [r0, #0]
  405a02:	6043      	str	r3, [r0, #4]
  405a04:	d916      	bls.n	405a34 <_calloc_r+0x58>
  405a06:	2a24      	cmp	r2, #36	; 0x24
  405a08:	6083      	str	r3, [r0, #8]
  405a0a:	60c3      	str	r3, [r0, #12]
  405a0c:	bf11      	iteee	ne
  405a0e:	f100 0210 	addne.w	r2, r0, #16
  405a12:	6103      	streq	r3, [r0, #16]
  405a14:	6143      	streq	r3, [r0, #20]
  405a16:	f100 0218 	addeq.w	r2, r0, #24
  405a1a:	2300      	movs	r3, #0
  405a1c:	6013      	str	r3, [r2, #0]
  405a1e:	6053      	str	r3, [r2, #4]
  405a20:	6093      	str	r3, [r2, #8]
  405a22:	4620      	mov	r0, r4
  405a24:	bd10      	pop	{r4, pc}
  405a26:	4602      	mov	r2, r0
  405a28:	e7f7      	b.n	405a1a <_calloc_r+0x3e>
  405a2a:	2100      	movs	r1, #0
  405a2c:	f7fc fd14 	bl	402458 <memset>
  405a30:	4620      	mov	r0, r4
  405a32:	bd10      	pop	{r4, pc}
  405a34:	f100 0208 	add.w	r2, r0, #8
  405a38:	e7ef      	b.n	405a1a <_calloc_r+0x3e>
  405a3a:	bf00      	nop

00405a3c <_malloc_trim_r>:
  405a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405a3e:	4f24      	ldr	r7, [pc, #144]	; (405ad0 <_malloc_trim_r+0x94>)
  405a40:	460c      	mov	r4, r1
  405a42:	4606      	mov	r6, r0
  405a44:	f7ff fb46 	bl	4050d4 <__malloc_lock>
  405a48:	68bb      	ldr	r3, [r7, #8]
  405a4a:	685d      	ldr	r5, [r3, #4]
  405a4c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405a50:	310f      	adds	r1, #15
  405a52:	f025 0503 	bic.w	r5, r5, #3
  405a56:	4429      	add	r1, r5
  405a58:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405a5c:	f021 010f 	bic.w	r1, r1, #15
  405a60:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405a64:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405a68:	db07      	blt.n	405a7a <_malloc_trim_r+0x3e>
  405a6a:	2100      	movs	r1, #0
  405a6c:	4630      	mov	r0, r6
  405a6e:	f7ff fe37 	bl	4056e0 <_sbrk_r>
  405a72:	68bb      	ldr	r3, [r7, #8]
  405a74:	442b      	add	r3, r5
  405a76:	4298      	cmp	r0, r3
  405a78:	d004      	beq.n	405a84 <_malloc_trim_r+0x48>
  405a7a:	4630      	mov	r0, r6
  405a7c:	f7ff fb30 	bl	4050e0 <__malloc_unlock>
  405a80:	2000      	movs	r0, #0
  405a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405a84:	4261      	negs	r1, r4
  405a86:	4630      	mov	r0, r6
  405a88:	f7ff fe2a 	bl	4056e0 <_sbrk_r>
  405a8c:	3001      	adds	r0, #1
  405a8e:	d00d      	beq.n	405aac <_malloc_trim_r+0x70>
  405a90:	4b10      	ldr	r3, [pc, #64]	; (405ad4 <_malloc_trim_r+0x98>)
  405a92:	68ba      	ldr	r2, [r7, #8]
  405a94:	6819      	ldr	r1, [r3, #0]
  405a96:	1b2d      	subs	r5, r5, r4
  405a98:	f045 0501 	orr.w	r5, r5, #1
  405a9c:	4630      	mov	r0, r6
  405a9e:	1b09      	subs	r1, r1, r4
  405aa0:	6055      	str	r5, [r2, #4]
  405aa2:	6019      	str	r1, [r3, #0]
  405aa4:	f7ff fb1c 	bl	4050e0 <__malloc_unlock>
  405aa8:	2001      	movs	r0, #1
  405aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405aac:	2100      	movs	r1, #0
  405aae:	4630      	mov	r0, r6
  405ab0:	f7ff fe16 	bl	4056e0 <_sbrk_r>
  405ab4:	68ba      	ldr	r2, [r7, #8]
  405ab6:	1a83      	subs	r3, r0, r2
  405ab8:	2b0f      	cmp	r3, #15
  405aba:	ddde      	ble.n	405a7a <_malloc_trim_r+0x3e>
  405abc:	4c06      	ldr	r4, [pc, #24]	; (405ad8 <_malloc_trim_r+0x9c>)
  405abe:	4905      	ldr	r1, [pc, #20]	; (405ad4 <_malloc_trim_r+0x98>)
  405ac0:	6824      	ldr	r4, [r4, #0]
  405ac2:	f043 0301 	orr.w	r3, r3, #1
  405ac6:	1b00      	subs	r0, r0, r4
  405ac8:	6053      	str	r3, [r2, #4]
  405aca:	6008      	str	r0, [r1, #0]
  405acc:	e7d5      	b.n	405a7a <_malloc_trim_r+0x3e>
  405ace:	bf00      	nop
  405ad0:	2040045c 	.word	0x2040045c
  405ad4:	20400c88 	.word	0x20400c88
  405ad8:	20400864 	.word	0x20400864

00405adc <_free_r>:
  405adc:	2900      	cmp	r1, #0
  405ade:	d044      	beq.n	405b6a <_free_r+0x8e>
  405ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ae4:	460d      	mov	r5, r1
  405ae6:	4680      	mov	r8, r0
  405ae8:	f7ff faf4 	bl	4050d4 <__malloc_lock>
  405aec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405af0:	4969      	ldr	r1, [pc, #420]	; (405c98 <_free_r+0x1bc>)
  405af2:	f027 0301 	bic.w	r3, r7, #1
  405af6:	f1a5 0408 	sub.w	r4, r5, #8
  405afa:	18e2      	adds	r2, r4, r3
  405afc:	688e      	ldr	r6, [r1, #8]
  405afe:	6850      	ldr	r0, [r2, #4]
  405b00:	42b2      	cmp	r2, r6
  405b02:	f020 0003 	bic.w	r0, r0, #3
  405b06:	d05e      	beq.n	405bc6 <_free_r+0xea>
  405b08:	07fe      	lsls	r6, r7, #31
  405b0a:	6050      	str	r0, [r2, #4]
  405b0c:	d40b      	bmi.n	405b26 <_free_r+0x4a>
  405b0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405b12:	1be4      	subs	r4, r4, r7
  405b14:	f101 0e08 	add.w	lr, r1, #8
  405b18:	68a5      	ldr	r5, [r4, #8]
  405b1a:	4575      	cmp	r5, lr
  405b1c:	443b      	add	r3, r7
  405b1e:	d06d      	beq.n	405bfc <_free_r+0x120>
  405b20:	68e7      	ldr	r7, [r4, #12]
  405b22:	60ef      	str	r7, [r5, #12]
  405b24:	60bd      	str	r5, [r7, #8]
  405b26:	1815      	adds	r5, r2, r0
  405b28:	686d      	ldr	r5, [r5, #4]
  405b2a:	07ed      	lsls	r5, r5, #31
  405b2c:	d53e      	bpl.n	405bac <_free_r+0xd0>
  405b2e:	f043 0201 	orr.w	r2, r3, #1
  405b32:	6062      	str	r2, [r4, #4]
  405b34:	50e3      	str	r3, [r4, r3]
  405b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b3a:	d217      	bcs.n	405b6c <_free_r+0x90>
  405b3c:	08db      	lsrs	r3, r3, #3
  405b3e:	1c58      	adds	r0, r3, #1
  405b40:	109a      	asrs	r2, r3, #2
  405b42:	684d      	ldr	r5, [r1, #4]
  405b44:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405b48:	60a7      	str	r7, [r4, #8]
  405b4a:	2301      	movs	r3, #1
  405b4c:	4093      	lsls	r3, r2
  405b4e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405b52:	432b      	orrs	r3, r5
  405b54:	3a08      	subs	r2, #8
  405b56:	60e2      	str	r2, [r4, #12]
  405b58:	604b      	str	r3, [r1, #4]
  405b5a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405b5e:	60fc      	str	r4, [r7, #12]
  405b60:	4640      	mov	r0, r8
  405b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405b66:	f7ff babb 	b.w	4050e0 <__malloc_unlock>
  405b6a:	4770      	bx	lr
  405b6c:	0a5a      	lsrs	r2, r3, #9
  405b6e:	2a04      	cmp	r2, #4
  405b70:	d852      	bhi.n	405c18 <_free_r+0x13c>
  405b72:	099a      	lsrs	r2, r3, #6
  405b74:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405b78:	00ff      	lsls	r7, r7, #3
  405b7a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405b7e:	19c8      	adds	r0, r1, r7
  405b80:	59ca      	ldr	r2, [r1, r7]
  405b82:	3808      	subs	r0, #8
  405b84:	4290      	cmp	r0, r2
  405b86:	d04f      	beq.n	405c28 <_free_r+0x14c>
  405b88:	6851      	ldr	r1, [r2, #4]
  405b8a:	f021 0103 	bic.w	r1, r1, #3
  405b8e:	428b      	cmp	r3, r1
  405b90:	d232      	bcs.n	405bf8 <_free_r+0x11c>
  405b92:	6892      	ldr	r2, [r2, #8]
  405b94:	4290      	cmp	r0, r2
  405b96:	d1f7      	bne.n	405b88 <_free_r+0xac>
  405b98:	68c3      	ldr	r3, [r0, #12]
  405b9a:	60a0      	str	r0, [r4, #8]
  405b9c:	60e3      	str	r3, [r4, #12]
  405b9e:	609c      	str	r4, [r3, #8]
  405ba0:	60c4      	str	r4, [r0, #12]
  405ba2:	4640      	mov	r0, r8
  405ba4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ba8:	f7ff ba9a 	b.w	4050e0 <__malloc_unlock>
  405bac:	6895      	ldr	r5, [r2, #8]
  405bae:	4f3b      	ldr	r7, [pc, #236]	; (405c9c <_free_r+0x1c0>)
  405bb0:	42bd      	cmp	r5, r7
  405bb2:	4403      	add	r3, r0
  405bb4:	d040      	beq.n	405c38 <_free_r+0x15c>
  405bb6:	68d0      	ldr	r0, [r2, #12]
  405bb8:	60e8      	str	r0, [r5, #12]
  405bba:	f043 0201 	orr.w	r2, r3, #1
  405bbe:	6085      	str	r5, [r0, #8]
  405bc0:	6062      	str	r2, [r4, #4]
  405bc2:	50e3      	str	r3, [r4, r3]
  405bc4:	e7b7      	b.n	405b36 <_free_r+0x5a>
  405bc6:	07ff      	lsls	r7, r7, #31
  405bc8:	4403      	add	r3, r0
  405bca:	d407      	bmi.n	405bdc <_free_r+0x100>
  405bcc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405bd0:	1aa4      	subs	r4, r4, r2
  405bd2:	4413      	add	r3, r2
  405bd4:	68a0      	ldr	r0, [r4, #8]
  405bd6:	68e2      	ldr	r2, [r4, #12]
  405bd8:	60c2      	str	r2, [r0, #12]
  405bda:	6090      	str	r0, [r2, #8]
  405bdc:	4a30      	ldr	r2, [pc, #192]	; (405ca0 <_free_r+0x1c4>)
  405bde:	6812      	ldr	r2, [r2, #0]
  405be0:	f043 0001 	orr.w	r0, r3, #1
  405be4:	4293      	cmp	r3, r2
  405be6:	6060      	str	r0, [r4, #4]
  405be8:	608c      	str	r4, [r1, #8]
  405bea:	d3b9      	bcc.n	405b60 <_free_r+0x84>
  405bec:	4b2d      	ldr	r3, [pc, #180]	; (405ca4 <_free_r+0x1c8>)
  405bee:	4640      	mov	r0, r8
  405bf0:	6819      	ldr	r1, [r3, #0]
  405bf2:	f7ff ff23 	bl	405a3c <_malloc_trim_r>
  405bf6:	e7b3      	b.n	405b60 <_free_r+0x84>
  405bf8:	4610      	mov	r0, r2
  405bfa:	e7cd      	b.n	405b98 <_free_r+0xbc>
  405bfc:	1811      	adds	r1, r2, r0
  405bfe:	6849      	ldr	r1, [r1, #4]
  405c00:	07c9      	lsls	r1, r1, #31
  405c02:	d444      	bmi.n	405c8e <_free_r+0x1b2>
  405c04:	6891      	ldr	r1, [r2, #8]
  405c06:	68d2      	ldr	r2, [r2, #12]
  405c08:	60ca      	str	r2, [r1, #12]
  405c0a:	4403      	add	r3, r0
  405c0c:	f043 0001 	orr.w	r0, r3, #1
  405c10:	6091      	str	r1, [r2, #8]
  405c12:	6060      	str	r0, [r4, #4]
  405c14:	50e3      	str	r3, [r4, r3]
  405c16:	e7a3      	b.n	405b60 <_free_r+0x84>
  405c18:	2a14      	cmp	r2, #20
  405c1a:	d816      	bhi.n	405c4a <_free_r+0x16e>
  405c1c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405c20:	00ff      	lsls	r7, r7, #3
  405c22:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405c26:	e7aa      	b.n	405b7e <_free_r+0xa2>
  405c28:	10aa      	asrs	r2, r5, #2
  405c2a:	2301      	movs	r3, #1
  405c2c:	684d      	ldr	r5, [r1, #4]
  405c2e:	4093      	lsls	r3, r2
  405c30:	432b      	orrs	r3, r5
  405c32:	604b      	str	r3, [r1, #4]
  405c34:	4603      	mov	r3, r0
  405c36:	e7b0      	b.n	405b9a <_free_r+0xbe>
  405c38:	f043 0201 	orr.w	r2, r3, #1
  405c3c:	614c      	str	r4, [r1, #20]
  405c3e:	610c      	str	r4, [r1, #16]
  405c40:	60e5      	str	r5, [r4, #12]
  405c42:	60a5      	str	r5, [r4, #8]
  405c44:	6062      	str	r2, [r4, #4]
  405c46:	50e3      	str	r3, [r4, r3]
  405c48:	e78a      	b.n	405b60 <_free_r+0x84>
  405c4a:	2a54      	cmp	r2, #84	; 0x54
  405c4c:	d806      	bhi.n	405c5c <_free_r+0x180>
  405c4e:	0b1a      	lsrs	r2, r3, #12
  405c50:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405c54:	00ff      	lsls	r7, r7, #3
  405c56:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405c5a:	e790      	b.n	405b7e <_free_r+0xa2>
  405c5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405c60:	d806      	bhi.n	405c70 <_free_r+0x194>
  405c62:	0bda      	lsrs	r2, r3, #15
  405c64:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405c68:	00ff      	lsls	r7, r7, #3
  405c6a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405c6e:	e786      	b.n	405b7e <_free_r+0xa2>
  405c70:	f240 5054 	movw	r0, #1364	; 0x554
  405c74:	4282      	cmp	r2, r0
  405c76:	d806      	bhi.n	405c86 <_free_r+0x1aa>
  405c78:	0c9a      	lsrs	r2, r3, #18
  405c7a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405c7e:	00ff      	lsls	r7, r7, #3
  405c80:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405c84:	e77b      	b.n	405b7e <_free_r+0xa2>
  405c86:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405c8a:	257e      	movs	r5, #126	; 0x7e
  405c8c:	e777      	b.n	405b7e <_free_r+0xa2>
  405c8e:	f043 0101 	orr.w	r1, r3, #1
  405c92:	6061      	str	r1, [r4, #4]
  405c94:	6013      	str	r3, [r2, #0]
  405c96:	e763      	b.n	405b60 <_free_r+0x84>
  405c98:	2040045c 	.word	0x2040045c
  405c9c:	20400464 	.word	0x20400464
  405ca0:	20400868 	.word	0x20400868
  405ca4:	20400cb8 	.word	0x20400cb8

00405ca8 <__ascii_mbtowc>:
  405ca8:	b082      	sub	sp, #8
  405caa:	b149      	cbz	r1, 405cc0 <__ascii_mbtowc+0x18>
  405cac:	b15a      	cbz	r2, 405cc6 <__ascii_mbtowc+0x1e>
  405cae:	b16b      	cbz	r3, 405ccc <__ascii_mbtowc+0x24>
  405cb0:	7813      	ldrb	r3, [r2, #0]
  405cb2:	600b      	str	r3, [r1, #0]
  405cb4:	7812      	ldrb	r2, [r2, #0]
  405cb6:	1c10      	adds	r0, r2, #0
  405cb8:	bf18      	it	ne
  405cba:	2001      	movne	r0, #1
  405cbc:	b002      	add	sp, #8
  405cbe:	4770      	bx	lr
  405cc0:	a901      	add	r1, sp, #4
  405cc2:	2a00      	cmp	r2, #0
  405cc4:	d1f3      	bne.n	405cae <__ascii_mbtowc+0x6>
  405cc6:	4610      	mov	r0, r2
  405cc8:	b002      	add	sp, #8
  405cca:	4770      	bx	lr
  405ccc:	f06f 0001 	mvn.w	r0, #1
  405cd0:	e7f4      	b.n	405cbc <__ascii_mbtowc+0x14>
  405cd2:	bf00      	nop

00405cd4 <memmove>:
  405cd4:	4288      	cmp	r0, r1
  405cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  405cd8:	d90d      	bls.n	405cf6 <memmove+0x22>
  405cda:	188b      	adds	r3, r1, r2
  405cdc:	4298      	cmp	r0, r3
  405cde:	d20a      	bcs.n	405cf6 <memmove+0x22>
  405ce0:	1884      	adds	r4, r0, r2
  405ce2:	2a00      	cmp	r2, #0
  405ce4:	d051      	beq.n	405d8a <memmove+0xb6>
  405ce6:	4622      	mov	r2, r4
  405ce8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405cec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405cf0:	4299      	cmp	r1, r3
  405cf2:	d1f9      	bne.n	405ce8 <memmove+0x14>
  405cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cf6:	2a0f      	cmp	r2, #15
  405cf8:	d948      	bls.n	405d8c <memmove+0xb8>
  405cfa:	ea41 0300 	orr.w	r3, r1, r0
  405cfe:	079b      	lsls	r3, r3, #30
  405d00:	d146      	bne.n	405d90 <memmove+0xbc>
  405d02:	f100 0410 	add.w	r4, r0, #16
  405d06:	f101 0310 	add.w	r3, r1, #16
  405d0a:	4615      	mov	r5, r2
  405d0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405d10:	f844 6c10 	str.w	r6, [r4, #-16]
  405d14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405d18:	f844 6c0c 	str.w	r6, [r4, #-12]
  405d1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405d20:	f844 6c08 	str.w	r6, [r4, #-8]
  405d24:	3d10      	subs	r5, #16
  405d26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405d2a:	f844 6c04 	str.w	r6, [r4, #-4]
  405d2e:	2d0f      	cmp	r5, #15
  405d30:	f103 0310 	add.w	r3, r3, #16
  405d34:	f104 0410 	add.w	r4, r4, #16
  405d38:	d8e8      	bhi.n	405d0c <memmove+0x38>
  405d3a:	f1a2 0310 	sub.w	r3, r2, #16
  405d3e:	f023 030f 	bic.w	r3, r3, #15
  405d42:	f002 0e0f 	and.w	lr, r2, #15
  405d46:	3310      	adds	r3, #16
  405d48:	f1be 0f03 	cmp.w	lr, #3
  405d4c:	4419      	add	r1, r3
  405d4e:	4403      	add	r3, r0
  405d50:	d921      	bls.n	405d96 <memmove+0xc2>
  405d52:	1f1e      	subs	r6, r3, #4
  405d54:	460d      	mov	r5, r1
  405d56:	4674      	mov	r4, lr
  405d58:	3c04      	subs	r4, #4
  405d5a:	f855 7b04 	ldr.w	r7, [r5], #4
  405d5e:	f846 7f04 	str.w	r7, [r6, #4]!
  405d62:	2c03      	cmp	r4, #3
  405d64:	d8f8      	bhi.n	405d58 <memmove+0x84>
  405d66:	f1ae 0404 	sub.w	r4, lr, #4
  405d6a:	f024 0403 	bic.w	r4, r4, #3
  405d6e:	3404      	adds	r4, #4
  405d70:	4421      	add	r1, r4
  405d72:	4423      	add	r3, r4
  405d74:	f002 0203 	and.w	r2, r2, #3
  405d78:	b162      	cbz	r2, 405d94 <memmove+0xc0>
  405d7a:	3b01      	subs	r3, #1
  405d7c:	440a      	add	r2, r1
  405d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405d82:	f803 4f01 	strb.w	r4, [r3, #1]!
  405d86:	428a      	cmp	r2, r1
  405d88:	d1f9      	bne.n	405d7e <memmove+0xaa>
  405d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d8c:	4603      	mov	r3, r0
  405d8e:	e7f3      	b.n	405d78 <memmove+0xa4>
  405d90:	4603      	mov	r3, r0
  405d92:	e7f2      	b.n	405d7a <memmove+0xa6>
  405d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d96:	4672      	mov	r2, lr
  405d98:	e7ee      	b.n	405d78 <memmove+0xa4>
  405d9a:	bf00      	nop

00405d9c <_realloc_r>:
  405d9c:	2900      	cmp	r1, #0
  405d9e:	f000 8095 	beq.w	405ecc <_realloc_r+0x130>
  405da2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405da6:	460d      	mov	r5, r1
  405da8:	4616      	mov	r6, r2
  405daa:	b083      	sub	sp, #12
  405dac:	4680      	mov	r8, r0
  405dae:	f106 070b 	add.w	r7, r6, #11
  405db2:	f7ff f98f 	bl	4050d4 <__malloc_lock>
  405db6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405dba:	2f16      	cmp	r7, #22
  405dbc:	f02e 0403 	bic.w	r4, lr, #3
  405dc0:	f1a5 0908 	sub.w	r9, r5, #8
  405dc4:	d83c      	bhi.n	405e40 <_realloc_r+0xa4>
  405dc6:	2210      	movs	r2, #16
  405dc8:	4617      	mov	r7, r2
  405dca:	42be      	cmp	r6, r7
  405dcc:	d83d      	bhi.n	405e4a <_realloc_r+0xae>
  405dce:	4294      	cmp	r4, r2
  405dd0:	da43      	bge.n	405e5a <_realloc_r+0xbe>
  405dd2:	4bc4      	ldr	r3, [pc, #784]	; (4060e4 <_realloc_r+0x348>)
  405dd4:	6899      	ldr	r1, [r3, #8]
  405dd6:	eb09 0004 	add.w	r0, r9, r4
  405dda:	4288      	cmp	r0, r1
  405ddc:	f000 80b4 	beq.w	405f48 <_realloc_r+0x1ac>
  405de0:	6843      	ldr	r3, [r0, #4]
  405de2:	f023 0101 	bic.w	r1, r3, #1
  405de6:	4401      	add	r1, r0
  405de8:	6849      	ldr	r1, [r1, #4]
  405dea:	07c9      	lsls	r1, r1, #31
  405dec:	d54c      	bpl.n	405e88 <_realloc_r+0xec>
  405dee:	f01e 0f01 	tst.w	lr, #1
  405df2:	f000 809b 	beq.w	405f2c <_realloc_r+0x190>
  405df6:	4631      	mov	r1, r6
  405df8:	4640      	mov	r0, r8
  405dfa:	f7fe fdcb 	bl	404994 <_malloc_r>
  405dfe:	4606      	mov	r6, r0
  405e00:	2800      	cmp	r0, #0
  405e02:	d03a      	beq.n	405e7a <_realloc_r+0xde>
  405e04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405e08:	f023 0301 	bic.w	r3, r3, #1
  405e0c:	444b      	add	r3, r9
  405e0e:	f1a0 0208 	sub.w	r2, r0, #8
  405e12:	429a      	cmp	r2, r3
  405e14:	f000 8121 	beq.w	40605a <_realloc_r+0x2be>
  405e18:	1f22      	subs	r2, r4, #4
  405e1a:	2a24      	cmp	r2, #36	; 0x24
  405e1c:	f200 8107 	bhi.w	40602e <_realloc_r+0x292>
  405e20:	2a13      	cmp	r2, #19
  405e22:	f200 80db 	bhi.w	405fdc <_realloc_r+0x240>
  405e26:	4603      	mov	r3, r0
  405e28:	462a      	mov	r2, r5
  405e2a:	6811      	ldr	r1, [r2, #0]
  405e2c:	6019      	str	r1, [r3, #0]
  405e2e:	6851      	ldr	r1, [r2, #4]
  405e30:	6059      	str	r1, [r3, #4]
  405e32:	6892      	ldr	r2, [r2, #8]
  405e34:	609a      	str	r2, [r3, #8]
  405e36:	4629      	mov	r1, r5
  405e38:	4640      	mov	r0, r8
  405e3a:	f7ff fe4f 	bl	405adc <_free_r>
  405e3e:	e01c      	b.n	405e7a <_realloc_r+0xde>
  405e40:	f027 0707 	bic.w	r7, r7, #7
  405e44:	2f00      	cmp	r7, #0
  405e46:	463a      	mov	r2, r7
  405e48:	dabf      	bge.n	405dca <_realloc_r+0x2e>
  405e4a:	2600      	movs	r6, #0
  405e4c:	230c      	movs	r3, #12
  405e4e:	4630      	mov	r0, r6
  405e50:	f8c8 3000 	str.w	r3, [r8]
  405e54:	b003      	add	sp, #12
  405e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e5a:	462e      	mov	r6, r5
  405e5c:	1be3      	subs	r3, r4, r7
  405e5e:	2b0f      	cmp	r3, #15
  405e60:	d81e      	bhi.n	405ea0 <_realloc_r+0x104>
  405e62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405e66:	f003 0301 	and.w	r3, r3, #1
  405e6a:	4323      	orrs	r3, r4
  405e6c:	444c      	add	r4, r9
  405e6e:	f8c9 3004 	str.w	r3, [r9, #4]
  405e72:	6863      	ldr	r3, [r4, #4]
  405e74:	f043 0301 	orr.w	r3, r3, #1
  405e78:	6063      	str	r3, [r4, #4]
  405e7a:	4640      	mov	r0, r8
  405e7c:	f7ff f930 	bl	4050e0 <__malloc_unlock>
  405e80:	4630      	mov	r0, r6
  405e82:	b003      	add	sp, #12
  405e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e88:	f023 0303 	bic.w	r3, r3, #3
  405e8c:	18e1      	adds	r1, r4, r3
  405e8e:	4291      	cmp	r1, r2
  405e90:	db1f      	blt.n	405ed2 <_realloc_r+0x136>
  405e92:	68c3      	ldr	r3, [r0, #12]
  405e94:	6882      	ldr	r2, [r0, #8]
  405e96:	462e      	mov	r6, r5
  405e98:	60d3      	str	r3, [r2, #12]
  405e9a:	460c      	mov	r4, r1
  405e9c:	609a      	str	r2, [r3, #8]
  405e9e:	e7dd      	b.n	405e5c <_realloc_r+0xc0>
  405ea0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405ea4:	eb09 0107 	add.w	r1, r9, r7
  405ea8:	f002 0201 	and.w	r2, r2, #1
  405eac:	444c      	add	r4, r9
  405eae:	f043 0301 	orr.w	r3, r3, #1
  405eb2:	4317      	orrs	r7, r2
  405eb4:	f8c9 7004 	str.w	r7, [r9, #4]
  405eb8:	604b      	str	r3, [r1, #4]
  405eba:	6863      	ldr	r3, [r4, #4]
  405ebc:	f043 0301 	orr.w	r3, r3, #1
  405ec0:	3108      	adds	r1, #8
  405ec2:	6063      	str	r3, [r4, #4]
  405ec4:	4640      	mov	r0, r8
  405ec6:	f7ff fe09 	bl	405adc <_free_r>
  405eca:	e7d6      	b.n	405e7a <_realloc_r+0xde>
  405ecc:	4611      	mov	r1, r2
  405ece:	f7fe bd61 	b.w	404994 <_malloc_r>
  405ed2:	f01e 0f01 	tst.w	lr, #1
  405ed6:	d18e      	bne.n	405df6 <_realloc_r+0x5a>
  405ed8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405edc:	eba9 0a01 	sub.w	sl, r9, r1
  405ee0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ee4:	f021 0103 	bic.w	r1, r1, #3
  405ee8:	440b      	add	r3, r1
  405eea:	4423      	add	r3, r4
  405eec:	4293      	cmp	r3, r2
  405eee:	db25      	blt.n	405f3c <_realloc_r+0x1a0>
  405ef0:	68c2      	ldr	r2, [r0, #12]
  405ef2:	6881      	ldr	r1, [r0, #8]
  405ef4:	4656      	mov	r6, sl
  405ef6:	60ca      	str	r2, [r1, #12]
  405ef8:	6091      	str	r1, [r2, #8]
  405efa:	f8da 100c 	ldr.w	r1, [sl, #12]
  405efe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405f02:	1f22      	subs	r2, r4, #4
  405f04:	2a24      	cmp	r2, #36	; 0x24
  405f06:	60c1      	str	r1, [r0, #12]
  405f08:	6088      	str	r0, [r1, #8]
  405f0a:	f200 8094 	bhi.w	406036 <_realloc_r+0x29a>
  405f0e:	2a13      	cmp	r2, #19
  405f10:	d96f      	bls.n	405ff2 <_realloc_r+0x256>
  405f12:	6829      	ldr	r1, [r5, #0]
  405f14:	f8ca 1008 	str.w	r1, [sl, #8]
  405f18:	6869      	ldr	r1, [r5, #4]
  405f1a:	f8ca 100c 	str.w	r1, [sl, #12]
  405f1e:	2a1b      	cmp	r2, #27
  405f20:	f200 80a2 	bhi.w	406068 <_realloc_r+0x2cc>
  405f24:	3508      	adds	r5, #8
  405f26:	f10a 0210 	add.w	r2, sl, #16
  405f2a:	e063      	b.n	405ff4 <_realloc_r+0x258>
  405f2c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405f30:	eba9 0a03 	sub.w	sl, r9, r3
  405f34:	f8da 1004 	ldr.w	r1, [sl, #4]
  405f38:	f021 0103 	bic.w	r1, r1, #3
  405f3c:	1863      	adds	r3, r4, r1
  405f3e:	4293      	cmp	r3, r2
  405f40:	f6ff af59 	blt.w	405df6 <_realloc_r+0x5a>
  405f44:	4656      	mov	r6, sl
  405f46:	e7d8      	b.n	405efa <_realloc_r+0x15e>
  405f48:	6841      	ldr	r1, [r0, #4]
  405f4a:	f021 0b03 	bic.w	fp, r1, #3
  405f4e:	44a3      	add	fp, r4
  405f50:	f107 0010 	add.w	r0, r7, #16
  405f54:	4583      	cmp	fp, r0
  405f56:	da56      	bge.n	406006 <_realloc_r+0x26a>
  405f58:	f01e 0f01 	tst.w	lr, #1
  405f5c:	f47f af4b 	bne.w	405df6 <_realloc_r+0x5a>
  405f60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405f64:	eba9 0a01 	sub.w	sl, r9, r1
  405f68:	f8da 1004 	ldr.w	r1, [sl, #4]
  405f6c:	f021 0103 	bic.w	r1, r1, #3
  405f70:	448b      	add	fp, r1
  405f72:	4558      	cmp	r0, fp
  405f74:	dce2      	bgt.n	405f3c <_realloc_r+0x1a0>
  405f76:	4656      	mov	r6, sl
  405f78:	f8da 100c 	ldr.w	r1, [sl, #12]
  405f7c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405f80:	1f22      	subs	r2, r4, #4
  405f82:	2a24      	cmp	r2, #36	; 0x24
  405f84:	60c1      	str	r1, [r0, #12]
  405f86:	6088      	str	r0, [r1, #8]
  405f88:	f200 808f 	bhi.w	4060aa <_realloc_r+0x30e>
  405f8c:	2a13      	cmp	r2, #19
  405f8e:	f240 808a 	bls.w	4060a6 <_realloc_r+0x30a>
  405f92:	6829      	ldr	r1, [r5, #0]
  405f94:	f8ca 1008 	str.w	r1, [sl, #8]
  405f98:	6869      	ldr	r1, [r5, #4]
  405f9a:	f8ca 100c 	str.w	r1, [sl, #12]
  405f9e:	2a1b      	cmp	r2, #27
  405fa0:	f200 808a 	bhi.w	4060b8 <_realloc_r+0x31c>
  405fa4:	3508      	adds	r5, #8
  405fa6:	f10a 0210 	add.w	r2, sl, #16
  405faa:	6829      	ldr	r1, [r5, #0]
  405fac:	6011      	str	r1, [r2, #0]
  405fae:	6869      	ldr	r1, [r5, #4]
  405fb0:	6051      	str	r1, [r2, #4]
  405fb2:	68a9      	ldr	r1, [r5, #8]
  405fb4:	6091      	str	r1, [r2, #8]
  405fb6:	eb0a 0107 	add.w	r1, sl, r7
  405fba:	ebab 0207 	sub.w	r2, fp, r7
  405fbe:	f042 0201 	orr.w	r2, r2, #1
  405fc2:	6099      	str	r1, [r3, #8]
  405fc4:	604a      	str	r2, [r1, #4]
  405fc6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405fca:	f003 0301 	and.w	r3, r3, #1
  405fce:	431f      	orrs	r7, r3
  405fd0:	4640      	mov	r0, r8
  405fd2:	f8ca 7004 	str.w	r7, [sl, #4]
  405fd6:	f7ff f883 	bl	4050e0 <__malloc_unlock>
  405fda:	e751      	b.n	405e80 <_realloc_r+0xe4>
  405fdc:	682b      	ldr	r3, [r5, #0]
  405fde:	6003      	str	r3, [r0, #0]
  405fe0:	686b      	ldr	r3, [r5, #4]
  405fe2:	6043      	str	r3, [r0, #4]
  405fe4:	2a1b      	cmp	r2, #27
  405fe6:	d82d      	bhi.n	406044 <_realloc_r+0x2a8>
  405fe8:	f100 0308 	add.w	r3, r0, #8
  405fec:	f105 0208 	add.w	r2, r5, #8
  405ff0:	e71b      	b.n	405e2a <_realloc_r+0x8e>
  405ff2:	4632      	mov	r2, r6
  405ff4:	6829      	ldr	r1, [r5, #0]
  405ff6:	6011      	str	r1, [r2, #0]
  405ff8:	6869      	ldr	r1, [r5, #4]
  405ffa:	6051      	str	r1, [r2, #4]
  405ffc:	68a9      	ldr	r1, [r5, #8]
  405ffe:	6091      	str	r1, [r2, #8]
  406000:	461c      	mov	r4, r3
  406002:	46d1      	mov	r9, sl
  406004:	e72a      	b.n	405e5c <_realloc_r+0xc0>
  406006:	eb09 0107 	add.w	r1, r9, r7
  40600a:	ebab 0b07 	sub.w	fp, fp, r7
  40600e:	f04b 0201 	orr.w	r2, fp, #1
  406012:	6099      	str	r1, [r3, #8]
  406014:	604a      	str	r2, [r1, #4]
  406016:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40601a:	f003 0301 	and.w	r3, r3, #1
  40601e:	431f      	orrs	r7, r3
  406020:	4640      	mov	r0, r8
  406022:	f845 7c04 	str.w	r7, [r5, #-4]
  406026:	f7ff f85b 	bl	4050e0 <__malloc_unlock>
  40602a:	462e      	mov	r6, r5
  40602c:	e728      	b.n	405e80 <_realloc_r+0xe4>
  40602e:	4629      	mov	r1, r5
  406030:	f7ff fe50 	bl	405cd4 <memmove>
  406034:	e6ff      	b.n	405e36 <_realloc_r+0x9a>
  406036:	4629      	mov	r1, r5
  406038:	4630      	mov	r0, r6
  40603a:	461c      	mov	r4, r3
  40603c:	46d1      	mov	r9, sl
  40603e:	f7ff fe49 	bl	405cd4 <memmove>
  406042:	e70b      	b.n	405e5c <_realloc_r+0xc0>
  406044:	68ab      	ldr	r3, [r5, #8]
  406046:	6083      	str	r3, [r0, #8]
  406048:	68eb      	ldr	r3, [r5, #12]
  40604a:	60c3      	str	r3, [r0, #12]
  40604c:	2a24      	cmp	r2, #36	; 0x24
  40604e:	d017      	beq.n	406080 <_realloc_r+0x2e4>
  406050:	f100 0310 	add.w	r3, r0, #16
  406054:	f105 0210 	add.w	r2, r5, #16
  406058:	e6e7      	b.n	405e2a <_realloc_r+0x8e>
  40605a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40605e:	f023 0303 	bic.w	r3, r3, #3
  406062:	441c      	add	r4, r3
  406064:	462e      	mov	r6, r5
  406066:	e6f9      	b.n	405e5c <_realloc_r+0xc0>
  406068:	68a9      	ldr	r1, [r5, #8]
  40606a:	f8ca 1010 	str.w	r1, [sl, #16]
  40606e:	68e9      	ldr	r1, [r5, #12]
  406070:	f8ca 1014 	str.w	r1, [sl, #20]
  406074:	2a24      	cmp	r2, #36	; 0x24
  406076:	d00c      	beq.n	406092 <_realloc_r+0x2f6>
  406078:	3510      	adds	r5, #16
  40607a:	f10a 0218 	add.w	r2, sl, #24
  40607e:	e7b9      	b.n	405ff4 <_realloc_r+0x258>
  406080:	692b      	ldr	r3, [r5, #16]
  406082:	6103      	str	r3, [r0, #16]
  406084:	696b      	ldr	r3, [r5, #20]
  406086:	6143      	str	r3, [r0, #20]
  406088:	f105 0218 	add.w	r2, r5, #24
  40608c:	f100 0318 	add.w	r3, r0, #24
  406090:	e6cb      	b.n	405e2a <_realloc_r+0x8e>
  406092:	692a      	ldr	r2, [r5, #16]
  406094:	f8ca 2018 	str.w	r2, [sl, #24]
  406098:	696a      	ldr	r2, [r5, #20]
  40609a:	f8ca 201c 	str.w	r2, [sl, #28]
  40609e:	3518      	adds	r5, #24
  4060a0:	f10a 0220 	add.w	r2, sl, #32
  4060a4:	e7a6      	b.n	405ff4 <_realloc_r+0x258>
  4060a6:	4632      	mov	r2, r6
  4060a8:	e77f      	b.n	405faa <_realloc_r+0x20e>
  4060aa:	4629      	mov	r1, r5
  4060ac:	4630      	mov	r0, r6
  4060ae:	9301      	str	r3, [sp, #4]
  4060b0:	f7ff fe10 	bl	405cd4 <memmove>
  4060b4:	9b01      	ldr	r3, [sp, #4]
  4060b6:	e77e      	b.n	405fb6 <_realloc_r+0x21a>
  4060b8:	68a9      	ldr	r1, [r5, #8]
  4060ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4060be:	68e9      	ldr	r1, [r5, #12]
  4060c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4060c4:	2a24      	cmp	r2, #36	; 0x24
  4060c6:	d003      	beq.n	4060d0 <_realloc_r+0x334>
  4060c8:	3510      	adds	r5, #16
  4060ca:	f10a 0218 	add.w	r2, sl, #24
  4060ce:	e76c      	b.n	405faa <_realloc_r+0x20e>
  4060d0:	692a      	ldr	r2, [r5, #16]
  4060d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4060d6:	696a      	ldr	r2, [r5, #20]
  4060d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4060dc:	3518      	adds	r5, #24
  4060de:	f10a 0220 	add.w	r2, sl, #32
  4060e2:	e762      	b.n	405faa <_realloc_r+0x20e>
  4060e4:	2040045c 	.word	0x2040045c

004060e8 <__ascii_wctomb>:
  4060e8:	b121      	cbz	r1, 4060f4 <__ascii_wctomb+0xc>
  4060ea:	2aff      	cmp	r2, #255	; 0xff
  4060ec:	d804      	bhi.n	4060f8 <__ascii_wctomb+0x10>
  4060ee:	700a      	strb	r2, [r1, #0]
  4060f0:	2001      	movs	r0, #1
  4060f2:	4770      	bx	lr
  4060f4:	4608      	mov	r0, r1
  4060f6:	4770      	bx	lr
  4060f8:	238a      	movs	r3, #138	; 0x8a
  4060fa:	6003      	str	r3, [r0, #0]
  4060fc:	f04f 30ff 	mov.w	r0, #4294967295
  406100:	4770      	bx	lr
  406102:	bf00      	nop

00406104 <__gedf2>:
  406104:	f04f 3cff 	mov.w	ip, #4294967295
  406108:	e006      	b.n	406118 <__cmpdf2+0x4>
  40610a:	bf00      	nop

0040610c <__ledf2>:
  40610c:	f04f 0c01 	mov.w	ip, #1
  406110:	e002      	b.n	406118 <__cmpdf2+0x4>
  406112:	bf00      	nop

00406114 <__cmpdf2>:
  406114:	f04f 0c01 	mov.w	ip, #1
  406118:	f84d cd04 	str.w	ip, [sp, #-4]!
  40611c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406120:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406124:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406128:	bf18      	it	ne
  40612a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40612e:	d01b      	beq.n	406168 <__cmpdf2+0x54>
  406130:	b001      	add	sp, #4
  406132:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406136:	bf0c      	ite	eq
  406138:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40613c:	ea91 0f03 	teqne	r1, r3
  406140:	bf02      	ittt	eq
  406142:	ea90 0f02 	teqeq	r0, r2
  406146:	2000      	moveq	r0, #0
  406148:	4770      	bxeq	lr
  40614a:	f110 0f00 	cmn.w	r0, #0
  40614e:	ea91 0f03 	teq	r1, r3
  406152:	bf58      	it	pl
  406154:	4299      	cmppl	r1, r3
  406156:	bf08      	it	eq
  406158:	4290      	cmpeq	r0, r2
  40615a:	bf2c      	ite	cs
  40615c:	17d8      	asrcs	r0, r3, #31
  40615e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406162:	f040 0001 	orr.w	r0, r0, #1
  406166:	4770      	bx	lr
  406168:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40616c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406170:	d102      	bne.n	406178 <__cmpdf2+0x64>
  406172:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406176:	d107      	bne.n	406188 <__cmpdf2+0x74>
  406178:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40617c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406180:	d1d6      	bne.n	406130 <__cmpdf2+0x1c>
  406182:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406186:	d0d3      	beq.n	406130 <__cmpdf2+0x1c>
  406188:	f85d 0b04 	ldr.w	r0, [sp], #4
  40618c:	4770      	bx	lr
  40618e:	bf00      	nop

00406190 <__aeabi_cdrcmple>:
  406190:	4684      	mov	ip, r0
  406192:	4610      	mov	r0, r2
  406194:	4662      	mov	r2, ip
  406196:	468c      	mov	ip, r1
  406198:	4619      	mov	r1, r3
  40619a:	4663      	mov	r3, ip
  40619c:	e000      	b.n	4061a0 <__aeabi_cdcmpeq>
  40619e:	bf00      	nop

004061a0 <__aeabi_cdcmpeq>:
  4061a0:	b501      	push	{r0, lr}
  4061a2:	f7ff ffb7 	bl	406114 <__cmpdf2>
  4061a6:	2800      	cmp	r0, #0
  4061a8:	bf48      	it	mi
  4061aa:	f110 0f00 	cmnmi.w	r0, #0
  4061ae:	bd01      	pop	{r0, pc}

004061b0 <__aeabi_dcmpeq>:
  4061b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061b4:	f7ff fff4 	bl	4061a0 <__aeabi_cdcmpeq>
  4061b8:	bf0c      	ite	eq
  4061ba:	2001      	moveq	r0, #1
  4061bc:	2000      	movne	r0, #0
  4061be:	f85d fb08 	ldr.w	pc, [sp], #8
  4061c2:	bf00      	nop

004061c4 <__aeabi_dcmplt>:
  4061c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061c8:	f7ff ffea 	bl	4061a0 <__aeabi_cdcmpeq>
  4061cc:	bf34      	ite	cc
  4061ce:	2001      	movcc	r0, #1
  4061d0:	2000      	movcs	r0, #0
  4061d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4061d6:	bf00      	nop

004061d8 <__aeabi_dcmple>:
  4061d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061dc:	f7ff ffe0 	bl	4061a0 <__aeabi_cdcmpeq>
  4061e0:	bf94      	ite	ls
  4061e2:	2001      	movls	r0, #1
  4061e4:	2000      	movhi	r0, #0
  4061e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4061ea:	bf00      	nop

004061ec <__aeabi_dcmpge>:
  4061ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061f0:	f7ff ffce 	bl	406190 <__aeabi_cdrcmple>
  4061f4:	bf94      	ite	ls
  4061f6:	2001      	movls	r0, #1
  4061f8:	2000      	movhi	r0, #0
  4061fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4061fe:	bf00      	nop

00406200 <__aeabi_dcmpgt>:
  406200:	f84d ed08 	str.w	lr, [sp, #-8]!
  406204:	f7ff ffc4 	bl	406190 <__aeabi_cdrcmple>
  406208:	bf34      	ite	cc
  40620a:	2001      	movcc	r0, #1
  40620c:	2000      	movcs	r0, #0
  40620e:	f85d fb08 	ldr.w	pc, [sp], #8
  406212:	bf00      	nop

00406214 <__aeabi_dcmpun>:
  406214:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406218:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40621c:	d102      	bne.n	406224 <__aeabi_dcmpun+0x10>
  40621e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406222:	d10a      	bne.n	40623a <__aeabi_dcmpun+0x26>
  406224:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406228:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40622c:	d102      	bne.n	406234 <__aeabi_dcmpun+0x20>
  40622e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406232:	d102      	bne.n	40623a <__aeabi_dcmpun+0x26>
  406234:	f04f 0000 	mov.w	r0, #0
  406238:	4770      	bx	lr
  40623a:	f04f 0001 	mov.w	r0, #1
  40623e:	4770      	bx	lr

00406240 <__aeabi_d2iz>:
  406240:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406244:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406248:	d215      	bcs.n	406276 <__aeabi_d2iz+0x36>
  40624a:	d511      	bpl.n	406270 <__aeabi_d2iz+0x30>
  40624c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406250:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406254:	d912      	bls.n	40627c <__aeabi_d2iz+0x3c>
  406256:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40625a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40625e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406262:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406266:	fa23 f002 	lsr.w	r0, r3, r2
  40626a:	bf18      	it	ne
  40626c:	4240      	negne	r0, r0
  40626e:	4770      	bx	lr
  406270:	f04f 0000 	mov.w	r0, #0
  406274:	4770      	bx	lr
  406276:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40627a:	d105      	bne.n	406288 <__aeabi_d2iz+0x48>
  40627c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406280:	bf08      	it	eq
  406282:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406286:	4770      	bx	lr
  406288:	f04f 0000 	mov.w	r0, #0
  40628c:	4770      	bx	lr
  40628e:	bf00      	nop

00406290 <sysfont_glyphs>:
	...
  4062b0:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4062c0:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4062d0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4062e8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4062f8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406308:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406320:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406330:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406340:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406358:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406374:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406384:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406394:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4063a4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4063cc:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4063f4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406404:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406428:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406438:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406448:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406458:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406470:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406480:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406490:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4064a8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4064b8:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4064c8:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4064e0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4064f0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406500:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406518:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406528:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406538:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406550:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406560:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406570:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40658c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40659c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4065ac:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4065c8:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4065e0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4065f8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406608:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406618:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406630:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406640:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406650:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406668:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406678:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406688:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4066a0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4066b0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4066c0:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4066d8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4066e8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4066f8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406710:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406720:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406730:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406748:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406758:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406768:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406780:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406790:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4067a0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4067b8:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4067c8:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4067d8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4067f0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406800:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406810:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406828:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406838:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406848:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406860:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406870:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406880:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406898:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4068a8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4068b8:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4068d0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4068e0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4068f0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406908:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406918:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406928:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406940:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406950:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406960:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406988:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406998:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  4069b4:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  4069cc:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4069dc:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4069ec:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406a04:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406a14:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406a24:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406a3c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406a4c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406a5c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406a6c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406a7c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406a8c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406a9c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406aac:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406abc:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406acc:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406ae4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406af4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b04:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406b20:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406b3c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406b58:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406b68:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406b78:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406b90:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406bac:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406bc8:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406be4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406c00:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406c1c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406c38:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406c54:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406c64:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406c74:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406c84:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406c94:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406ca4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406cb4:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406cc4:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406cd4:	0000 0000 4820 007a 2e25 6632 0000 0000     .... Hz.%.2f....

00406ce4 <_global_impure_ptr>:
  406ce4:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406cf4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406d04:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406d14:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406d24:	296c 0000 0030 0000                         l)..0...

00406d2c <blanks.7223>:
  406d2c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406d3c <zeroes.7224>:
  406d3c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406d4c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406d5c:	0000 0000                                   ....

00406d60 <__mprec_bigtens>:
  406d60:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406d70:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406d80:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406d88 <__mprec_tens>:
  406d88:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406d98:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406da8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406db8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406dc8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406dd8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406de8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406df8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406e08:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406e18:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406e28:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406e38:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406e48:	9db4 79d9 7843 44ea                         ...yCx.D

00406e50 <p05.6055>:
  406e50:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406e60:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406e6c <_ctype_>:
  406e6c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406e7c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406e8c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406e9c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406eac:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406ebc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406ecc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406edc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406eec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406f70 <_init>:
  406f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f72:	bf00      	nop
  406f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f76:	bc08      	pop	{r3}
  406f78:	469e      	mov	lr, r3
  406f7a:	4770      	bx	lr

00406f7c <__init_array_start>:
  406f7c:	0040399d 	.word	0x0040399d

00406f80 <__frame_dummy_init_array_entry>:
  406f80:	00400165                                e.@.

00406f84 <_fini>:
  406f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f86:	bf00      	nop
  406f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f8a:	bc08      	pop	{r3}
  406f8c:	469e      	mov	lr, r3
  406f8e:	4770      	bx	lr

00406f90 <__fini_array_start>:
  406f90:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6290 0040 0e0a 7d20               .....b@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <delay_piscada>:
20400020:	0064 0000                                   d...

20400024 <piscadas>:
20400024:	001e 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cbc 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	60e9 0040 5ca9 0040 0000 0000 6e6c 0040     .`@..\@.....ln@.
2040095c:	6e68 0040 6d08 0040 6d08 0040 6d08 0040     hn@..m@..m@..m@.
2040096c:	6d08 0040 6d08 0040 6d08 0040 6d08 0040     .m@..m@..m@..m@.
2040097c:	6d08 0040 6d08 0040 ffff ffff ffff ffff     .m@..m@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
