void F_1 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nfor ( V_2 = 0 ; V_2 <= V_3 ; V_2 ++ ) {\r\nV_1 -> V_4 [ V_2 ] = 0 ;\r\nV_1 -> V_5 [ V_2 ] = 0 ;\r\n}\r\n}\r\nT_2\r\nF_2 (\r\nT_2 V_6\r\n)\r\n{\r\nT_2 V_2 ;\r\nV_6 = V_6 & 0x7F ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nif ( V_7 [ V_2 ] == V_6 )\r\nreturn V_2 ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_3\r\nF_3 (\r\nT_2 V_6\r\n)\r\n{\r\nT_3 V_2 ;\r\nV_6 = V_6 & 0x7F ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nif ( V_7 [ V_2 ] == V_6 )\r\nreturn V_2 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_4 (\r\nvoid * V_8 ,\r\nT_4 V_9 ,\r\nT_4 V_10 ,\r\nBOOL V_11 ,\r\nT_5 V_12 ,\r\nT_5 V_13 ,\r\nT_5 V_14 ,\r\nT_6 V_15 ,\r\nT_6 V_16\r\n)\r\n{\r\nT_7 V_17 = ( T_7 ) V_8 ;\r\nunsigned int V_2 ;\r\nT_2 V_18 = 0 ;\r\nT_2 V_6 = 0 ;\r\nT_3 V_19 = V_17 -> V_20 ;\r\nunsigned int V_21 ;\r\nif ( V_9 == NULL )\r\nreturn;\r\n* V_14 = 0 ;\r\nV_21 = V_9 -> V_22 ;\r\nF_5 ( V_23 , V_24 L_1 , V_21 ) ;\r\nif ( V_17 -> V_25 != V_26 ) {\r\nif ( V_21 > V_27 )\r\nV_21 = V_27 ;\r\n} else {\r\nif ( V_21 > V_28 )\r\nV_21 = V_28 ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_21 ; V_2 ++ ) {\r\nV_6 = ( T_2 ) ( V_9 -> V_29 [ V_2 ] ) ;\r\nif ( F_6 ( V_6 ) &&\r\n( V_11 == TRUE ) ) {\r\nF_7 ( ( void * ) V_17 , F_3 ( V_6 ) ) ;\r\nF_5 ( V_23 , V_24 L_2 , F_3 ( V_6 ) ) ;\r\n}\r\nV_6 = ( T_2 ) ( V_9 -> V_29 [ V_2 ] & 0x7F ) ;\r\nif ( V_18 == 0 )\r\nV_18 = V_6 ;\r\nif ( V_6 > V_18 )\r\nV_18 = V_6 ;\r\n* V_14 |= ( 1 << F_3 ( V_6 ) ) ;\r\n}\r\nif ( ( V_10 != NULL ) && ( V_10 -> V_30 == V_31 ) &&\r\n( V_17 -> V_25 != V_26 ) ) {\r\nunsigned int V_32 = V_10 -> V_22 ;\r\nif ( V_32 > V_27 )\r\nV_32 = V_27 ;\r\nfor ( V_2 = 0 ; V_2 < V_32 ; V_2 ++ ) {\r\nV_6 = ( T_2 ) ( V_10 -> V_29 [ V_2 ] ) ;\r\nif ( F_6 ( V_10 -> V_29 [ V_2 ] ) ) {\r\nF_7 ( ( void * ) V_17 , F_3 ( V_6 ) ) ;\r\nF_5 ( V_23 , V_24 L_2 , F_3 ( V_6 ) ) ;\r\n}\r\nV_6 = ( T_2 ) ( V_10 -> V_29 [ V_2 ] & 0x7F ) ;\r\nif ( V_18 == 0 )\r\nV_18 = V_6 ;\r\nif ( V_6 > V_18 )\r\nV_18 = V_6 ;\r\n* V_14 |= ( 1 << F_3 ( V_6 ) ) ;\r\n}\r\n}\r\nif ( ( V_17 -> V_33 == V_34 )\r\n&& F_8 ( ( void * ) V_17 ) ) {\r\nV_17 -> V_33 = V_35 ;\r\n}\r\n* V_15 = V_17 -> V_36 ;\r\n* V_16 = V_17 -> V_37 ;\r\n* V_13 = F_3 ( V_18 ) ;\r\nif ( ( V_17 -> V_33 == V_38 ) || ( V_17 -> V_33 == V_34 ) )\r\n* V_12 = V_17 -> V_36 ;\r\nelse\r\n* V_12 = V_17 -> V_37 ;\r\nif ( V_19 != V_17 -> V_20 )\r\nF_9 ( ( void * ) V_17 , V_17 -> V_25 ) ;\r\nF_5 ( V_23 , V_24 L_3 ) ;\r\n}\r\nvoid\r\nF_10 (\r\nvoid * V_8 ,\r\nT_1 V_1\r\n)\r\n{\r\nT_7 V_17 = ( T_7 ) V_8 ;\r\nT_8 V_39 = & ( V_17 -> V_40 ) ;\r\nT_3 V_41 = 0 ;\r\nunsigned int V_2 ;\r\nBOOL V_42 [ V_3 ] = { TRUE , TRUE , TRUE , TRUE , FALSE , FALSE , TRUE , TRUE , TRUE , TRUE , TRUE , TRUE } ;\r\nT_9 V_43 [ V_3 ] = { 10 , 20 , 55 , 110 , 60 , 90 , 120 , 180 , 240 , 360 , 480 , 540 } ;\r\nT_9 V_44 = 0 ;\r\nT_3 V_45 = 0 ;\r\nT_9 V_46 = 0 ;\r\nif ( V_39 -> V_47 != V_48 ) {\r\nreturn;\r\n}\r\nV_1 -> V_49 ++ ;\r\nif ( V_1 -> V_5 [ V_3 ] > V_1 -> V_4 [ V_3 ] )\r\nV_46 = V_1 -> V_5 [ V_3 ] - V_1 -> V_4 [ V_3 ] ;\r\nif ( ( V_1 -> V_4 [ V_3 ] < V_50 ) &&\r\n( V_46 < V_51 ) &&\r\n( V_1 -> V_49 < V_52 ) ) {\r\nreturn;\r\n}\r\nif ( V_1 -> V_49 >= V_52 ) {\r\nV_1 -> V_49 = 0 ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nif ( V_1 -> V_53 & ( 0x0001 << V_2 ) ) {\r\nif ( V_42 [ V_2 ] == TRUE ) {\r\nV_45 = ( T_3 ) V_2 ;\r\n}\r\n} else {\r\nV_42 [ V_2 ] = FALSE ;\r\n}\r\n}\r\nfor ( V_2 = 0 ; V_2 <= V_1 -> V_54 ; V_2 ++ ) {\r\nif ( ( V_1 -> V_4 [ V_2 ] != 0 ) ||\r\n( V_1 -> V_5 [ V_2 ] != 0 ) ) {\r\nV_43 [ V_2 ] *= V_1 -> V_4 [ V_2 ] ;\r\nif ( V_2 < V_55 ) {\r\nV_1 -> V_5 [ V_2 ] *= 4 ;\r\n}\r\nV_43 [ V_2 ] /= ( V_1 -> V_4 [ V_2 ] + V_1 -> V_5 [ V_2 ] ) ;\r\n}\r\nF_5 ( V_23 , V_24 L_4 ,\r\nV_2 , ( int ) V_1 -> V_4 [ V_2 ] , ( int ) V_1 -> V_5 [ V_2 ] , ( int ) V_43 [ V_2 ] ) ;\r\n}\r\nV_44 = V_43 [ V_1 -> V_54 ] ;\r\nV_41 = V_1 -> V_54 ;\r\nfor ( V_2 = V_1 -> V_54 ; V_2 > 0 ; ) {\r\nV_2 -- ;\r\nif ( ( V_43 [ V_2 ] > V_44 ) &&\r\n( V_42 [ V_2 ] == TRUE ) ) {\r\nV_44 = V_43 [ V_2 ] ;\r\nV_41 = ( T_3 ) V_2 ;\r\n}\r\n}\r\nV_1 -> V_54 = V_41 ;\r\nif ( V_1 -> V_4 [ V_3 ] ) {\r\nif ( V_1 -> V_4 [ V_3 ] >\r\n( V_1 -> V_5 [ V_3 ] * 4 ) ) {\r\nV_1 -> V_54 = V_45 ;\r\n}\r\n} else {\r\nif ( V_1 -> V_5 [ V_3 ] == 0 )\r\nV_1 -> V_54 = V_45 ;\r\n}\r\nif ( V_17 -> V_25 == V_56 ) {\r\nif ( V_1 -> V_54 <= V_55 )\r\nV_1 -> V_54 = V_57 ;\r\n}\r\nF_5 ( V_23 , V_24 L_5 , ( int ) V_1 -> V_4 [ V_3 ] , ( int ) V_1 -> V_5 [ V_3 ] ) ;\r\nF_1 ( V_1 ) ;\r\nF_5 ( V_23 , V_24 L_6 , ( int ) V_1 -> V_54 , ( int ) V_45 , ( int ) V_41 ) ;\r\nreturn;\r\n}\r\nT_2\r\nF_11 (\r\nT_4 V_58 ,\r\nT_4 V_59 ,\r\nunsigned int V_21\r\n)\r\n{\r\nunsigned int V_2 , V_60 , V_61 = 0 ;\r\nif ( ( V_58 == NULL ) || ( V_59 == NULL ) )\r\nreturn 0 ;\r\nif ( V_58 -> V_22 == 0 )\r\nreturn 0 ;\r\nfor ( V_2 = 0 ; V_2 < V_21 ; V_2 ++ ) {\r\nfor ( V_60 = 0 ; V_60 < V_58 -> V_22 ; V_60 ++ ) {\r\nif ( ( V_58 -> V_29 [ V_60 ] & 0x7F ) == V_7 [ V_2 ] ) {\r\nV_59 -> V_29 [ V_61 ++ ] = V_58 -> V_29 [ V_60 ] ;\r\nbreak;\r\n}\r\n}\r\n}\r\nreturn ( T_2 ) V_61 ;\r\n}
