{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@99:129@HdlStmProcess", "assign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: begin\n    cgs_rst <= {NUM_LANES{1'b1}};\n    ifs_rst <= {NUM_LANES{1'b1}};\n    sync_n <= {NUM_LINKS{1'b1}};\n    latency_monitor_reset <= 1'b1;\n  end\n  STATE_CGS: begin\n    sync_n <= cfg_links_disable;\n    cgs_rst <= cfg_lanes_disable;\n  end\n  STATE_SYNCHRONIZED: begin\n    if (lmfc_edge == 1'b1) begin\n      sync_n <= {NUM_LINKS{1'b1}};\n      ifs_rst <= cfg_lanes_disable;\n      latency_monitor_reset <= 1'b0;\n    end\n  end\n  endcase\nend\n\nalways @(*) begin\n  case (state)\n  STATE_RESET: state_good = 1'b1;\n  STATE_WAIT_FOR_PHY: state_good = phy_ready;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[104, "always @(posedge clk) begin\n"], [105, "  case (state)\n"], [106, "  STATE_RESET: begin\n"], [107, "    cgs_rst <= {NUM_LANES{1'b1}};\n"], [108, "    ifs_rst <= {NUM_LANES{1'b1}};\n"], [109, "    sync_n <= {NUM_LINKS{1'b1}};\n"], [110, "    latency_monitor_reset <= 1'b1;\n"], [111, "  end\n"], [112, "  STATE_CGS: begin\n"], [113, "    sync_n <= cfg_links_disable;\n"], [114, "    cgs_rst <= cfg_lanes_disable;\n"], [115, "  end\n"], [116, "  STATE_SYNCHRONIZED: begin\n"], [117, "    if (lmfc_edge == 1'b1) begin\n"], [119, "      ifs_rst <= cfg_lanes_disable;\n"], [120, "      latency_monitor_reset <= 1'b0;\n"], [123, "  endcase\n"], [124, "end\n"]], "Add": [[117, "  always @(posedge clk) begin\n"], [117, "    case (state)\n"], [117, "    STATE_RESET: begin\n"], [117, "      cgs_rst <= {NUM_LANES{1'b1}};\n"], [117, "      ifs_rst <= {NUM_LANES{1'b1}};\n"], [120, "      latency_monitor_reset <= 1'b1;\n"], [120, "    end\n"], [120, "    STATE_CGS: begin\n"], [120, "      sync_n <= cfg_links_disable;\n"], [120, "      cgs_rst <= cfg_lanes_disable;\n"], [120, "    end\n"], [120, "    STATE_SYNCHRONIZED: begin\n"], [120, "      if (lmfc_edge == 1'b1) begin\n"], [120, "        sync_n <= {NUM_LINKS{1'b1}};\n"], [120, "        ifs_rst <= cfg_lanes_disable;\n"], [120, "        latency_monitor_reset <= 1'b0;\n"], [120, "      end\n"], [121, "    endcase\n"]]}}