<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
    <vendor>litex</vendor>
    <name>SOC</name>
    <description><![CDATA[Litex SoC 2025-02-07 01:45:11]]></description>

    <addressUnitBits>8</addressUnitBits>
    <width>32</width>
    <size>32</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
    <resetMask>0xFFFFFFFF</resetMask>

    <peripherals>
        <peripheral>
            <name>CTRL</name>
            <baseAddress>0xF0000000</baseAddress>
            <groupName>CTRL</groupName>
            <registers>
                <register>
                    <name>RESET</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>soc_rst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write `1` to this register to reset the full SoC (Pulse Reset)]]></description>
                        </field>
                        <field>
                            <name>cpu_rst</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Write `1` to this register to reset the CPU(s) of the SoC (Hold Reset)]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SCRATCH</name>
                    <description><![CDATA[Use this register as a scratch space to verify that software read/write accesses
to the Wishbone/CSR bus are working correctly. The initial reset value of
0x1234578 can be used to verify endianness.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x12345678</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>scratch</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>BUS_ERRORS</name>
                    <description><![CDATA[Total number of Wishbone bus errors (timeouts) since start.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>bus_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0xc</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>TIMER0</name>
            <baseAddress>0xF0000800</baseAddress>
            <groupName>TIMER0</groupName>
            <registers>
                <register>
                    <name>LOAD</name>
                    <description><![CDATA[Load value when Timer is (re-)enabled. In One-Shot mode, the value written to
this register specifies the Timer's duration in clock cycles.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>load</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RELOAD</name>
                    <description><![CDATA[Reload value when Timer reaches ``0``. In Periodic mode, the value written to
this register specify the Timer's period in clock cycles.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>reload</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EN</name>
                    <description><![CDATA[Enable flag of the Timer. Set this flag to ``1`` to enable/start the Timer.  Set
to ``0`` to disable the Timer.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>en</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UPDATE_VALUE</name>
                    <description><![CDATA[Update trigger for the current countdown value. A write to this register latches
the current countdown value to ``value`` register.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>update_value</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>VALUE</name>
                    <description><![CDATA[Latched countdown value. This value is updated by writing to ``update_value``.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>value</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the zero event trigger.  Writes
to this register have no effect.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``zero`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  zero event occurs, the corresponding bit will be set in this register.
To clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `zero` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding zero events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``zero`` Event]]></description>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>timer0</name>
                <value>1</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>I2CFIFO</name>
            <baseAddress>0x81000000</baseAddress>
            <groupName>I2CFIFO</groupName>
            <registers>
                <register>
                    <name>I2CC1</name>
                    <addressOffset>0x0020</addressOffset>
                    <resetValue>0x9a</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>i2c_en</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CTXFIFO_LSB</name>
                    <addressOffset>0x0120</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>txlsb</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CTXFIFO_MSB</name>
                    <addressOffset>0x0130</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>cmd</name>
                            <msb>1</msb>
                            <bitRange>[1:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CRXFIFO_LSB</name>
                    <addressOffset>0x0140</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>rx_lsb</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CRXFIFO_MSB</name>
                    <addressOffset>0x0150</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>dfirst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CFIFOSR_LSB</name>
                    <addressOffset>0x0180</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>arblost</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                        </field>
                        <field>
                            <name>busy</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                        </field>
                        <field>
                            <name>rnack</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                        </field>
                        <field>
                            <name>rxoverfl</name>
                            <msb>5</msb>
                            <bitRange>[5:5]</bitRange>
                            <lsb>5</lsb>
                        </field>
                        <field>
                            <name>txoverfl</name>
                            <msb>6</msb>
                            <bitRange>[6:6]</bitRange>
                            <lsb>6</lsb>
                        </field>
                        <field>
                            <name>txserr</name>
                            <msb>7</msb>
                            <bitRange>[7:7]</bitRange>
                            <lsb>7</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CFIFOSR_MSB</name>
                    <addressOffset>0x0190</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>rdcmpl</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                        <field>
                            <name>perifrw</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                        </field>
                        <field>
                            <name>txoverfl</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                        </field>
                        <field>
                            <name>rxunderfl</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                        </field>
                        <field>
                            <name>bus_free</name>
                            <msb>4</msb>
                            <bitRange>[4:4]</bitRange>
                            <lsb>4</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CTXFIFOBYTEAVAIL</name>
                    <addressOffset>0x0270</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <fields>
                        <field>
                            <name>dfirst</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x400</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>UART</name>
            <baseAddress>0xF0001000</baseAddress>
            <groupName>UART</groupName>
            <registers>
                <register>
                    <name>RXTX</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxtx</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXFULL</name>
                    <description><![CDATA[TX FIFO Full.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXEMPTY</name>
                    <description><![CDATA[RX FIFO Empty.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the rx event trigger.  Writes to
this register have no effect.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``tx`` event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Level of the ``rx`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  rx event occurs, the corresponding bit will be set in this register.  To
clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `tx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[`1` if a `rx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding rx events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``tx`` Event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``rx`` Event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXEMPTY</name>
                    <description><![CDATA[TX FIFO Empty.]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXFULL</name>
                    <description><![CDATA[RX FIFO Full.]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>uart</name>
                <value>0</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>VOCODER</name>
            <baseAddress>0xF0001800</baseAddress>
            <groupName>VOCODER</groupName>
            <registers>
                <register>
                    <name>ATTACK</name>
                    <description><![CDATA[Vocoder Attack Constant]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>attack</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DECAY</name>
                    <description><![CDATA[Vocoder Decay Constant]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>decay</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x8</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
    </peripherals>
    <vendorExtensions>
        <memoryRegions>
            <memoryRegion>
                <name>ROM</name>
                <baseAddress>0x00000000</baseAddress>
                <size>0x00020000</size>
            </memoryRegion>
            <memoryRegion>
                <name>SRAM</name>
                <baseAddress>0x10000000</baseAddress>
                <size>0x00004000</size>
            </memoryRegion>
            <memoryRegion>
                <name>MAIN_RAM</name>
                <baseAddress>0x40000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
            <memoryRegion>
                <name>LMMI</name>
                <baseAddress>0x81000000</baseAddress>
                <size>0x00000400</size>
            </memoryRegion>
            <memoryRegion>
                <name>CSR</name>
                <baseAddress>0xF0000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
        </memoryRegions>
        <constants>
            <constant name="CONFIG_CLOCK_FREQUENCY" value="60000000" />
            <constant name="CONFIG_CPU_HAS_INTERRUPT" value="None" />
            <constant name="CONFIG_CPU_RESET_ADDR" value="0" />
            <constant name="CONFIG_CPU_HAS_DCACHE" value="None" />
            <constant name="CONFIG_CPU_HAS_ICACHE" value="None" />
            <constant name="CONFIG_CPU_TYPE_VEXRISCV" value="None" />
            <constant name="CONFIG_CPU_VARIANT_IMAC" value="None" />
            <constant name="CONFIG_CPU_HUMAN_NAME" value="VexRiscv_IMAC" />
            <constant name="CONFIG_CPU_NOP" value="nop" />
            <constant name="CONFIG_CSR_DATA_WIDTH" value="32" />
            <constant name="CONFIG_CSR_ALIGNMENT" value="32" />
            <constant name="CONFIG_BUS_STANDARD" value="WISHBONE" />
            <constant name="CONFIG_BUS_DATA_WIDTH" value="32" />
            <constant name="CONFIG_BUS_ADDRESS_WIDTH" value="32" />
            <constant name="CONFIG_BUS_BURSTING" value="0" />
            <constant name="CONFIG_CPU_INTERRUPTS" value="2" />
            <constant name="TIMER0_INTERRUPT" value="1" />
            <constant name="UART_INTERRUPT" value="0" />
        </constants>
    </vendorExtensions>
</device>