    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; IB1
IB1__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
IB1__0__MASK EQU 0x40
IB1__0__PC EQU CYREG_PRT5_PC6
IB1__0__PORT EQU 5
IB1__0__SHIFT EQU 6
IB1__AG EQU CYREG_PRT5_AG
IB1__AMUX EQU CYREG_PRT5_AMUX
IB1__BIE EQU CYREG_PRT5_BIE
IB1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IB1__BYP EQU CYREG_PRT5_BYP
IB1__CTL EQU CYREG_PRT5_CTL
IB1__DM0 EQU CYREG_PRT5_DM0
IB1__DM1 EQU CYREG_PRT5_DM1
IB1__DM2 EQU CYREG_PRT5_DM2
IB1__DR EQU CYREG_PRT5_DR
IB1__INP_DIS EQU CYREG_PRT5_INP_DIS
IB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IB1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IB1__LCD_EN EQU CYREG_PRT5_LCD_EN
IB1__MASK EQU 0x40
IB1__PORT EQU 5
IB1__PRT EQU CYREG_PRT5_PRT
IB1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IB1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IB1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IB1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IB1__PS EQU CYREG_PRT5_PS
IB1__SHIFT EQU 6
IB1__SLW EQU CYREG_PRT5_SLW

; IB2
IB2__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IB2__0__MASK EQU 0x80
IB2__0__PC EQU CYREG_PRT5_PC7
IB2__0__PORT EQU 5
IB2__0__SHIFT EQU 7
IB2__AG EQU CYREG_PRT5_AG
IB2__AMUX EQU CYREG_PRT5_AMUX
IB2__BIE EQU CYREG_PRT5_BIE
IB2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IB2__BYP EQU CYREG_PRT5_BYP
IB2__CTL EQU CYREG_PRT5_CTL
IB2__DM0 EQU CYREG_PRT5_DM0
IB2__DM1 EQU CYREG_PRT5_DM1
IB2__DM2 EQU CYREG_PRT5_DM2
IB2__DR EQU CYREG_PRT5_DR
IB2__INP_DIS EQU CYREG_PRT5_INP_DIS
IB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IB2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IB2__LCD_EN EQU CYREG_PRT5_LCD_EN
IB2__MASK EQU 0x80
IB2__PORT EQU 5
IB2__PRT EQU CYREG_PRT5_PRT
IB2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IB2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IB2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IB2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IB2__PS EQU CYREG_PRT5_PS
IB2__SHIFT EQU 7
IB2__SLW EQU CYREG_PRT5_SLW

; I2C_1_I2C_FF
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_1_BUART
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LCD_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LCD_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
LCD_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LCD_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
LCD_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LCD_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
LCD_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
LCD_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
LCD_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
LCD_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
LCD_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LCD_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
LCD_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
LCD_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
LCD_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
LCD_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
LCD_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
LCD_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
LCD_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LCD_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
LCD_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
LCD_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
LCD_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LCD_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
LCD_1_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD_1_BUART_sRX_RxSts__3__POS EQU 3
LCD_1_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD_1_BUART_sRX_RxSts__4__POS EQU 4
LCD_1_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD_1_BUART_sRX_RxSts__5__POS EQU 5
LCD_1_BUART_sRX_RxSts__MASK EQU 0x38
LCD_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
LCD_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LCD_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LCD_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
LCD_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
LCD_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
LCD_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
LCD_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
LCD_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
LCD_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
LCD_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LCD_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
LCD_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
LCD_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
LCD_1_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD_1_BUART_sTX_TxSts__0__POS EQU 0
LCD_1_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD_1_BUART_sTX_TxSts__1__POS EQU 1
LCD_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LCD_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
LCD_1_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD_1_BUART_sTX_TxSts__2__POS EQU 2
LCD_1_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD_1_BUART_sTX_TxSts__3__POS EQU 3
LCD_1_BUART_sTX_TxSts__MASK EQU 0x0F
LCD_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
LCD_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LCD_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

; LCD_1_IntClock
LCD_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LCD_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LCD_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LCD_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_1_IntClock__INDEX EQU 0x00
LCD_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_1_IntClock__PM_ACT_MSK EQU 0x01
LCD_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_1_IntClock__PM_STBY_MSK EQU 0x01

; LCD_1_RXInternalInterrupt
LCD_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_1_RXInternalInterrupt__INTC_MASK EQU 0x02
LCD_1_RXInternalInterrupt__INTC_NUMBER EQU 1
LCD_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LCD_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_2_BUART
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LCD_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LCD_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
LCD_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LCD_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
LCD_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LCD_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
LCD_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
LCD_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
LCD_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
LCD_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
LCD_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LCD_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
LCD_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
LCD_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
LCD_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
LCD_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
LCD_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
LCD_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
LCD_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LCD_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
LCD_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
LCD_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
LCD_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LCD_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
LCD_2_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD_2_BUART_sRX_RxSts__3__POS EQU 3
LCD_2_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD_2_BUART_sRX_RxSts__4__POS EQU 4
LCD_2_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD_2_BUART_sRX_RxSts__5__POS EQU 5
LCD_2_BUART_sRX_RxSts__MASK EQU 0x38
LCD_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
LCD_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LCD_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LCD_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LCD_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LCD_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
LCD_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
LCD_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LCD_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
LCD_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
LCD_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LCD_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LCD_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
LCD_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
LCD_2_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD_2_BUART_sTX_TxSts__0__POS EQU 0
LCD_2_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD_2_BUART_sTX_TxSts__1__POS EQU 1
LCD_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LCD_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
LCD_2_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD_2_BUART_sTX_TxSts__2__POS EQU 2
LCD_2_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD_2_BUART_sTX_TxSts__3__POS EQU 3
LCD_2_BUART_sTX_TxSts__MASK EQU 0x0F
LCD_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
LCD_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LCD_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; LCD_2_IntClock
LCD_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LCD_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LCD_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LCD_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_2_IntClock__INDEX EQU 0x01
LCD_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_2_IntClock__PM_ACT_MSK EQU 0x02
LCD_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_2_IntClock__PM_STBY_MSK EQU 0x02

; LCD_2_RXInternalInterrupt
LCD_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_2_RXInternalInterrupt__INTC_MASK EQU 0x04
LCD_2_RXInternalInterrupt__INTC_NUMBER EQU 2
LCD_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LCD_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Rx_TW
Rx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx_TW__0__MASK EQU 0x04
Rx_TW__0__PC EQU CYREG_PRT2_PC2
Rx_TW__0__PORT EQU 2
Rx_TW__0__SHIFT EQU 2
Rx_TW__AG EQU CYREG_PRT2_AG
Rx_TW__AMUX EQU CYREG_PRT2_AMUX
Rx_TW__BIE EQU CYREG_PRT2_BIE
Rx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_TW__BYP EQU CYREG_PRT2_BYP
Rx_TW__CTL EQU CYREG_PRT2_CTL
Rx_TW__DM0 EQU CYREG_PRT2_DM0
Rx_TW__DM1 EQU CYREG_PRT2_DM1
Rx_TW__DM2 EQU CYREG_PRT2_DM2
Rx_TW__DR EQU CYREG_PRT2_DR
Rx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_TW__MASK EQU 0x04
Rx_TW__PORT EQU 2
Rx_TW__PRT EQU CYREG_PRT2_PRT
Rx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_TW__PS EQU CYREG_PRT2_PS
Rx_TW__SHIFT EQU 2
Rx_TW__SLW EQU CYREG_PRT2_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Tx_TW
Tx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_TW__0__MASK EQU 0x02
Tx_TW__0__PC EQU CYREG_PRT2_PC1
Tx_TW__0__PORT EQU 2
Tx_TW__0__SHIFT EQU 1
Tx_TW__AG EQU CYREG_PRT2_AG
Tx_TW__AMUX EQU CYREG_PRT2_AMUX
Tx_TW__BIE EQU CYREG_PRT2_BIE
Tx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_TW__BYP EQU CYREG_PRT2_BYP
Tx_TW__CTL EQU CYREG_PRT2_CTL
Tx_TW__DM0 EQU CYREG_PRT2_DM0
Tx_TW__DM1 EQU CYREG_PRT2_DM1
Tx_TW__DM2 EQU CYREG_PRT2_DM2
Tx_TW__DR EQU CYREG_PRT2_DR
Tx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_TW__MASK EQU 0x02
Tx_TW__PORT EQU 2
Tx_TW__PRT EQU CYREG_PRT2_PRT
Tx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_TW__PS EQU CYREG_PRT2_PS
Tx_TW__SHIFT EQU 1
Tx_TW__SLW EQU CYREG_PRT2_SLW

; Pin_WP
Pin_WP__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Pin_WP__0__MASK EQU 0x10
Pin_WP__0__PC EQU CYREG_PRT6_PC4
Pin_WP__0__PORT EQU 6
Pin_WP__0__SHIFT EQU 4
Pin_WP__AG EQU CYREG_PRT6_AG
Pin_WP__AMUX EQU CYREG_PRT6_AMUX
Pin_WP__BIE EQU CYREG_PRT6_BIE
Pin_WP__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_WP__BYP EQU CYREG_PRT6_BYP
Pin_WP__CTL EQU CYREG_PRT6_CTL
Pin_WP__DM0 EQU CYREG_PRT6_DM0
Pin_WP__DM1 EQU CYREG_PRT6_DM1
Pin_WP__DM2 EQU CYREG_PRT6_DM2
Pin_WP__DR EQU CYREG_PRT6_DR
Pin_WP__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_WP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_WP__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_WP__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_WP__MASK EQU 0x10
Pin_WP__PORT EQU 6
Pin_WP__PRT EQU CYREG_PRT6_PRT
Pin_WP__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_WP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_WP__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_WP__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_WP__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_WP__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_WP__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_WP__PS EQU CYREG_PRT6_PS
Pin_WP__SHIFT EQU 4
Pin_WP__SLW EQU CYREG_PRT6_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Rx_LCD_1
Rx_LCD_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_LCD_1__0__MASK EQU 0x40
Rx_LCD_1__0__PC EQU CYREG_PRT1_PC6
Rx_LCD_1__0__PORT EQU 1
Rx_LCD_1__0__SHIFT EQU 6
Rx_LCD_1__AG EQU CYREG_PRT1_AG
Rx_LCD_1__AMUX EQU CYREG_PRT1_AMUX
Rx_LCD_1__BIE EQU CYREG_PRT1_BIE
Rx_LCD_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_LCD_1__BYP EQU CYREG_PRT1_BYP
Rx_LCD_1__CTL EQU CYREG_PRT1_CTL
Rx_LCD_1__DM0 EQU CYREG_PRT1_DM0
Rx_LCD_1__DM1 EQU CYREG_PRT1_DM1
Rx_LCD_1__DM2 EQU CYREG_PRT1_DM2
Rx_LCD_1__DR EQU CYREG_PRT1_DR
Rx_LCD_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_LCD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_LCD_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_LCD_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_LCD_1__MASK EQU 0x40
Rx_LCD_1__PORT EQU 1
Rx_LCD_1__PRT EQU CYREG_PRT1_PRT
Rx_LCD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_LCD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_LCD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_LCD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_LCD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_LCD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_LCD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_LCD_1__PS EQU CYREG_PRT1_PS
Rx_LCD_1__SHIFT EQU 6
Rx_LCD_1__SLW EQU CYREG_PRT1_SLW

; Rx_LCD_2
Rx_LCD_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rx_LCD_2__0__MASK EQU 0x10
Rx_LCD_2__0__PC EQU CYREG_PRT5_PC4
Rx_LCD_2__0__PORT EQU 5
Rx_LCD_2__0__SHIFT EQU 4
Rx_LCD_2__AG EQU CYREG_PRT5_AG
Rx_LCD_2__AMUX EQU CYREG_PRT5_AMUX
Rx_LCD_2__BIE EQU CYREG_PRT5_BIE
Rx_LCD_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_LCD_2__BYP EQU CYREG_PRT5_BYP
Rx_LCD_2__CTL EQU CYREG_PRT5_CTL
Rx_LCD_2__DM0 EQU CYREG_PRT5_DM0
Rx_LCD_2__DM1 EQU CYREG_PRT5_DM1
Rx_LCD_2__DM2 EQU CYREG_PRT5_DM2
Rx_LCD_2__DR EQU CYREG_PRT5_DR
Rx_LCD_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_LCD_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_LCD_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_LCD_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_LCD_2__MASK EQU 0x10
Rx_LCD_2__PORT EQU 5
Rx_LCD_2__PRT EQU CYREG_PRT5_PRT
Rx_LCD_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_LCD_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_LCD_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_LCD_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_LCD_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_LCD_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_LCD_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_LCD_2__PS EQU CYREG_PRT5_PS
Rx_LCD_2__SHIFT EQU 4
Rx_LCD_2__SLW EQU CYREG_PRT5_SLW

; Rx_Print
Rx_Print__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Rx_Print__0__MASK EQU 0x20
Rx_Print__0__PC EQU CYREG_IO_PC_PRT15_PC5
Rx_Print__0__PORT EQU 15
Rx_Print__0__SHIFT EQU 5
Rx_Print__AG EQU CYREG_PRT15_AG
Rx_Print__AMUX EQU CYREG_PRT15_AMUX
Rx_Print__BIE EQU CYREG_PRT15_BIE
Rx_Print__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_Print__BYP EQU CYREG_PRT15_BYP
Rx_Print__CTL EQU CYREG_PRT15_CTL
Rx_Print__DM0 EQU CYREG_PRT15_DM0
Rx_Print__DM1 EQU CYREG_PRT15_DM1
Rx_Print__DM2 EQU CYREG_PRT15_DM2
Rx_Print__DR EQU CYREG_PRT15_DR
Rx_Print__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_Print__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_Print__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_Print__MASK EQU 0x20
Rx_Print__PORT EQU 15
Rx_Print__PRT EQU CYREG_PRT15_PRT
Rx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_Print__PS EQU CYREG_PRT15_PS
Rx_Print__SHIFT EQU 5
Rx_Print__SLW EQU CYREG_PRT15_SLW

; Surtidor_BUART
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Surtidor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Surtidor_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Surtidor_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
Surtidor_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
Surtidor_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Surtidor_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
Surtidor_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
Surtidor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Surtidor_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Surtidor_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
Surtidor_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
Surtidor_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Surtidor_BUART_sRX_RxSts__2__MASK EQU 0x04
Surtidor_BUART_sRX_RxSts__2__POS EQU 2
Surtidor_BUART_sRX_RxSts__3__MASK EQU 0x08
Surtidor_BUART_sRX_RxSts__3__POS EQU 3
Surtidor_BUART_sRX_RxSts__4__MASK EQU 0x10
Surtidor_BUART_sRX_RxSts__4__POS EQU 4
Surtidor_BUART_sRX_RxSts__5__MASK EQU 0x20
Surtidor_BUART_sRX_RxSts__5__POS EQU 5
Surtidor_BUART_sRX_RxSts__MASK EQU 0x3C
Surtidor_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
Surtidor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Surtidor_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Surtidor_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Surtidor_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Surtidor_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
Surtidor_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
Surtidor_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Surtidor_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
Surtidor_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
Surtidor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Surtidor_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Surtidor_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
Surtidor_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
Surtidor_BUART_sTX_TxSts__0__MASK EQU 0x01
Surtidor_BUART_sTX_TxSts__0__POS EQU 0
Surtidor_BUART_sTX_TxSts__1__MASK EQU 0x02
Surtidor_BUART_sTX_TxSts__1__POS EQU 1
Surtidor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Surtidor_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Surtidor_BUART_sTX_TxSts__2__MASK EQU 0x04
Surtidor_BUART_sTX_TxSts__2__POS EQU 2
Surtidor_BUART_sTX_TxSts__3__MASK EQU 0x08
Surtidor_BUART_sTX_TxSts__3__POS EQU 3
Surtidor_BUART_sTX_TxSts__MASK EQU 0x0F
Surtidor_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
Surtidor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Surtidor_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

; Surtidor_RXInternalInterrupt
Surtidor_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Surtidor_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Surtidor_RXInternalInterrupt__INTC_MASK EQU 0x08
Surtidor_RXInternalInterrupt__INTC_NUMBER EQU 3
Surtidor_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Surtidor_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Surtidor_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Surtidor_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Tx_LCD_1
Tx_LCD_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_LCD_1__0__MASK EQU 0x80
Tx_LCD_1__0__PC EQU CYREG_PRT1_PC7
Tx_LCD_1__0__PORT EQU 1
Tx_LCD_1__0__SHIFT EQU 7
Tx_LCD_1__AG EQU CYREG_PRT1_AG
Tx_LCD_1__AMUX EQU CYREG_PRT1_AMUX
Tx_LCD_1__BIE EQU CYREG_PRT1_BIE
Tx_LCD_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_LCD_1__BYP EQU CYREG_PRT1_BYP
Tx_LCD_1__CTL EQU CYREG_PRT1_CTL
Tx_LCD_1__DM0 EQU CYREG_PRT1_DM0
Tx_LCD_1__DM1 EQU CYREG_PRT1_DM1
Tx_LCD_1__DM2 EQU CYREG_PRT1_DM2
Tx_LCD_1__DR EQU CYREG_PRT1_DR
Tx_LCD_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_LCD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_LCD_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_LCD_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_LCD_1__MASK EQU 0x80
Tx_LCD_1__PORT EQU 1
Tx_LCD_1__PRT EQU CYREG_PRT1_PRT
Tx_LCD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_LCD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_LCD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_LCD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_LCD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_LCD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_LCD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_LCD_1__PS EQU CYREG_PRT1_PS
Tx_LCD_1__SHIFT EQU 7
Tx_LCD_1__SLW EQU CYREG_PRT1_SLW

; Tx_LCD_2
Tx_LCD_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Tx_LCD_2__0__MASK EQU 0x20
Tx_LCD_2__0__PC EQU CYREG_PRT5_PC5
Tx_LCD_2__0__PORT EQU 5
Tx_LCD_2__0__SHIFT EQU 5
Tx_LCD_2__AG EQU CYREG_PRT5_AG
Tx_LCD_2__AMUX EQU CYREG_PRT5_AMUX
Tx_LCD_2__BIE EQU CYREG_PRT5_BIE
Tx_LCD_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_LCD_2__BYP EQU CYREG_PRT5_BYP
Tx_LCD_2__CTL EQU CYREG_PRT5_CTL
Tx_LCD_2__DM0 EQU CYREG_PRT5_DM0
Tx_LCD_2__DM1 EQU CYREG_PRT5_DM1
Tx_LCD_2__DM2 EQU CYREG_PRT5_DM2
Tx_LCD_2__DR EQU CYREG_PRT5_DR
Tx_LCD_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_LCD_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_LCD_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_LCD_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_LCD_2__MASK EQU 0x20
Tx_LCD_2__PORT EQU 5
Tx_LCD_2__PRT EQU CYREG_PRT5_PRT
Tx_LCD_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_LCD_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_LCD_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_LCD_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_LCD_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_LCD_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_LCD_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_LCD_2__PS EQU CYREG_PRT5_PS
Tx_LCD_2__SHIFT EQU 5
Tx_LCD_2__SLW EQU CYREG_PRT5_SLW

; Tx_Print
Tx_Print__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Tx_Print__0__MASK EQU 0x10
Tx_Print__0__PC EQU CYREG_IO_PC_PRT15_PC4
Tx_Print__0__PORT EQU 15
Tx_Print__0__SHIFT EQU 4
Tx_Print__AG EQU CYREG_PRT15_AG
Tx_Print__AMUX EQU CYREG_PRT15_AMUX
Tx_Print__BIE EQU CYREG_PRT15_BIE
Tx_Print__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_Print__BYP EQU CYREG_PRT15_BYP
Tx_Print__CTL EQU CYREG_PRT15_CTL
Tx_Print__DM0 EQU CYREG_PRT15_DM0
Tx_Print__DM1 EQU CYREG_PRT15_DM1
Tx_Print__DM2 EQU CYREG_PRT15_DM2
Tx_Print__DR EQU CYREG_PRT15_DR
Tx_Print__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_Print__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_Print__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_Print__MASK EQU 0x10
Tx_Print__PORT EQU 15
Tx_Print__PRT EQU CYREG_PRT15_PRT
Tx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_Print__PS EQU CYREG_PRT15_PS
Tx_Print__SHIFT EQU 4
Tx_Print__SLW EQU CYREG_PRT15_SLW

; Impresora_BUART
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Impresora_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Impresora_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Impresora_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Impresora_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
Impresora_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Impresora_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Impresora_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Impresora_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
Impresora_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
Impresora_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Impresora_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Impresora_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Impresora_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Impresora_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Impresora_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Impresora_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Impresora_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Impresora_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
Impresora_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
Impresora_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Impresora_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
Impresora_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
Impresora_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Impresora_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Impresora_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
Impresora_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
Impresora_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Impresora_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Impresora_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Impresora_BUART_sRX_RxSts__3__MASK EQU 0x08
Impresora_BUART_sRX_RxSts__3__POS EQU 3
Impresora_BUART_sRX_RxSts__4__MASK EQU 0x10
Impresora_BUART_sRX_RxSts__4__POS EQU 4
Impresora_BUART_sRX_RxSts__5__MASK EQU 0x20
Impresora_BUART_sRX_RxSts__5__POS EQU 5
Impresora_BUART_sRX_RxSts__MASK EQU 0x38
Impresora_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
Impresora_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Impresora_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
Impresora_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Impresora_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Impresora_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Impresora_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Impresora_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Impresora_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Impresora_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Impresora_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Impresora_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
Impresora_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
Impresora_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Impresora_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
Impresora_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
Impresora_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Impresora_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Impresora_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
Impresora_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
Impresora_BUART_sTX_TxSts__0__MASK EQU 0x01
Impresora_BUART_sTX_TxSts__0__POS EQU 0
Impresora_BUART_sTX_TxSts__1__MASK EQU 0x02
Impresora_BUART_sTX_TxSts__1__POS EQU 1
Impresora_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Impresora_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Impresora_BUART_sTX_TxSts__2__MASK EQU 0x04
Impresora_BUART_sTX_TxSts__2__POS EQU 2
Impresora_BUART_sTX_TxSts__3__MASK EQU 0x08
Impresora_BUART_sTX_TxSts__3__POS EQU 3
Impresora_BUART_sTX_TxSts__MASK EQU 0x0F
Impresora_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Impresora_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Impresora_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; Impresora_IntClock
Impresora_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Impresora_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Impresora_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Impresora_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Impresora_IntClock__INDEX EQU 0x02
Impresora_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Impresora_IntClock__PM_ACT_MSK EQU 0x04
Impresora_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Impresora_IntClock__PM_STBY_MSK EQU 0x04

; Impresora_RXInternalInterrupt
Impresora_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Impresora_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Impresora_RXInternalInterrupt__INTC_MASK EQU 0x01
Impresora_RXInternalInterrupt__INTC_NUMBER EQU 0
Impresora_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Impresora_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Impresora_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Impresora_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
