// Seed: 2101674393
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3
);
  parameter id_5 = !-1;
endmodule
module module_1 #(
    parameter id_5 = 32'd42
) (
    output tri1 id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 _id_5[id_5 : -1 'b0],
    input uwire id_6,
    output uwire id_7
);
  logic id_9;
  logic id_10;
  wire [1 : id_5] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_6
  );
endmodule
