/// Auto-generated register definitions for DCMI
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::dcmi {

// ============================================================================
// DCMI - Digital camera interface
// Base Address: 0x50050000
// ============================================================================

/// DCMI Register Structure
struct DCMI_Registers {
    /// control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// status register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// raw interrupt status register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RIS;

    /// interrupt enable register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IER;

    /// masked interrupt status register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MIS;

    /// interrupt clear register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ICR;

    /// embedded synchronization code register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ESCR;

    /// embedded synchronization unmask register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ESUR;

    /// crop window start
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CWSTRT;

    /// crop window size
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CWSIZE;

    /// data register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DR;
};

static_assert(sizeof(DCMI_Registers) >= 44, "DCMI_Registers size mismatch");

/// DCMI peripheral instance
inline DCMI_Registers* DCMI() {
    return reinterpret_cast<DCMI_Registers*>(0x50050000);
}

}  // namespace alloy::hal::st::stm32f4::dcmi
