#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 31 12:15:48 2021
# Process ID: 21872
# Current directory: C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.runs/synth_1
# Command line: vivado.exe -log topmodule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl
# Log file: C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.runs/synth_1/topmodule.vds
# Journal file: C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topmodule.tcl -notrace
Command: synth_design -top topmodule -part xc7a15ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20176
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmodule' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_rate' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/baud_rate.v:25]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate' (1#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/baud_rate.v:25]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:23]
	Parameter idle bound to: 3'b000 
	Parameter startbit bound to: 3'b001 
	Parameter databit bound to: 3'b010 
	Parameter paritybit bound to: 3'b011 
	Parameter stopbit bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'PISO' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PISO' (2#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6157] synthesizing module 'parity_gen' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'parity_gen' (3#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4x1' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/mux4x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1' (4#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/mux4x1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:40]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (5#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:23]
	Parameter idle bound to: 2'b00 
	Parameter data bound to: 2'b01 
	Parameter p_bit bound to: 2'b10 
	Parameter stp_bit bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'det_start' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/det_start.v:23]
INFO: [Synth 8-6155] done synthesizing module 'det_start' (6#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/det_start.v:23]
INFO: [Synth 8-6157] synthesizing module 'SIPO' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SIPO' (7#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'parity_check' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_check.v:23]
WARNING: [Synth 8-567] referenced signal 'pbit' should be on the sensitivity list [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_check.v:28]
INFO: [Synth 8-6155] done synthesizing module 'parity_check' (8#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopbit_check' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/stopbit_check.v:23]
WARNING: [Synth 8-567] referenced signal 'in' should be on the sensitivity list [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/stopbit_check.v:26]
INFO: [Synth 8-6155] done synthesizing module 'stopbit_check' (9#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/stopbit_check.v:23]
WARNING: [Synth 8-567] referenced signal 'sb_det' should be on the sensitivity list [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:39]
WARNING: [Synth 8-567] referenced signal 'pb_error' should be on the sensitivity list [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:39]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (10#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topmodule' (11#1) [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/topmodule.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_gen.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'tx_busy_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nstate_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nstate_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                startbit |                            00010 |                              001
                 databit |                            00100 |                              010
               paritybit |                            01000 |                              011
                 stopbit |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'one-hot' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nstate_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'start_b_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'stop_b_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'lddata_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'pbiterror_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_check.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'stperror_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/stopbit_check.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'par_ld_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'chk_stp_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'nstate_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[3] with 1st driver pin 't1/count_reg[3]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[3] with 2nd driver pin 't1/count_reg[3]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[2] with 1st driver pin 't1/count_reg[2]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[2] with 2nd driver pin 't1/count_reg[2]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[1] with 1st driver pin 't1/count_reg[1]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[1] with 2nd driver pin 't1/count_reg[1]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[0] with 1st driver pin 't1/count_reg[0]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin t1/count[0] with 2nd driver pin 't1/count_reg[0]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[3] with 1st driver pin 'r1/count_reg[3]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[3] with 2nd driver pin 'r1/count_reg[3]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:70]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[2] with 1st driver pin 'r1/count_reg[2]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[2] with 2nd driver pin 'r1/count_reg[2]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:70]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[1] with 1st driver pin 'r1/count_reg[1]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[1] with 2nd driver pin 'r1/count_reg[1]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:70]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[0] with 1st driver pin 'r1/count_reg[0]__0/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin r1/count[0] with 2nd driver pin 'r1/count_reg[0]/Q' [C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v:70]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT2   |    39|
|5     |LUT3   |     9|
|6     |LUT4   |    13|
|7     |LUT5   |    12|
|8     |LUT6   |     6|
|9     |FDCE   |    34|
|10    |FDPE   |     2|
|11    |FDRE   |    24|
|12    |LD     |    26|
|13    |IBUF   |    13|
|14    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   204|
|2     |  bdr1   |baud_rate     |    77|
|3     |  r1     |receiver      |    42|
|4     |    c1   |stopbit_check |     1|
|5     |    d1   |det_start     |     2|
|6     |    p1   |parity_check  |     2|
|7     |    s1   |SIPO          |    10|
|8     |  t1     |transmitter   |    60|
|9     |    p    |parity_gen    |     4|
|10    |    p1   |PISO          |    17|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1088.949 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1088.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 25 instances
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 22 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1162.746 ; gain = 73.797
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.runs/synth_1/topmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topmodule_utilization_synth.rpt -pb topmodule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 31 12:16:32 2021...
