Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 31 11:50:35 2024
| Host         : cadlab-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  497         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (497)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1162)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (497)
--------------------------
 There are 497 register/latch pins with no clock driven by root clock pin: clkGen/clkTog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1162)
---------------------------------------------------
 There are 1162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.288        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.288        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.314    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.314    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.718ns (32.307%)  route 1.504ns (67.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.314    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.217    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y45         FDRE (Setup_fdre_C_R)       -0.429    14.627    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.217    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y45         FDRE (Setup_fdre_C_R)       -0.429    14.627    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.718ns (33.784%)  route 1.407ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.911     6.421    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.720 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.217    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y45         FDRE (Setup_fdre_C_R)       -0.429    14.627    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.842ns (40.144%)  route 1.255ns (59.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     5.510 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.912     6.422    clkGen/clkDividerCtr[2]
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.721 r  clkGen/clkTog/O
                         net (fo=1, routed)           0.343     7.065    clkGen/clkTog_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.189 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     7.189    clkGen/clkTog_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029    15.060    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.871    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           1.284     6.831    clkGen/clkDividerCtr[3]
    SLICE_X48Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.955 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.955    clkGen/data0[3]
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.029    15.085    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.608ns (32.134%)  route 1.284ns (67.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           1.284     6.831    clkGen/clkDividerCtr[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.983 r  clkGen/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.983    clkGen/data0[4]
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.075    15.131    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.832%)  route 1.242ns (68.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.570     5.091    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.242     6.789    clkGen/clkDividerCtr[1]
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.913 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.913    clkGen/data0[1]
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.451    14.792    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y45         FDRE (Setup_fdre_C_D)        0.029    15.085    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  8.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.109     1.699    clkGen/clkDividerCtr[3]
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.744    clkGen/clkTog_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  clkGen/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.089     1.666    clkGen/clkDividerCtr[4]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.099     1.765 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.765    clkGen/data0[5]
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     1.541    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.856%)  route 0.175ns (43.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.175     1.752    clkGen/clkDividerCtr[2]
    SLICE_X48Y45         LUT3 (Prop_lut3_I2_O)        0.102     1.854 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    clkGen/data0[2]
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.107     1.556    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.183ns (43.516%)  route 0.238ns (56.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.828    clkGen/clkDividerCtr[1]
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.042     1.870 r  clkGen/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    clkGen/data0[4]
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.107     1.572    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.916%)  route 0.238ns (56.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.828    clkGen/clkDividerCtr[1]
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.873 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    clkGen/data0[3]
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091     1.556    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.834    clkGen/clkDividerCtr[0]
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    clkGen/data0[1]
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.091     1.540    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 f  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.248     1.838    clkGen/clkDividerCtr[0]
    SLICE_X48Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  clkGen/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    clkGen/clkDividerCtr[0]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.092     1.541    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.953%)  route 0.362ns (66.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.165     1.755    clkGen/clkDividerCtr[0]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.997    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X48Y46         FDRE (Hold_fdre_C_R)        -0.018     1.447    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.953%)  route 0.362ns (66.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.165     1.755    clkGen/clkDividerCtr[0]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.997    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X48Y46         FDRE (Hold_fdre_C_R)        -0.018     1.447    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.953%)  route 0.362ns (66.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.566     1.449    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.165     1.755    clkGen/clkDividerCtr[0]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.997    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.836     1.963    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X48Y46         FDRE (Hold_fdre_C_R)        -0.018     1.447    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExtPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkExtPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   clkGen/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   clkGen/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   clkGen/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   clkGen/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   clkGen/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   clkGen/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   clkGen/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clkGen/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1163 Endpoints
Min Delay          1163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toNum/intData_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.729ns  (logic 5.980ns (33.730%)  route 11.749ns (66.270%))
  Logic Levels:           20  (CARRY4=9 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  toNum/intData_reg[11]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[11]/Q
                         net (fo=58, routed)          3.003     3.521    toNum/intData_reg_n_0_[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  toNum/dig[1]_i_62/O
                         net (fo=1, routed)           0.000     3.645    toNum/dig[1]_i_62_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.046 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001     4.046    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.268 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.151     5.420    toNum/dig_reg[1]_i_28_n_7
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.327     5.747 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.716    toNum/dig[1]_i_48_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326     7.042 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.042    toNum/dig[1]_i_24_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.443 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    toNum/dig_reg[1]_i_10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.557    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  toNum/dig_reg[3]_i_5/O[3]
                         net (fo=10, routed)          1.618     9.488    toNum_n_17
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.306     9.794 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.786    10.580    dig[0]_i_65_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.965 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.965    dig_reg[0]_i_41_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.299 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.869    12.168    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.303    12.471 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    12.471    toNum/dig[0]_i_40_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.003 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.003    toNum/dig_reg[0]_i_18_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.274 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.796    14.071    toNum/dig_reg[0]_i_10_n_3
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.399    14.470 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.661    15.131    toNum/dig[2]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.332    15.463 r  toNum/dig[3]_i_8/O
                         net (fo=1, routed)           0.813    16.275    toNum/dig[3]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    16.399 r  toNum/dig[3]_i_3/O
                         net (fo=1, routed)           0.539    16.938    toNum/dig[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.062 r  toNum/dig[3]_i_2/O
                         net (fo=1, routed)           0.543    17.605    toNum/dig[3]_i_2_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124    17.729 r  toNum/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    17.729    toNum/dig[3]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  toNum/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.949ns  (logic 5.756ns (33.961%)  route 11.193ns (66.039%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          2.818     3.237    toAns/intData_reg_n_0_[8]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.299     3.536 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.536    toAns/dig[1]_i_65__0_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.049 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.049    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.364 r  toAns/dig_reg[1]_i_28__0/O[3]
                         net (fo=4, routed)           1.371     5.734    toAns/dig_reg[1]_i_28__0_n_4
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.307     6.041 r  toAns/dig[1]_i_11__0/O
                         net (fo=2, routed)           0.970     7.011    toAns/dig[1]_i_11__0_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.135 r  toAns/dig[1]_i_15__0/O
                         net (fo=1, routed)           0.000     7.135    toAns/dig[1]_i_15__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.536 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  toAns/dig_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    toAns/dig_reg[3]_i_5__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  toAns/dig_reg[0]_i_50__0/O[1]
                         net (fo=8, routed)           0.995     8.980    toAns_n_60
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.303     9.283 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.642     9.924    dig[0]_i_44__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.520 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.007    11.527    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.306    11.833 r  toAns/dig[0]_i_38__0/O
                         net (fo=1, routed)           0.000    11.833    toAns/dig[0]_i_38__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.213 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.467 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.602    13.069    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y44         LUT5 (Prop_lut5_I3_O)        0.393    13.462 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           0.837    14.300    toAns/dig[2]_i_6__0_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I5_O)        0.326    14.626 r  toAns/dig[3]_i_8__0/O
                         net (fo=1, routed)           0.518    15.144    toAns/dig[3]_i_8__0_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  toAns/dig[3]_i_3__0/O
                         net (fo=1, routed)           1.028    16.296    toAns/dig[3]_i_3__0_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.420 r  toAns/dig[3]_i_2__0/O
                         net (fo=1, routed)           0.405    16.825    toAns/dig[3]_i_2__0_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    16.949 r  toAns/dig[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.949    toAns/dig[3]_i_1__0_n_0
    SLICE_X11Y45         FDRE                                         r  toAns/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.820ns  (logic 5.732ns (34.078%)  route 11.088ns (65.922%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  toNum/intData_reg[11]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[11]/Q
                         net (fo=58, routed)          3.003     3.521    toNum/intData_reg_n_0_[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  toNum/dig[1]_i_62/O
                         net (fo=1, routed)           0.000     3.645    toNum/dig[1]_i_62_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.046 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001     4.046    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.268 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.151     5.420    toNum/dig_reg[1]_i_28_n_7
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.327     5.747 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.716    toNum/dig[1]_i_48_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326     7.042 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.042    toNum/dig[1]_i_24_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.443 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    toNum/dig_reg[1]_i_10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.557    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  toNum/dig_reg[3]_i_5/O[3]
                         net (fo=10, routed)          1.618     9.488    toNum_n_17
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.306     9.794 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.786    10.580    dig[0]_i_65_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.965 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.965    dig_reg[0]_i_41_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.299 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.869    12.168    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.303    12.471 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    12.471    toNum/dig[0]_i_40_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.003 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.003    toNum/dig_reg[0]_i_18_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.274 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.796    14.071    toNum/dig_reg[0]_i_10_n_3
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.399    14.470 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           1.004    15.474    toNum/dig[2]_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.332    15.806 r  toNum/dig[2]_i_2/O
                         net (fo=1, routed)           0.890    16.696    toNum/dig[2]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.124    16.820 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    16.820    toNum/dig[2]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.067ns  (logic 5.726ns (35.638%)  route 10.341ns (64.362%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  toNum/intData_reg[11]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[11]/Q
                         net (fo=58, routed)          3.003     3.521    toNum/intData_reg_n_0_[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  toNum/dig[1]_i_62/O
                         net (fo=1, routed)           0.000     3.645    toNum/dig[1]_i_62_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.046 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001     4.046    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.268 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.151     5.420    toNum/dig_reg[1]_i_28_n_7
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.327     5.747 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.716    toNum/dig[1]_i_48_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326     7.042 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.042    toNum/dig[1]_i_24_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.443 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    toNum/dig_reg[1]_i_10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.557    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  toNum/dig_reg[3]_i_5/O[3]
                         net (fo=10, routed)          1.618     9.488    toNum_n_17
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.306     9.794 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.786    10.580    dig[0]_i_65_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.965 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.965    dig_reg[0]_i_41_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.299 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.869    12.168    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.303    12.471 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    12.471    toNum/dig[0]_i_40_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.003 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.003    toNum/dig_reg[0]_i_18_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.274 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.798    14.073    toNum/dig_reg[0]_i_10_n_3
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.399    14.472 r  toNum/dig[0]_i_9/O
                         net (fo=1, routed)           0.566    15.038    toNum/dig[0]_i_9_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.326    15.364 r  toNum/dig[0]_i_2/O
                         net (fo=1, routed)           0.579    15.943    toNum/dig[0]_i_2_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124    16.067 r  toNum/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    16.067    toNum/dig[0]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  toNum/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.774ns  (logic 5.498ns (34.855%)  route 10.276ns (65.145%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  toNum/intData_reg[11]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[11]/Q
                         net (fo=58, routed)          3.003     3.521    toNum/intData_reg_n_0_[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  toNum/dig[1]_i_62/O
                         net (fo=1, routed)           0.000     3.645    toNum/dig[1]_i_62_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.046 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001     4.046    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.268 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.151     5.420    toNum/dig_reg[1]_i_28_n_7
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.327     5.747 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.716    toNum/dig[1]_i_48_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326     7.042 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.042    toNum/dig[1]_i_24_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.443 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    toNum/dig_reg[1]_i_10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.557    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  toNum/dig_reg[3]_i_5/O[3]
                         net (fo=10, routed)          1.618     9.488    toNum_n_17
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.306     9.794 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.786    10.580    dig[0]_i_65_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.965 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.965    dig_reg[0]_i_41_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.299 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.869    12.168    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.303    12.471 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    12.471    toNum/dig[0]_i_40_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.003 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.003    toNum/dig_reg[0]_i_18_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.274 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.796    14.071    toNum/dig_reg[0]_i_10_n_3
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.373    14.444 f  toNum/dig[1]_i_5/O
                         net (fo=2, routed)           0.931    15.375    toNum/dig[1]_i_5_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  toNum/dig[1]_i_2/O
                         net (fo=1, routed)           0.151    15.650    toNum/dig[1]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.124    15.774 r  toNum/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    15.774    toNum/dig[1]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  toNum/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.639ns  (logic 5.506ns (35.206%)  route 10.133ns (64.794%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          2.818     3.237    toAns/intData_reg_n_0_[8]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.299     3.536 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.536    toAns/dig[1]_i_65__0_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.049 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.049    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.364 r  toAns/dig_reg[1]_i_28__0/O[3]
                         net (fo=4, routed)           1.371     5.734    toAns/dig_reg[1]_i_28__0_n_4
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.307     6.041 r  toAns/dig[1]_i_11__0/O
                         net (fo=2, routed)           0.970     7.011    toAns/dig[1]_i_11__0_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.135 r  toAns/dig[1]_i_15__0/O
                         net (fo=1, routed)           0.000     7.135    toAns/dig[1]_i_15__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.536 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  toAns/dig_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    toAns/dig_reg[3]_i_5__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  toAns/dig_reg[0]_i_50__0/O[1]
                         net (fo=8, routed)           0.995     8.980    toAns_n_60
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.303     9.283 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.642     9.924    dig[0]_i_44__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.520 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.007    11.527    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.306    11.833 r  toAns/dig[0]_i_38__0/O
                         net (fo=1, routed)           0.000    11.833    toAns/dig[0]_i_38__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.213 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.467 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.830    13.297    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X10Y44         LUT5 (Prop_lut5_I2_O)        0.389    13.686 r  toAns/dig[0]_i_9__0/O
                         net (fo=1, routed)           0.668    14.354    toAns/dig[0]_i_9__0_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.328    14.682 r  toAns/dig[0]_i_2__0/O
                         net (fo=1, routed)           0.833    15.515    toAns/dig[0]_i_2__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  toAns/dig[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.639    toAns/dig[0]_i_1__0_n_0
    SLICE_X10Y45         FDRE                                         r  toAns/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.455ns  (logic 4.743ns (30.689%)  route 10.712ns (69.311%))
  Logic Levels:           15  (CARRY4=5 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          3.511     3.967    toAns/intData_reg_n_0_[9]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.091 r  toAns/intData[2]_i_64__0/O
                         net (fo=1, routed)           0.000     4.091    toAns/intData[2]_i_64__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.624 r  toAns/intData_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.624    toAns/intData_reg[2]_i_45_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.947 r  toAns/intData_reg[2]_i_32/O[1]
                         net (fo=4, routed)           0.874     5.821    toAns/intData_reg[2]_i_32_n_6
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.332     6.153 r  toAns/intData[2]_i_37__0/O
                         net (fo=1, routed)           0.810     6.963    toAns/intData[2]_i_37__0_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     7.291 r  toAns/intData[2]_i_22__0/O
                         net (fo=1, routed)           0.000     7.291    toAns/intData[2]_i_22__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.838 r  toAns/intData_reg[2]_i_13/O[2]
                         net (fo=5, routed)           1.321     9.159    toAns_n_53
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.302     9.461 r  intData[6]_i_17__0/O
                         net (fo=1, routed)           0.000     9.461    intData[6]_i_17__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.713 r  intData_reg[6]_i_12__0/O[0]
                         net (fo=1, routed)           1.009    10.722    toAns/intData_reg[6]_i_5__0_0[0]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.295    11.017 r  toAns/intData[6]_i_10__0/O
                         net (fo=1, routed)           0.000    11.017    toAns/intData[6]_i_10__0_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.595 f  toAns/intData_reg[6]_i_5__0/O[2]
                         net (fo=6, routed)           0.863    12.458    toAns/intData_reg[6]_i_5__0_n_5
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.301    12.759 r  toAns/intData[5]_i_6__0/O
                         net (fo=1, routed)           0.796    13.556    toAns/intData[5]_i_6__0_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.680 r  toAns/intData[5]_i_5__0/O
                         net (fo=1, routed)           1.074    14.754    toAns/intData[5]_i_5__0_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I0_O)        0.124    14.878 r  toAns/intData[5]_i_3__0/O
                         net (fo=1, routed)           0.453    15.331    toAns/intData[5]_i_3__0_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.124    15.455 r  toAns/intData[5]_i_1__0/O
                         net (fo=1, routed)           0.000    15.455    toAns/intData[5]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  toAns/intData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.286ns  (logic 5.508ns (36.033%)  route 9.778ns (63.967%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          2.818     3.237    toAns/intData_reg_n_0_[8]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.299     3.536 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.536    toAns/dig[1]_i_65__0_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.049 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.049    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.364 r  toAns/dig_reg[1]_i_28__0/O[3]
                         net (fo=4, routed)           1.371     5.734    toAns/dig_reg[1]_i_28__0_n_4
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.307     6.041 r  toAns/dig[1]_i_11__0/O
                         net (fo=2, routed)           0.970     7.011    toAns/dig[1]_i_11__0_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.135 r  toAns/dig[1]_i_15__0/O
                         net (fo=1, routed)           0.000     7.135    toAns/dig[1]_i_15__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.536 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  toAns/dig_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    toAns/dig_reg[3]_i_5__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  toAns/dig_reg[0]_i_50__0/O[1]
                         net (fo=8, routed)           0.995     8.980    toAns_n_60
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.303     9.283 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.642     9.924    dig[0]_i_44__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.520 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.007    11.527    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.306    11.833 r  toAns/dig[0]_i_38__0/O
                         net (fo=1, routed)           0.000    11.833    toAns/dig[0]_i_38__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.213 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.467 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.602    13.069    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y44         LUT5 (Prop_lut5_I3_O)        0.393    13.462 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           0.704    14.166    toAns/dig[2]_i_6__0_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.326    14.492 r  toAns/dig[2]_i_2__0/O
                         net (fo=1, routed)           0.670    15.162    toAns/dig[2]_i_2__0_n_0
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.286 r  toAns/dig[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.286    toAns/dig[2]_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         r  toAns/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.841ns  (logic 5.280ns (35.577%)  route 9.561ns (64.423%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          2.818     3.237    toAns/intData_reg_n_0_[8]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.299     3.536 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.536    toAns/dig[1]_i_65__0_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.049 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.049    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.364 r  toAns/dig_reg[1]_i_28__0/O[3]
                         net (fo=4, routed)           1.371     5.734    toAns/dig_reg[1]_i_28__0_n_4
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.307     6.041 r  toAns/dig[1]_i_11__0/O
                         net (fo=2, routed)           0.970     7.011    toAns/dig[1]_i_11__0_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.135 r  toAns/dig[1]_i_15__0/O
                         net (fo=1, routed)           0.000     7.135    toAns/dig[1]_i_15__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.536 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  toAns/dig_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    toAns/dig_reg[3]_i_5__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  toAns/dig_reg[0]_i_50__0/O[1]
                         net (fo=8, routed)           0.995     8.980    toAns_n_60
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.303     9.283 r  dig[0]_i_44__0/O
                         net (fo=1, routed)           0.642     9.924    dig[0]_i_44__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.520 r  dig_reg[0]_i_21__0/O[3]
                         net (fo=3, routed)           1.007    11.527    toAns/dig_reg[0]_i_18__0_0[3]
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.306    11.833 r  toAns/dig[0]_i_38__0/O
                         net (fo=1, routed)           0.000    11.833    toAns/dig[0]_i_38__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.213 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.467 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.602    13.069    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y44         LUT4 (Prop_lut4_I0_O)        0.367    13.436 f  toAns/dig[1]_i_5__0/O
                         net (fo=2, routed)           0.854    14.290    toAns/dig[1]_i_5__0_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  toAns/dig[1]_i_2__0/O
                         net (fo=1, routed)           0.303    14.717    toAns/dig[1]_i_2__0_n_0
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.841 r  toAns/dig[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.841    toAns/dig[1]_i_1__0_n_0
    SLICE_X10Y45         FDRE                                         r  toAns/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.732ns  (logic 4.690ns (31.835%)  route 10.042ns (68.165%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  toAns/intData_reg[9]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[9]/Q
                         net (fo=57, routed)          3.511     3.967    toAns/intData_reg_n_0_[9]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.091 r  toAns/intData[2]_i_64__0/O
                         net (fo=1, routed)           0.000     4.091    toAns/intData[2]_i_64__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.624 r  toAns/intData_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.624    toAns/intData_reg[2]_i_45_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.947 r  toAns/intData_reg[2]_i_32/O[1]
                         net (fo=4, routed)           0.874     5.821    toAns/intData_reg[2]_i_32_n_6
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.332     6.153 r  toAns/intData[2]_i_37__0/O
                         net (fo=1, routed)           0.810     6.963    toAns/intData[2]_i_37__0_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     7.291 r  toAns/intData[2]_i_22__0/O
                         net (fo=1, routed)           0.000     7.291    toAns/intData[2]_i_22__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.838 r  toAns/intData_reg[2]_i_13/O[2]
                         net (fo=5, routed)           1.321     9.159    toAns_n_53
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.302     9.461 r  intData[6]_i_17__0/O
                         net (fo=1, routed)           0.000     9.461    intData[6]_i_17__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.713 r  intData_reg[6]_i_12__0/O[0]
                         net (fo=1, routed)           1.009    10.722    toAns/intData_reg[6]_i_5__0_0[0]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.295    11.017 r  toAns/intData[6]_i_10__0/O
                         net (fo=1, routed)           0.000    11.017    toAns/intData[6]_i_10__0_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.660 f  toAns/intData_reg[6]_i_5__0/O[3]
                         net (fo=5, routed)           0.674    12.334    toAns/intData_reg[6]_i_5__0_n_4
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.307    12.641 r  toAns/intData[3]_i_15__0/O
                         net (fo=1, routed)           1.116    13.757    toAns/intData[3]_i_15__0_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  toAns/intData[3]_i_5__0/O
                         net (fo=1, routed)           0.727    14.608    toAns/intData[3]_i_5__0_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.732 r  toAns/intData[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.732    toAns/intData[3]_i_1__0_n_0
    SLICE_X8Y38          FDRE                                         r  toAns/intData_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/FSM_onehot_cs_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.057%)  route 0.102ns (41.943%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[5]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/FSM_onehot_cs_reg[5]/Q
                         net (fo=14, routed)          0.102     0.243    rec/convert
    SLICE_X0Y31          FDRE                                         r  rec/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/tr/intData_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/tr/intData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  transmitter/tr/intData_reg[1]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/tr/intData_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    transmitter/tr/intData_reg_n_0_[1]
    SLICE_X2Y64          FDRE                                         r  transmitter/tr/intData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE                         0.000     0.000 r  toNum/intReg_reg[4][1]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  toNum/intReg_reg[4][1]/Q
                         net (fo=1, routed)           0.049     0.213    transmitter/toOout/intReg_reg[4][5]_0[1]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.045     0.258 r  transmitter/toOout/intReg[4][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.258    transmitter/toOout/intReg[4][1]_i_1__1_n_0
    SLICE_X7Y62          FDRE                                         r  transmitter/toOout/intReg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[4][5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            transmitter/toOout/intReg_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDSE                         0.000     0.000 r  toNum/intReg_reg[4][5]/C
    SLICE_X6Y63          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  toNum/intReg_reg[4][5]/Q
                         net (fo=1, routed)           0.049     0.213    transmitter/toOout/intReg_reg[4][5]_0[5]
    SLICE_X7Y63          LUT4 (Prop_lut4_I2_O)        0.045     0.258 r  transmitter/toOout/intReg[4][5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.258    transmitter/toOout/intReg[4][5]_i_1__0_n_0
    SLICE_X7Y63          FDRE                                         r  transmitter/toOout/intReg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/FSM_onehot_cs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[2]/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/FSM_onehot_cs_reg[2]/Q
                         net (fo=3, routed)           0.124     0.265    rec/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X1Y33          FDRE                                         r  rec/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/intData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/intData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.022%)  route 0.125ns (46.978%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  rec/intData_reg[3]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/intData_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    rec/intData[3]
    SLICE_X3Y32          FDRE                                         r  rec/intData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE                         0.000     0.000 r  toNum/intReg_reg[0][1]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toNum/intReg_reg[0][1]/Q
                         net (fo=1, routed)           0.086     0.227    transmitter/toOout/intReg_reg[0][5]_0[1]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.045     0.272 r  transmitter/toOout/intReg[0][1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.272    transmitter/toOout/intReg[0][1]_i_1__2_n_0
    SLICE_X5Y59          FDRE                                         r  transmitter/toOout/intReg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/numReg_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.665%)  route 0.146ns (53.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  rec/intData_reg[6]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rec/intData_reg[6]/Q
                         net (fo=13, routed)          0.146     0.274    rec/intData[6]
    SLICE_X2Y31          FDRE                                         r  rec/numReg_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/bitCtr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[3]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/FSM_onehot_cs_reg[3]/Q
                         net (fo=10, routed)          0.135     0.276    rec/shiftEn
    SLICE_X1Y34          FDRE                                         r  rec/bitCtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/bitCtr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[3]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/FSM_onehot_cs_reg[3]/Q
                         net (fo=10, routed)          0.135     0.276    rec/shiftEn
    SLICE_X1Y34          FDRE                                         r  rec/bitCtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------





