0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sim_1/imports/lab6_files/ALU_test.v,1744209189,verilog,,,,ALU_test,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/lab6_files/bad_ALU.v,1744127484,verilog,,C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sim_1/imports/lab6_files/ALU_test.v,,bad_ALU,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/ALU.v,1744213011,verilog,,C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder1Bit.v,,ALU,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder1Bit.v,1743939460,verilog,,C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder32Bit.v,,Adder1Bit,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder32Bit.v,1744209384,verilog,,C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder4Bit.v,,Adder32Bit,,,,,,,,
C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sources_1/imports/new/Adder4Bit.v,1744209638,verilog,,C:/Users/whofm/Documents/GitHub/DDCA_Lab_Files/Lab6/Lab6.srcs/sim_1/imports/lab6_files/ALU_test.v,,Adder4Bit,,,,,,,,
