### Yosys taargetting Xilinx
read_verilog ../../../source/fir_pe.v
read_verilog ../../fir_pe_wrapper.v

hierarchy -check -top fir_pe_wrapper
synth_xilinx -top fir_pe_wrapper -family xc7 -flatten

write_verilog  fir_pe_wrapper.v
stat
