

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'
================================================================
* Date:           Mon Feb 23 22:02:36 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    402|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    402|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_258_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln46_2_fu_374_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln46_3_fu_490_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln46_fu_142_p2        |         +|   0|  0|  15|           8|           8|
    |and_ln46_2_fu_248_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln46_4_fu_364_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln46_6_fu_480_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_132_p2        |       and|   0|  0|   2|           1|           1|
    |empty_31_fu_300_p2        |       and|   0|  0|   2|           1|           1|
    |empty_32_fu_416_p2        |       and|   0|  0|   2|           1|           1|
    |empty_33_fu_532_p2        |       and|   0|  0|   2|           1|           1|
    |empty_fu_184_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_1_fu_190_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_2_fu_306_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_3_fu_422_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_74_p2        |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln46_1_fu_274_p2     |      icmp|   0|  0|  14|           6|           1|
    |icmp_ln46_2_fu_390_p2     |      icmp|   0|  0|  14|           6|           1|
    |icmp_ln46_3_fu_506_p2     |      icmp|   0|  0|  14|           6|           1|
    |icmp_ln46_fu_158_p2       |      icmp|   0|  0|  14|           6|           1|
    |and_ln46_1_fu_178_p2      |        or|   0|  0|   2|           1|           1|
    |and_ln46_3_fu_294_p2      |        or|   0|  0|   2|           1|           1|
    |and_ln46_5_fu_410_p2      |        or|   0|  0|   2|           1|           1|
    |and_ln46_7_fu_526_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_10_fu_664_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_11_fu_673_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_1_fu_538_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_2_fu_547_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_3_fu_242_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_4_fu_580_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_5_fu_589_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_6_fu_358_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_7_fu_622_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_8_fu_631_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_9_fu_474_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_126_p2         |        or|   0|  0|   2|           1|           1|
    |res_0_0_fu_573_p3         |    select|   0|  0|   8|           1|           8|
    |res_1_0_fu_615_p3         |    select|   0|  0|   8|           1|           8|
    |res_2_0_fu_657_p3         |    select|   0|  0|   8|           1|           8|
    |res_3_0_fu_699_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln46_10_fu_684_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_11_fu_692_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_1_fu_558_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_2_fu_566_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_3_fu_594_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln46_4_fu_600_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_5_fu_608_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_6_fu_636_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln46_7_fu_642_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_8_fu_650_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln46_9_fu_678_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln46_fu_552_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_16_fu_404_p2      |       xor|   0|  0|   2|           1|           2|
    |not_tmp_23_fu_520_p2      |       xor|   0|  0|   2|           1|           2|
    |not_tmp_3_fu_172_p2       |       xor|   0|  0|   2|           1|           2|
    |not_tmp_s_fu_288_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_1_fu_584_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_2_fu_626_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_3_fu_668_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_fu_542_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 402|         169|         182|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln46_1_reg_766       |  8|   0|    8|          0|
    |add_ln46_2_reg_790       |  8|   0|    8|          0|
    |add_ln46_3_reg_814       |  8|   0|    8|          0|
    |add_ln46_reg_742         |  8|   0|    8|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_31_reg_772         |  1|   0|    1|          0|
    |empty_32_reg_796         |  1|   0|    1|          0|
    |empty_33_reg_820         |  1|   0|    1|          0|
    |empty_reg_748            |  1|   0|    1|          0|
    |icmp_ln45_1_reg_754      |  1|   0|    1|          0|
    |icmp_ln45_2_reg_778      |  1|   0|    1|          0|
    |icmp_ln45_3_reg_802      |  1|   0|    1|          0|
    |icmp_ln45_reg_730        |  1|   0|    1|          0|
    |tmp_11_reg_783           |  1|   0|    1|          0|
    |tmp_17_reg_807           |  1|   0|    1|          0|
    |tmp_5_reg_759            |  1|   0|    1|          0|
    |tmp_reg_735              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 46|   0|   46|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                               data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                               data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                               data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                               data_3_val|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.07ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_0_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 10 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln46 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 11 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_3, i1 %trunc_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46 = add i8 %trunc_ln, i8 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'add' 'add_ln46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln46 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'xor' 'not_tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_1 = or i1 %tmp_4, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'or' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46, i1 %and_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%icmp_ln45_1 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_1_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_4 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'trunc' 'trunc_ln46_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%or_ln46_3 = or i1 %tmp_8, i1 %trunc_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%and_ln46_2 = and i1 %or_ln46_3, i1 %tmp_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%zext_ln46_1 = zext i1 %and_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_1 = add i8 %trunc_ln46_1, i8 %zext_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%icmp_ln46_1 = icmp_eq  i6 %tmp_9, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_1, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%not_tmp_s = xor i1 %tmp_7, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'xor' 'not_tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%and_ln46_3 = or i1 %tmp_10, i1 %not_tmp_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'or' 'and_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_31 = and i1 %icmp_ln46_1, i1 %and_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'and' 'empty_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.07ns)   --->   "%icmp_ln45_2 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_2_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_5 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'trunc' 'trunc_ln46_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%or_ln46_6 = or i1 %tmp_14, i1 %trunc_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'or' 'or_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%and_ln46_4 = and i1 %or_ln46_6, i1 %tmp_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%zext_ln46_2 = zext i1 %and_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_2 = add i8 %trunc_ln46_2, i8 %zext_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln46_2 = icmp_eq  i6 %tmp_15, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_2, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%not_tmp_16 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'xor' 'not_tmp_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%and_ln46_5 = or i1 %tmp_16, i1 %not_tmp_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'or' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_32 = and i1 %icmp_ln46_2, i1 %and_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'and' 'empty_32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.07ns)   --->   "%icmp_ln45_3 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_3_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'partselect' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_6 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'trunc' 'trunc_ln46_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%or_ln46_9 = or i1 %tmp_20, i1 %trunc_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'or' 'or_ln46_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%and_ln46_6 = and i1 %or_ln46_9, i1 %tmp_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'and' 'and_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%zext_ln46_3 = zext i1 %and_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_3 = add i8 %trunc_ln46_3, i8 %zext_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.82ns)   --->   "%icmp_ln46_3 = icmp_eq  i6 %tmp_21, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_3, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%not_tmp_23 = xor i1 %tmp_19, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'xor' 'not_tmp_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%and_ln46_7 = or i1 %tmp_22, i1 %not_tmp_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'or' 'and_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_33 = and i1 %icmp_ln46_3, i1 %and_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'and' 'empty_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 75 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'or' 'or_ln46_1' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_2 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'or' 'or_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %tmp, i8 0, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 79 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %or_ln46_1, i8 %select_ln46, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'select' 'select_ln46_1' <Predicate = (icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_2 = select i1 %or_ln46_2, i8 %select_ln46_1, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'select' 'select_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i8 %select_ln46_2, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 82 'select' 'res_0_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%or_ln46_4 = or i1 %empty_31, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'or' 'or_ln46_4' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_1 = xor i1 %empty_31, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'xor' 'xor_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_5 = or i1 %tmp_5, i1 %xor_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'or' 'or_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%select_ln46_3 = select i1 %tmp_5, i8 0, i8 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'select' 'select_ln46_3' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_4 = select i1 %or_ln46_4, i8 %select_ln46_3, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'select' 'select_ln46_4' <Predicate = (icmp_ln45_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_5 = select i1 %or_ln46_5, i8 %select_ln46_4, i8 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'select' 'select_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_1, i8 %select_ln46_5, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 89 'select' 'res_1_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%or_ln46_7 = or i1 %empty_32, i1 %tmp_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'or' 'or_ln46_7' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%xor_ln46_2 = xor i1 %empty_32, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'xor' 'xor_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_8 = or i1 %tmp_11, i1 %xor_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'or' 'or_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%select_ln46_6 = select i1 %tmp_11, i8 0, i8 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'select' 'select_ln46_6' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_7 = select i1 %or_ln46_7, i8 %select_ln46_6, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'select' 'select_ln46_7' <Predicate = (icmp_ln45_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_8 = select i1 %or_ln46_8, i8 %select_ln46_7, i8 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'select' 'select_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_2, i8 %select_ln46_8, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 96 'select' 'res_2_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%or_ln46_10 = or i1 %empty_33, i1 %tmp_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'or' 'or_ln46_10' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%xor_ln46_3 = xor i1 %empty_33, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'xor' 'xor_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_11 = or i1 %tmp_17, i1 %xor_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'or' 'or_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%select_ln46_9 = select i1 %tmp_17, i8 0, i8 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'select' 'select_ln46_9' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_10 = select i1 %or_ln46_10, i8 %select_ln46_9, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'select' 'select_ln46_10' <Predicate = (icmp_ln45_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_11 = select i1 %or_ln46_11, i8 %select_ln46_10, i8 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'select' 'select_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_3, i8 %select_ln46_11, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 103 'select' 'res_3_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i8 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i8 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32 %mrv_1, i8 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32 %mrv_2, i8 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i32 %mrv_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_val_read   (read        ) [ 000]
data_2_val_read   (read        ) [ 000]
data_1_val_read   (read        ) [ 000]
data_0_val_read   (read        ) [ 000]
icmp_ln45         (icmp        ) [ 011]
tmp               (bitselect   ) [ 011]
trunc_ln          (partselect  ) [ 000]
tmp_1             (bitselect   ) [ 000]
trunc_ln46        (trunc       ) [ 000]
tmp_2             (bitselect   ) [ 000]
tmp_3             (bitselect   ) [ 000]
or_ln46           (or          ) [ 000]
and_ln46          (and         ) [ 000]
zext_ln46         (zext        ) [ 000]
add_ln46          (add         ) [ 011]
tmp_s             (partselect  ) [ 000]
icmp_ln46         (icmp        ) [ 000]
tmp_4             (bitselect   ) [ 000]
not_tmp_3         (xor         ) [ 000]
and_ln46_1        (or          ) [ 000]
empty             (and         ) [ 011]
icmp_ln45_1       (icmp        ) [ 011]
tmp_5             (bitselect   ) [ 011]
trunc_ln46_1      (partselect  ) [ 000]
tmp_6             (bitselect   ) [ 000]
trunc_ln46_4      (trunc       ) [ 000]
tmp_7             (bitselect   ) [ 000]
tmp_8             (bitselect   ) [ 000]
or_ln46_3         (or          ) [ 000]
and_ln46_2        (and         ) [ 000]
zext_ln46_1       (zext        ) [ 000]
add_ln46_1        (add         ) [ 011]
tmp_9             (partselect  ) [ 000]
icmp_ln46_1       (icmp        ) [ 000]
tmp_10            (bitselect   ) [ 000]
not_tmp_s         (xor         ) [ 000]
and_ln46_3        (or          ) [ 000]
empty_31          (and         ) [ 011]
icmp_ln45_2       (icmp        ) [ 011]
tmp_11            (bitselect   ) [ 011]
trunc_ln46_2      (partselect  ) [ 000]
tmp_12            (bitselect   ) [ 000]
trunc_ln46_5      (trunc       ) [ 000]
tmp_13            (bitselect   ) [ 000]
tmp_14            (bitselect   ) [ 000]
or_ln46_6         (or          ) [ 000]
and_ln46_4        (and         ) [ 000]
zext_ln46_2       (zext        ) [ 000]
add_ln46_2        (add         ) [ 011]
tmp_15            (partselect  ) [ 000]
icmp_ln46_2       (icmp        ) [ 000]
tmp_16            (bitselect   ) [ 000]
not_tmp_16        (xor         ) [ 000]
and_ln46_5        (or          ) [ 000]
empty_32          (and         ) [ 011]
icmp_ln45_3       (icmp        ) [ 011]
tmp_17            (bitselect   ) [ 011]
trunc_ln46_3      (partselect  ) [ 000]
tmp_18            (bitselect   ) [ 000]
trunc_ln46_6      (trunc       ) [ 000]
tmp_19            (bitselect   ) [ 000]
tmp_20            (bitselect   ) [ 000]
or_ln46_9         (or          ) [ 000]
and_ln46_6        (and         ) [ 000]
zext_ln46_3       (zext        ) [ 000]
add_ln46_3        (add         ) [ 011]
tmp_21            (partselect  ) [ 000]
icmp_ln46_3       (icmp        ) [ 000]
tmp_22            (bitselect   ) [ 000]
not_tmp_23        (xor         ) [ 000]
and_ln46_7        (or          ) [ 000]
empty_33          (and         ) [ 011]
specpipeline_ln42 (specpipeline) [ 000]
or_ln46_1         (or          ) [ 000]
xor_ln46          (xor         ) [ 000]
or_ln46_2         (or          ) [ 000]
select_ln46       (select      ) [ 000]
select_ln46_1     (select      ) [ 000]
select_ln46_2     (select      ) [ 000]
res_0_0           (select      ) [ 000]
or_ln46_4         (or          ) [ 000]
xor_ln46_1        (xor         ) [ 000]
or_ln46_5         (or          ) [ 000]
select_ln46_3     (select      ) [ 000]
select_ln46_4     (select      ) [ 000]
select_ln46_5     (select      ) [ 000]
res_1_0           (select      ) [ 000]
or_ln46_7         (or          ) [ 000]
xor_ln46_2        (xor         ) [ 000]
or_ln46_8         (or          ) [ 000]
select_ln46_6     (select      ) [ 000]
select_ln46_7     (select      ) [ 000]
select_ln46_8     (select      ) [ 000]
res_2_0           (select      ) [ 000]
or_ln46_10        (or          ) [ 000]
xor_ln46_3        (xor         ) [ 000]
or_ln46_11        (or          ) [ 000]
select_ln46_9     (select      ) [ 000]
select_ln46_10    (select      ) [ 000]
select_ln46_11    (select      ) [ 000]
res_3_0           (select      ) [ 000]
mrv               (insertvalue ) [ 000]
mrv_1             (insertvalue ) [ 000]
mrv_2             (insertvalue ) [ 000]
mrv_3             (insertvalue ) [ 000]
ret_ln50          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="data_3_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_2_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_1_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_0_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln45_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln46_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="or_ln46_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="and_ln46_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln46_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln46_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln46_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="not_tmp_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln46_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln45_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln46_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln46_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln46_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln46_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln46_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln46_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_9_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="5" slack="0"/>
<pin id="269" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln46_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="not_tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln46_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_31_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln45_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln46_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln46_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_5/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_13_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_14_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="0" index="2" bw="3" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln46_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_6/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln46_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_4/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln46_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln46_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_15_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln46_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_16_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="not_tmp_16_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_16/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="and_ln46_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="empty_32_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln45_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_17_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln46_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="5" slack="0"/>
<pin id="441" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln46_6_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_6/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_19_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_20_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln46_9_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_9/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln46_6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_6/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln46_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln46_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_21_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln46_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_3/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_22_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="0" index="2" bw="4" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="not_tmp_23_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_23/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln46_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_7/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="empty_33_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln46_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="1" slack="1"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln46_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln46_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln46_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="1"/>
<pin id="556" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln46_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln46_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="1"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="res_0_0_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_0/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln46_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="0" index="1" bw="1" slack="1"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_4/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln46_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln46_5_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_5/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln46_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="1"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_3/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln46_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="0" index="2" bw="8" slack="0"/>
<pin id="604" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_4/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln46_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="1"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_5/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="res_1_0_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_0/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln46_7_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="1" slack="1"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_7/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln46_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_2/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln46_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_8/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln46_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="1"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_6/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln46_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_7/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln46_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="0" index="2" bw="8" slack="1"/>
<pin id="654" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_8/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="res_2_0_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_0/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln46_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="0" index="1" bw="1" slack="1"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_10/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="xor_ln46_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_3/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln46_11_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_11/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln46_9_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="8" slack="1"/>
<pin id="682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_9/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln46_10_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="8" slack="0"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_10/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln46_11_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="1"/>
<pin id="696" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_11/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="res_3_0_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3_0/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mrv_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="mrv_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="mrv_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="mrv_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln45_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln46_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln45_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_5_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add_ln46_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="empty_31_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln45_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_2 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_11_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln46_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="empty_32_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln45_3_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_3 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_17_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln46_3_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="empty_33_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="68" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="68" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="68" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="106" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="98" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="88" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="68" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="142" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="110" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="164" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="158" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="62" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="62" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="62" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="62" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="62" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="62" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="62" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="214" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="204" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="62" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="258" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="226" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="280" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="274" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="56" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="56" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="56" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="56" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="56" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="56" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="56" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="338" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="330" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="320" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="56" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="374" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="342" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="396" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="390" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="50" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="50" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="14" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="50" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="50" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="50" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="12" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="50" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="20" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="12" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="50" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="18" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="454" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="446" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="436" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="24" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="50" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="14" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="490" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="458" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="34" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="512" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="506" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="546"><net_src comp="34" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="44" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="538" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="46" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="547" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="558" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="44" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="588"><net_src comp="34" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="580" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="46" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="589" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="44" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="622" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="46" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="631" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="642" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="44" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="672"><net_src comp="34" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="44" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="664" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="46" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="673" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="684" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="44" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="48" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="573" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="615" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="657" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="699" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="74" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="738"><net_src comp="80" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="745"><net_src comp="142" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="751"><net_src comp="184" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="757"><net_src comp="190" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="762"><net_src comp="196" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="769"><net_src comp="258" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="775"><net_src comp="300" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="781"><net_src comp="306" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="786"><net_src comp="312" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="793"><net_src comp="374" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="799"><net_src comp="416" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="805"><net_src comp="422" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="810"><net_src comp="428" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="817"><net_src comp="490" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="823"><net_src comp="532" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="668" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_val | {}
	Port: data_1_val | {}
	Port: data_2_val | {}
	Port: data_3_val | {}
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21> : data_0_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21> : data_1_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21> : data_2_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21> : data_3_val | {1 }
  - Chain level:
	State 1
		or_ln46 : 1
		and_ln46 : 1
		zext_ln46 : 1
		add_ln46 : 2
		icmp_ln46 : 1
		tmp_4 : 3
		not_tmp_3 : 1
		and_ln46_1 : 4
		empty : 4
		or_ln46_3 : 1
		and_ln46_2 : 1
		zext_ln46_1 : 1
		add_ln46_1 : 2
		icmp_ln46_1 : 1
		tmp_10 : 3
		not_tmp_s : 1
		and_ln46_3 : 4
		empty_31 : 4
		or_ln46_6 : 1
		and_ln46_4 : 1
		zext_ln46_2 : 1
		add_ln46_2 : 2
		icmp_ln46_2 : 1
		tmp_16 : 3
		not_tmp_16 : 1
		and_ln46_5 : 4
		empty_32 : 4
		or_ln46_9 : 1
		and_ln46_6 : 1
		zext_ln46_3 : 1
		add_ln46_3 : 2
		icmp_ln46_3 : 1
		tmp_22 : 3
		not_tmp_23 : 1
		and_ln46_7 : 4
		empty_33 : 4
	State 2
		select_ln46_1 : 1
		select_ln46_2 : 2
		res_0_0 : 3
		select_ln46_4 : 1
		select_ln46_5 : 2
		res_1_0 : 3
		select_ln46_7 : 1
		select_ln46_8 : 2
		res_2_0 : 3
		select_ln46_10 : 1
		select_ln46_11 : 2
		res_3_0 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		ret_ln50 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln45_fu_74      |    0    |    23   |
|          |      icmp_ln46_fu_158      |    0    |    14   |
|          |     icmp_ln45_1_fu_190     |    0    |    23   |
|   icmp   |     icmp_ln46_1_fu_274     |    0    |    14   |
|          |     icmp_ln45_2_fu_306     |    0    |    23   |
|          |     icmp_ln46_2_fu_390     |    0    |    14   |
|          |     icmp_ln45_3_fu_422     |    0    |    23   |
|          |     icmp_ln46_3_fu_506     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |     select_ln46_fu_552     |    0    |    8    |
|          |    select_ln46_1_fu_558    |    0    |    8    |
|          |    select_ln46_2_fu_566    |    0    |    8    |
|          |       res_0_0_fu_573       |    0    |    8    |
|          |    select_ln46_3_fu_594    |    0    |    8    |
|          |    select_ln46_4_fu_600    |    0    |    8    |
|          |    select_ln46_5_fu_608    |    0    |    8    |
|  select  |       res_1_0_fu_615       |    0    |    8    |
|          |    select_ln46_6_fu_636    |    0    |    8    |
|          |    select_ln46_7_fu_642    |    0    |    8    |
|          |    select_ln46_8_fu_650    |    0    |    8    |
|          |       res_2_0_fu_657       |    0    |    8    |
|          |    select_ln46_9_fu_678    |    0    |    8    |
|          |    select_ln46_10_fu_684   |    0    |    8    |
|          |    select_ln46_11_fu_692   |    0    |    8    |
|          |       res_3_0_fu_699       |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |       add_ln46_fu_142      |    0    |    15   |
|    add   |      add_ln46_1_fu_258     |    0    |    15   |
|          |      add_ln46_2_fu_374     |    0    |    15   |
|          |      add_ln46_3_fu_490     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |       or_ln46_fu_126       |    0    |    2    |
|          |      and_ln46_1_fu_178     |    0    |    2    |
|          |      or_ln46_3_fu_242      |    0    |    2    |
|          |      and_ln46_3_fu_294     |    0    |    2    |
|          |      or_ln46_6_fu_358      |    0    |    2    |
|          |      and_ln46_5_fu_410     |    0    |    2    |
|          |      or_ln46_9_fu_474      |    0    |    2    |
|    or    |      and_ln46_7_fu_526     |    0    |    2    |
|          |      or_ln46_1_fu_538      |    0    |    2    |
|          |      or_ln46_2_fu_547      |    0    |    2    |
|          |      or_ln46_4_fu_580      |    0    |    2    |
|          |      or_ln46_5_fu_589      |    0    |    2    |
|          |      or_ln46_7_fu_622      |    0    |    2    |
|          |      or_ln46_8_fu_631      |    0    |    2    |
|          |      or_ln46_10_fu_664     |    0    |    2    |
|          |      or_ln46_11_fu_673     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln46_fu_132      |    0    |    2    |
|          |        empty_fu_184        |    0    |    2    |
|          |      and_ln46_2_fu_248     |    0    |    2    |
|    and   |       empty_31_fu_300      |    0    |    2    |
|          |      and_ln46_4_fu_364     |    0    |    2    |
|          |       empty_32_fu_416      |    0    |    2    |
|          |      and_ln46_6_fu_480     |    0    |    2    |
|          |       empty_33_fu_532      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      not_tmp_3_fu_172      |    0    |    2    |
|          |      not_tmp_s_fu_288      |    0    |    2    |
|          |      not_tmp_16_fu_404     |    0    |    2    |
|    xor   |      not_tmp_23_fu_520     |    0    |    2    |
|          |       xor_ln46_fu_542      |    0    |    2    |
|          |      xor_ln46_1_fu_584     |    0    |    2    |
|          |      xor_ln46_2_fu_626     |    0    |    2    |
|          |      xor_ln46_3_fu_668     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | data_3_val_read_read_fu_50 |    0    |    0    |
|   read   | data_2_val_read_read_fu_56 |    0    |    0    |
|          | data_1_val_read_read_fu_62 |    0    |    0    |
|          | data_0_val_read_read_fu_68 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          tmp_fu_80         |    0    |    0    |
|          |         tmp_1_fu_98        |    0    |    0    |
|          |        tmp_2_fu_110        |    0    |    0    |
|          |        tmp_3_fu_118        |    0    |    0    |
|          |        tmp_4_fu_164        |    0    |    0    |
|          |        tmp_5_fu_196        |    0    |    0    |
|          |        tmp_6_fu_214        |    0    |    0    |
|          |        tmp_7_fu_226        |    0    |    0    |
|          |        tmp_8_fu_234        |    0    |    0    |
| bitselect|        tmp_10_fu_280       |    0    |    0    |
|          |        tmp_11_fu_312       |    0    |    0    |
|          |        tmp_12_fu_330       |    0    |    0    |
|          |        tmp_13_fu_342       |    0    |    0    |
|          |        tmp_14_fu_350       |    0    |    0    |
|          |        tmp_16_fu_396       |    0    |    0    |
|          |        tmp_17_fu_428       |    0    |    0    |
|          |        tmp_18_fu_446       |    0    |    0    |
|          |        tmp_19_fu_458       |    0    |    0    |
|          |        tmp_20_fu_466       |    0    |    0    |
|          |        tmp_22_fu_512       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_88       |    0    |    0    |
|          |        tmp_s_fu_148        |    0    |    0    |
|          |     trunc_ln46_1_fu_204    |    0    |    0    |
|partselect|        tmp_9_fu_264        |    0    |    0    |
|          |     trunc_ln46_2_fu_320    |    0    |    0    |
|          |        tmp_15_fu_380       |    0    |    0    |
|          |     trunc_ln46_3_fu_436    |    0    |    0    |
|          |        tmp_21_fu_496       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln46_fu_106     |    0    |    0    |
|   trunc  |     trunc_ln46_4_fu_222    |    0    |    0    |
|          |     trunc_ln46_5_fu_338    |    0    |    0    |
|          |     trunc_ln46_6_fu_454    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln46_fu_138      |    0    |    0    |
|   zext   |     zext_ln46_1_fu_254     |    0    |    0    |
|          |     zext_ln46_2_fu_370     |    0    |    0    |
|          |     zext_ln46_3_fu_486     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_706         |    0    |    0    |
|insertvalue|        mrv_1_fu_712        |    0    |    0    |
|          |        mrv_2_fu_718        |    0    |    0    |
|          |        mrv_3_fu_724        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   400   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln46_1_reg_766|    8   |
| add_ln46_2_reg_790|    8   |
| add_ln46_3_reg_814|    8   |
|  add_ln46_reg_742 |    8   |
|  empty_31_reg_772 |    1   |
|  empty_32_reg_796 |    1   |
|  empty_33_reg_820 |    1   |
|   empty_reg_748   |    1   |
|icmp_ln45_1_reg_754|    1   |
|icmp_ln45_2_reg_778|    1   |
|icmp_ln45_3_reg_802|    1   |
| icmp_ln45_reg_730 |    1   |
|   tmp_11_reg_783  |    1   |
|   tmp_17_reg_807  |    1   |
|   tmp_5_reg_759   |    1   |
|    tmp_reg_735    |    1   |
+-------------------+--------+
|       Total       |   44   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   400  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   44   |    -   |
+-----------+--------+--------+
|   Total   |   44   |   400  |
+-----------+--------+--------+
