

================================================================
== Vivado HLS Report for 'Stream2Mem_64u_8u_s'
================================================================
* Date:           Thu May  7 18:29:34 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 3.40ns
ST_1: tmp_3_read (5)  [1/1] 0.00ns
.critedge:0  %tmp_3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp_3)

ST_1: out_V3_read (6)  [1/1] 0.00ns
.critedge:1  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: tmp_3_cast_cast (8)  [1/1] 0.00ns
.critedge:3  %tmp_3_cast_cast = zext i32 %tmp_3_read to i62

ST_1: out_V3_cast (9)  [1/1] 0.00ns
.critedge:4  %out_V3_cast = zext i61 %out_V3_read to i62

ST_1: sum (10)  [1/1] 3.40ns
.critedge:5  %sum = add i62 %out_V3_cast, %tmp_3_cast_cast


 <State 2>: 4.38ns
ST_2: sum_cast (11)  [1/1] 0.00ns
.critedge:6  %sum_cast = zext i62 %sum to i64

ST_2: out_V_addr (12)  [1/1] 0.00ns
.critedge:7  %out_V_addr = getelementptr i64* %out_V, i64 %sum_cast

ST_2: tmp_V (16)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:155
.critedge:11  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

ST_2: out_V_addr_req (17)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:12  %out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 1)


 <State 3>: 4.38ns
ST_3: StgValue_18 (18)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:13  call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)


 <State 4>: 4.38ns
ST_4: out_V_addr_resp (19)  [5/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 5>: 4.38ns
ST_5: out_V_addr_resp (19)  [4/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 6>: 4.38ns
ST_6: out_V_addr_resp (19)  [3/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 7>: 4.38ns
ST_7: out_V_addr_resp (19)  [2/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 8>: 4.38ns
ST_8: StgValue_23 (7)  [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_24 (13)  [1/1] 0.00ns
.critedge:8  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_8: tmp (14)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
.critedge:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

ST_8: StgValue_26 (15)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:154
.critedge:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_8: out_V_addr_resp (19)  [1/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)

ST_8: empty (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:157
.critedge:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)

ST_8: StgValue_29 (21)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:158
.critedge:16  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'tmp_3' [5]  (0 ns)
	'add' operation ('sum') [10]  (3.4 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('out_V_addr') [12]  (0 ns)
	bus request on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [17]  (4.38 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	bus write on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [18]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [19]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [19]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [19]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [19]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [19]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
