// Seed: 3062242007
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wand id_4,
    output wire id_5,
    input wand id_6
);
  assign id_4 = 1;
  wire id_8;
  assign module_1.type_31 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    output tri id_7,
    input logic id_8,
    input supply1 id_9,
    input supply0 id_10,
    output logic id_11,
    output wor id_12,
    input wire id_13
);
  assign id_4 = 1;
  wire id_15;
  wire id_16, id_17;
  always id_11 <= 1 ? id_8 : 1;
  wire id_18;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_4,
      id_4,
      id_12,
      id_13
  );
  wand id_19 = id_9;
  assign id_6 = 1;
endmodule
