<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="187" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="240" />
   <clocksource preferredWidth="240" />
   <frequency preferredWidth="226" />
  </columns>
 </clocktable>
 <window x="84" y="19" width="1018" height="766" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
 <generation path="C:/Users/student/Desktop" />
</preferences>
