module top_module (
    input in,
    output out);
    assign out=in;	//simple wire
endmodule

