{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750789093573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750789093580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 12:18:13 2025 " "Processing started: Tue Jun 24 12:18:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750789093580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789093580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789093580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750789094603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750789094603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top " "Found entity 1: computer_top" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106172 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(36) " "Verilog HDL warning at decoder.sv(36): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750789106178 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(53) " "Verilog HDL warning at decoder.sv(53): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750789106178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750789106220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_map " "Found entity 1: mem_map" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top_tb " "Found entity 1: computer_top_tb" {  } { { "computer_top_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flopenr " "Found entity 1: tb_flopenr" {  } { { "tb_flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condcheck " "Found entity 1: tb_condcheck" {  } { { "tb_condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condlogic " "Found entity 1: tb_condlogic" {  } { { "tb_condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile " "Found entity 1: tb_regfile" {  } { { "tb_regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderalu " "Found entity 1: adderalu" {  } { { "adderalu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulalu " "Found entity 1: mulalu" {  } { { "mulalu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_type " "Found entity 1: Decoder_type" {  } { { "Decoder_type.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7seg " "Found entity 1: Decoder_7seg" {  } { { "Decoder_7seg.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_computer_top " "Found entity 1: tb_computer_top" {  } { { "tb_computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_computer_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106541 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 debouncer.sv(28) " "Verilog HDL Expression warning at debouncer.sv(28): truncated literal to match 16 bits" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750789106546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789106561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789106561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25Mhz computer_top.sv(52) " "Verilog HDL Implicit Net warning at computer_top.sv(52): created implicit net for \"clk_25Mhz\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataAdrA computer_top.sv(53) " "Verilog HDL Implicit Net warning at computer_top.sv(53): created implicit net for \"DataAdrA\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataAdrB computer_top.sv(53) " "Verilog HDL Implicit Net warning at computer_top.sv(53): created implicit net for \"DataAdrB\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteEnable computer_top.sv(54) " "Verilog HDL Implicit Net warning at computer_top.sv(54): created implicit net for \"MemWriteEnable\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ReadDataA computer_top.sv(55) " "Verilog HDL Implicit Net warning at computer_top.sv(55): created implicit net for \"ReadDataA\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ReadDataB computer_top.sv(55) " "Verilog HDL Implicit Net warning at computer_top.sv(55): created implicit net for \"ReadDataB\"" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_top " "Elaborating entity \"computer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750789106828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:u_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:u_debouncer\"" {  } { { "computer_top.sv" "u_debouncer" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.sv(32) " "Verilog HDL assignment warning at debouncer.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750789106838 "|computer_top|debouncer:u_debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:u_arm " "Elaborating entity \"arm\" for hierarchy \"arm:u_arm\"" {  } { { "computer_top.sv" "u_arm" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:u_arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:u_arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:u_arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:u_arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:u_arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:u_arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:u_arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:u_arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:u_arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:u_arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:u_arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:u_arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:u_arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:u_arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:u_arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:u_arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:u_arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:u_arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:u_arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:u_arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:u_arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:u_arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderalu arm:u_arm\|datapath:dp\|alu:alu\|adderalu:adder_inst " "Elaborating entity \"adderalu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|adderalu:adder_inst\"" {  } { { "alu.sv" "adder_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift arm:u_arm\|datapath:dp\|alu:alu\|shift:b_shifter " "Elaborating entity \"shift\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|shift:b_shifter\"" {  } { { "alu.sv" "b_shifter" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulalu arm:u_arm\|datapath:dp\|alu:alu\|mulalu:mul_inst " "Elaborating entity \"mulalu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|mulalu:mul_inst\"" {  } { { "alu.sv" "mul_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:u_imem " "Elaborating entity \"imem\" for hierarchy \"imem:u_imem\"" {  } { { "computer_top.sv" "u_imem" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106932 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 255 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (15) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750789106934 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.data_a 0 imem.sv(7) " "Net \"INST_RAM.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750789106934 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.waddr_a 0 imem.sv(7) " "Net \"INST_RAM.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750789106934 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.we_a 0 imem.sv(7) " "Net \"INST_RAM.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750789106934 "|computer_top|imem:u_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "computer_top.sv" "dmem" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram dmem:dmem\|ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"dmem:dmem\|ram:ram_inst\"" {  } { { "dmem.sv" "ram_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789106959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 70000 " "Parameter \"numwords_a\" = \"70000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 70000 " "Parameter \"numwords_b\" = \"70000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789107090 ""}  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750789107090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5q2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5q2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5q2 " "Found entity 1: altsyncram_r5q2" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789107281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789107281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5q2 dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated " "Elaborating entity \"altsyncram_r5q2\" for hierarchy \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fla " "Found entity 1: decode_fla" {  } { { "db/decode_fla.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_fla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789107360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789107360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fla dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|decode_fla:decode2 " "Elaborating entity \"decode_fla\" for hierarchy \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|decode_fla:decode2\"" {  } { { "db/altsyncram_r5q2.tdf" "decode2" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_81a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_81a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_81a " "Found entity 1: decode_81a" {  } { { "db/decode_81a.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_81a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789107438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789107438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_81a dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|decode_81a:rden_decode_a " "Elaborating entity \"decode_81a\" for hierarchy \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|decode_81a:rden_decode_a\"" {  } { { "db/altsyncram_r5q2.tdf" "rden_decode_a" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789107528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789107528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_r5q2.tdf" "mux4" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_type Decoder_type:u_decoder " "Elaborating entity \"Decoder_type\" for hierarchy \"Decoder_type:u_decoder\"" {  } { { "computer_top.sv" "u_decoder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107778 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder_type.sv(22) " "Verilog HDL Case Statement warning at Decoder_type.sv(22): case item expression covers a value already covered by a previous case item" {  } { { "Decoder_type.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1750789107780 "|computer_top|Decoder_type:u_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 Decoder_type:u_decoder\|seg7:u_hex0 " "Elaborating entity \"seg7\" for hierarchy \"Decoder_type:u_decoder\|seg7:u_hex0\"" {  } { { "Decoder_type.sv" "u_hex0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789107784 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a32 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a33 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a34 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a35 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a36 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a37 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a38 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a39 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a40 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a41 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a42 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a43 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a44 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a45 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a46 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a47 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a48 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a49 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a50 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a51 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a52 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 1978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a53 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a54 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a55 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a56 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a57 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a58 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a59 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a60 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a61 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a62 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a63 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a64 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a65 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a66 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a67 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a68 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a69 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a70 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a71 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a72 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a73 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a74 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a75 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a76 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a77 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a78 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a79 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 2977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a80 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a81 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a82 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a83 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a84 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a85 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a86 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a87 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a88 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a89 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a90 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a91 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a92 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a93 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a94 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a95 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a96 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a97 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a98 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a99 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a100 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a101 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a102 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3828 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a103 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a104 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a105 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a106 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a107 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a108 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a109 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a110 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a111 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a112 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a113 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a114 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a115 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a116 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a117 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a118 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a119 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a120 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a121 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a122 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a123 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a124 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a125 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a126 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a127 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a128 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4790 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a129 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a130 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a131 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a132 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a133 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 4975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a134 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a135 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a136 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a137 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a138 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a139 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a140 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a141 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a142 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a143 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a144 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a145 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a146 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a147 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a148 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5530 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a149 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a150 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a151 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a152 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a153 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a154 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a155 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a156 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a157 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a158 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a159 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a160 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 5974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a161 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a162 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a163 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a164 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a165 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a166 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a167 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a168 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a169 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a170 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a171 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a172 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a173 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a174 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a175 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a176 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a177 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a178 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a179 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a180 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a181 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a182 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a183 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a184 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a185 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a186 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a187 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 6973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a188 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a189 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a190 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a191 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a192 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a193 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a194 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a195 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a196 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a197 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a198 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a199 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a200 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a201 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a202 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a203 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a204 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a205 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a206 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a207 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a208 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a209 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a210 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a211 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a212 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a213 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a214 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 7972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a215 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a216 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8046 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a217 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a218 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a219 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a220 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a221 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a222 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a223 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a224 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a225 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a226 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a227 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a228 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a229 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a230 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a231 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a232 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a233 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a234 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a235 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a236 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a237 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a238 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a239 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a240 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a241 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 8971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a242 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a243 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a244 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a245 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a246 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a247 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a248 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a249 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a250 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a251 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a252 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a253 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a254 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a255 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a256 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a257 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a258 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a259 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a260 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a261 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a262 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a263 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a264 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a265 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a266 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a267 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a268 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 9970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a269 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a270 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a271 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a272 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a273 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a274 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a275 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a276 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a277 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a278 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a279 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a280 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a281 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a282 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a283 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a284 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a285 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a286 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a287 " "Synthesized away node \"dmem:dmem\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_r5q2:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_r5q2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf" 10673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } } { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 27 0 0 } } { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108093 "|computer_top|dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a287"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750789108093 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750789108093 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/computer_top.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/computer_top.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750789108514 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arm:u_arm\|datapath:dp\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arm:u_arm\|datapath:dp\|alu:alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750789108920 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750789108920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789109008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789109008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789109008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789109008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750789109008 ""}  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750789109008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789109079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789109079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789109114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789109114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750789109216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789109216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750789109618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750789110897 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750789113487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg " "Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789113655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750789113997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750789113997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750789114193 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750789114193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1765 " "Implemented 1765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750789114193 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750789114193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750789114193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750789114259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 12:18:34 2025 " "Processing ended: Tue Jun 24 12:18:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750789114259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750789114259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750789114259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750789114259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750789115705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750789115712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 12:18:35 2025 " "Processing started: Tue Jun 24 12:18:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750789115712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750789115712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750789115712 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750789115891 ""}
{ "Info" "0" "" "Project  = proyectofinal" {  } {  } 0 0 "Project  = proyectofinal" 0 0 "Fitter" 0 0 1750789115891 ""}
{ "Info" "0" "" "Revision = computer_top" {  } {  } 0 0 "Revision = computer_top" 0 0 "Fitter" 0 0 1750789115891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750789116060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750789116060 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"computer_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750789116081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750789116129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750789116129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750789116598 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750789116626 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750789117071 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750789128875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 26 global CLKCTRL_G6 " "clk~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750789129029 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750789129029 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789129029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750789129050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750789129050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750789129052 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750789129053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750789129054 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750789129054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer_top.sdc " "Synopsys Design Constraints File file not found: 'computer_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750789129790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750789129790 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750789129809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750789129809 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750789129809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750789129980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750789129980 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750789129980 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789130065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750789135530 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750789135982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789140988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750789148257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750789153419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789153419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750789154836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750789162965 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750789162965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750789177941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750789177941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789177946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.95 " "Total time spent on timing analysis during the Fitter is 6.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750789182020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750789182081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750789183247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750789183248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750789184356 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750789189014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.fit.smsg " "Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750789189494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6621 " "Peak virtual memory: 6621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750789190420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 12:19:50 2025 " "Processing ended: Tue Jun 24 12:19:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750789190420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750789190420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750789190420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750789190420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750791299331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750791299338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 12:54:59 2025 " "Processing started: Tue Jun 24 12:54:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750791299338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750791299338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750791299338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750791300561 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750791307246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750791307727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 12:55:07 2025 " "Processing ended: Tue Jun 24 12:55:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750791307727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750791307727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750791307727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750791307727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750791308543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750791309306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750791309312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 12:55:08 2025 " "Processing started: Tue Jun 24 12:55:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750791309312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750791309312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyectofinal -c computer_top " "Command: quartus_sta proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750791309312 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750791309499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750791310868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750791310868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791310916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791310916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer_top.sdc " "Synopsys Design Constraints File file not found: 'computer_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750791311605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791311606 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750791311611 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791311611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1750791311621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791311659 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750791311660 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750791311671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750791312634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750791312634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -74.932 " "Worst-case setup slack is -74.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -74.932           -4169.111 clk  " "  -74.932           -4169.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791312637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 clk  " "    0.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791312687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791312696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791312699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.785 " "Worst-case minimum pulse width slack is -0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785            -109.422 clk  " "   -0.785            -109.422 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791312707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791312707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750791312766 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791312766 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750791312770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750791312807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750791314496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791314703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750791314848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750791314848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.533 " "Worst-case setup slack is -76.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.533           -4222.473 clk  " "  -76.533           -4222.473 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791314851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791314905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791314916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791314921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.776 " "Worst-case minimum pulse width slack is -0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776            -108.983 clk  " "   -0.776            -108.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791314930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791314930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750791314989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791314989 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750791314992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750791315151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750791316717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791316926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750791316975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750791316975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.234 " "Worst-case setup slack is -41.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791316977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791316977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.234           -2305.466 clk  " "  -41.234           -2305.466 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791316977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791316977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791317028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791317036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791317039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.826 " "Worst-case minimum pulse width slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826             -86.873 clk  " "   -0.826             -86.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791317049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750791317103 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791317103 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750791317106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791317374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750791317428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750791317428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.977 " "Worst-case setup slack is -38.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.977           -2148.095 clk  " "  -38.977           -2148.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791317431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk  " "    0.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791317497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791317509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750791317513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.757 " "Worst-case minimum pulse width slack is -0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757             -80.152 clk  " "   -0.757             -80.152 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750791317524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750791317524 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750791317605 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750791317605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750791319278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750791319309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5162 " "Peak virtual memory: 5162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750791319402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 12:55:19 2025 " "Processing ended: Tue Jun 24 12:55:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750791319402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750791319402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750791319402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750791319402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1750791320578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750791320583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 12:55:20 2025 " "Processing started: Tue Jun 24 12:55:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750791320583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750791320583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750791320583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750791322134 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1750791322188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_top.svo C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/ simulation " "Generated file computer_top.svo in folder \"C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750791322792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750791322876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 12:55:22 2025 " "Processing ended: Tue Jun 24 12:55:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750791322876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750791322876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750791322876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750791322876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 319 s " "Quartus Prime Full Compilation was successful. 0 errors, 319 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750791323529 ""}
