// Seed: 3565128567
module module_0;
  wire id_1;
  wire id_3;
  wire id_4;
  assign id_1 = id_2;
  always id_3 = id_3;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input logic id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    output supply1 id_12
);
  assign id_12 = id_5;
  id_14 :
  assert property (@(id_5) 1) for (id_0 = 1; 1; id_3 = id_4.id_6 ? 1 : 1 && 1) id_0 <= id_8;
  id_15 :
  assert property (@(negedge id_6) 1) id_1 = 1;
  module_0();
endmodule
