Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec 13 02:59:07 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    105.759        0.000                      0                 5895        0.121        0.000                      0                 5895        3.000        0.000                       0                  2091  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      114.125        0.000                      0                 3812        0.121        0.000                      0                 3812       62.000        0.000                       0                  2087  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      105.759        0.000                      0                 2083        0.641        0.000                      0                 2083  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      114.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             114.125ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 2.461ns (23.423%)  route 8.046ns (76.577%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 123.619 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.886     9.878    tbs_core_0/dac_control_1/E[0]
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.499   123.619    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                         clock pessimism              0.704   124.323    
                         clock uncertainty           -0.115   124.208    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205   124.003    tbs_core_0/dac_control_1/dac_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                        124.003    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                114.125    

Slack (MET) :             114.125ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 2.461ns (23.423%)  route 8.046ns (76.577%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 123.619 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.886     9.878    tbs_core_0/dac_control_1/E[0]
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.499   123.619    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[2]/C
                         clock pessimism              0.704   124.323    
                         clock uncertainty           -0.115   124.208    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205   124.003    tbs_core_0/dac_control_1/dac_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                        124.003    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                114.125    

Slack (MET) :             114.125ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 2.461ns (23.423%)  route 8.046ns (76.577%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 123.619 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.886     9.878    tbs_core_0/dac_control_1/E[0]
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.499   123.619    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                         clock pessimism              0.704   124.323    
                         clock uncertainty           -0.115   124.208    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205   124.003    tbs_core_0/dac_control_1/dac_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                        124.003    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                114.125    

Slack (MET) :             114.125ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 2.461ns (23.423%)  route 8.046ns (76.577%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 123.619 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.886     9.878    tbs_core_0/dac_control_1/E[0]
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.499   123.619    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                         clock pessimism              0.704   124.323    
                         clock uncertainty           -0.115   124.208    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205   124.003    tbs_core_0/dac_control_1/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                        124.003    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                114.125    

Slack (MET) :             114.266ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 2.461ns (23.739%)  route 7.906ns (76.261%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 123.620 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.747     9.738    tbs_core_0/dac_control_1/E[0]
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.500   123.620    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
                         clock pessimism              0.704   124.324    
                         clock uncertainty           -0.115   124.209    
    SLICE_X5Y31          FDCE (Setup_fdce_C_CE)      -0.205   124.004    tbs_core_0/dac_control_1/dac_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                        124.004    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                114.266    

Slack (MET) :             114.388ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 2.461ns (24.184%)  route 7.715ns (75.816%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.556     9.548    tbs_core_0/dac_control_1/E[0]
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.431   123.551    tbs_core_0/dac_control_1/CLK
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[0]/C
                         clock pessimism              0.704   124.255    
                         clock uncertainty           -0.115   124.140    
    SLICE_X9Y30          FDCE (Setup_fdce_C_CE)      -0.205   123.935    tbs_core_0/dac_control_1/dac_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                        123.935    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                114.388    

Slack (MET) :             114.388ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 2.461ns (24.184%)  route 7.715ns (75.816%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.556     9.548    tbs_core_0/dac_control_1/E[0]
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.431   123.551    tbs_core_0/dac_control_1/CLK
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/C
                         clock pessimism              0.704   124.255    
                         clock uncertainty           -0.115   124.140    
    SLICE_X9Y30          FDCE (Setup_fdce_C_CE)      -0.205   123.935    tbs_core_0/dac_control_1/dac_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                        123.935    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                114.388    

Slack (MET) :             114.424ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.461ns (24.181%)  route 7.716ns (75.819%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.557     9.549    tbs_core_0/dac_control_1/E[0]
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.432   123.552    tbs_core_0/dac_control_1/CLK
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[10]/C
                         clock pessimism              0.704   124.256    
                         clock uncertainty           -0.115   124.141    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.169   123.972    tbs_core_0/dac_control_1/dac_counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                        123.972    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                114.424    

Slack (MET) :             114.424ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.461ns (24.181%)  route 7.716ns (75.819%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.557     9.549    tbs_core_0/dac_control_1/E[0]
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.432   123.552    tbs_core_0/dac_control_1/CLK
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[4]/C
                         clock pessimism              0.704   124.256    
                         clock uncertainty           -0.115   124.141    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.169   123.972    tbs_core_0/dac_control_1/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                        123.972    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                114.424    

Slack (MET) :             114.424ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.461ns (24.181%)  route 7.716ns (75.819%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.627    -0.629    tbs_core_0/debouncer_1/CLK
    SLICE_X1Y38          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.173 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.720     1.548    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.148     1.696 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=51, routed)          1.338     3.034    tbs_core_0/adaptive_ctrl_0/adaptive_mode_107
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.328     3.362 r  tbs_core_0/adaptive_ctrl_0/timestamps[0][17]_i_3/O
                         net (fo=2, routed)           0.433     3.795    tbs_core_0/spike_detector_0/spikes_strb_reg
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  tbs_core_0/spike_detector_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.059     4.978    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16/O
                         net (fo=4, routed)           1.104     6.206    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_16_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I3_O)        0.124     6.330 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=3, routed)           0.587     6.917    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_2__0_1
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.041    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_1[3]
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.417 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    tbs_core_0/dac_control_1/dac_counter_value_reg[3]_i_3__0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.534    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_3__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]_i_3__0/O[2]
                         net (fo=2, routed)           0.918     8.691    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.301     8.992 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1/O
                         net (fo=11, routed)          0.557     9.549    tbs_core_0/dac_control_1/E[0]
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.432   123.552    tbs_core_0/dac_control_1/CLK
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[9]/C
                         clock pessimism              0.704   124.256    
                         clock uncertainty           -0.115   124.141    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.169   123.972    tbs_core_0/dac_control_1/dac_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                        123.972    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                114.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.553    -0.493    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/CLK
    SLICE_X11Y28         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.297    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/p_0_in[1]
    SLICE_X11Y28         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.820    -0.670    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/CLK
    SLICE_X11Y28         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[1]/C
                         clock pessimism              0.177    -0.493    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.076    -0.417    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.560    -0.486    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/Q
                         net (fo=2, routed)           0.068    -0.277    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32]_69[17]
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.831    -0.659    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/C
                         clock pessimism              0.186    -0.473    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.075    -0.398    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/dac_control_0/sync_chain_0/CLK
    SLICE_X9Y31          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.294    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0]_35
    SLICE_X9Y31          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/dac_control_0/sync_chain_0/CLK
    SLICE_X9Y31          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.177    -0.490    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.071    -0.419    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.587    -0.459    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.253    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0]_1
    SLICE_X4Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.856    -0.634    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.175    -0.459    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.075    -0.384    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tbs_core_0/dac_control_1/settling_counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/settling_counter_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.557    -0.489    tbs_core_0/dac_control_1/CLK
    SLICE_X11Y32         FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/dac_control_1/settling_counter_value_reg[0]/Q
                         net (fo=6, routed)           0.086    -0.262    tbs_core_0/dac_control_1/sel0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  tbs_core_0/dac_control_1/settling_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    tbs_core_0/dac_control_1/settling_counter_value[4]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.824    -0.666    tbs_core_0/dac_control_1/CLK
    SLICE_X10Y32         FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[4]/C
                         clock pessimism              0.190    -0.476    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121    -0.355    tbs_core_0/dac_control_1/settling_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X9Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][11]/Q
                         net (fo=3, routed)           0.099    -0.249    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9]_13[11]
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.824    -0.666    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][11]/C
                         clock pessimism              0.190    -0.476    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.085    -0.391    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.559    -0.487    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X13Y15         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][4]/Q
                         net (fo=3, routed)           0.103    -0.243    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][5]_0[4]
    SLICE_X12Y15         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.826    -0.664    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X12Y15         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/C
                         clock pessimism              0.190    -0.474    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.085    -0.389    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X13Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][13]/Q
                         net (fo=3, routed)           0.103    -0.246    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6]_10[13]
    SLICE_X12Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X12Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][13]/C
                         clock pessimism              0.190    -0.477    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.085    -0.392    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.a_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.548    -0.498    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y26         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[12]/Q
                         net (fo=1, routed)           0.114    -0.243    tbs_core_0/spike_memory_0/a_data[12]
    SLICE_X21Y27         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.819    -0.671    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y27         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][12]/C
                         clock pessimism              0.210    -0.461    
    SLICE_X21Y27         FDCE (Hold_fdce_C_D)         0.070    -0.391    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X9Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][7]/Q
                         net (fo=3, routed)           0.103    -0.245    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9]_13[7]
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.824    -0.666    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][7]/C
                         clock pessimism              0.190    -0.476    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.083    -0.393    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[10][7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y24     tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y27     tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X11Y23     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X7Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y24     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y24     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y27     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y27     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y24     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y24     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y27     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y27     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X11Y22     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      105.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.759ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[30][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X19Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[30][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[30][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405   123.675    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[30][17]
  -------------------------------------------------------------------
                         required time                        123.675    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.759    

Slack (MET) :             105.759ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X19Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405   123.675    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][17]
  -------------------------------------------------------------------
                         required time                        123.675    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.759    

Slack (MET) :             105.759ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X19Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405   123.675    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][17]
  -------------------------------------------------------------------
                         required time                        123.675    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.759    

Slack (MET) :             105.759ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[38][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X19Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[38][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[38][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405   123.675    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[38][17]
  -------------------------------------------------------------------
                         required time                        123.675    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.759    

Slack (MET) :             105.803ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[37][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[37][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[37][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.361   123.719    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[37][17]
  -------------------------------------------------------------------
                         required time                        123.719    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.803    

Slack (MET) :             105.845ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[33][17]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.845    

Slack (MET) :             105.845ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[34][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[34][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[34][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[34][17]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.845    

Slack (MET) :             105.845ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[35][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[35][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[35][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[35][17]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.845    

Slack (MET) :             105.845ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[36][17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.379ns (7.404%)  route 17.246ns (92.596%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.781    17.916    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y43         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[36][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y43         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[36][17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[36][17]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                105.845    

Slack (MET) :             105.925ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[46][16]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        18.460ns  (logic 1.379ns (7.470%)  route 17.081ns (92.530%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 123.564 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.547    -0.709    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=9, routed)           1.152     0.921    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.321     1.242 r  tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3/O
                         net (fo=9, routed)           0.984     2.226    tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_adj_uart[5]_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.332     2.558 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=5, routed)           0.635     3.194    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.318 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.693     5.011    tbs_core_0/debouncer_3/FSM_sequential_state_reg[1]_0[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.135 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)       12.616    17.751    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X23Y44         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[46][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.444   123.564    tbs_core_0/spike_memory_0/CLK
    SLICE_X23Y44         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[46][16]/C
                         clock pessimism              0.632   124.196    
                         clock uncertainty           -0.115   124.081    
    SLICE_X23Y44         FDCE (Recov_fdce_C_CLR)     -0.405   123.676    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[46][16]
  -------------------------------------------------------------------
                         required time                        123.676    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                105.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_mode_d_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.270    -0.086    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.041 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.131     0.090    tbs_core_0/reset_i
    SLICE_X12Y24         FDCE                                         f  tbs_core_0/adaptive_mode_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/CLK
    SLICE_X12Y24         FDCE                                         r  tbs_core_0/adaptive_mode_d_reg/C
                         clock pessimism              0.191    -0.483    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    tbs_core_0/adaptive_mode_d_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.270    -0.086    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.041 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.131     0.090    tbs_core_0/reset_i
    SLICE_X12Y24         FDCE                                         f  tbs_core_0/analog_trigger_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/CLK
    SLICE_X12Y24         FDCE                                         r  tbs_core_0/analog_trigger_uart_reg/C
                         clock pessimism              0.191    -0.483    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    tbs_core_0/analog_trigger_uart_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/atbs_win_length_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.270    -0.086    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.041 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.131     0.090    tbs_core_0/reset_i
    SLICE_X12Y24         FDCE                                         f  tbs_core_0/atbs_win_length_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/CLK
    SLICE_X12Y24         FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
                         clock pessimism              0.191    -0.483    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    tbs_core_0/atbs_win_length_uart_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.507%)  route 0.415ns (66.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/CLK
    SLICE_X12Y31         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/state_reg[1]/Q
                         net (fo=21, routed)          0.272    -0.055    tbs_core_0/debouncer_3/Q[1]
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.010 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.143     0.133    tbs_core_0/reset_entity
    SLICE_X15Y31         FDCE                                         f  tbs_core_0/main_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/CLK
    SLICE_X15Y31         FDCE                                         r  tbs_core_0/main_counter_value_reg[0]/C
                         clock pessimism              0.191    -0.476    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.507%)  route 0.415ns (66.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/CLK
    SLICE_X12Y31         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/state_reg[1]/Q
                         net (fo=21, routed)          0.272    -0.055    tbs_core_0/debouncer_3/Q[1]
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.010 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.143     0.133    tbs_core_0/reset_entity
    SLICE_X15Y31         FDCE                                         f  tbs_core_0/main_counter_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/CLK
    SLICE_X15Y31         FDCE                                         r  tbs_core_0/main_counter_value_reg[1]/C
                         clock pessimism              0.191    -0.476    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.507%)  route 0.415ns (66.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/CLK
    SLICE_X12Y31         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/state_reg[1]/Q
                         net (fo=21, routed)          0.272    -0.055    tbs_core_0/debouncer_3/Q[1]
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.010 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.143     0.133    tbs_core_0/reset_entity
    SLICE_X15Y31         FDCE                                         f  tbs_core_0/main_counter_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/CLK
    SLICE_X15Y31         FDCE                                         r  tbs_core_0/main_counter_value_reg[2]/C
                         clock pessimism              0.191    -0.476    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.507%)  route 0.415ns (66.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/CLK
    SLICE_X12Y31         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/state_reg[1]/Q
                         net (fo=21, routed)          0.272    -0.055    tbs_core_0/debouncer_3/Q[1]
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.010 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.143     0.133    tbs_core_0/reset_entity
    SLICE_X15Y31         FDCE                                         f  tbs_core_0/main_counter_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.823    -0.667    tbs_core_0/CLK
    SLICE_X15Y31         FDCE                                         r  tbs_core_0/main_counter_value_reg[3]/C
                         clock pessimism              0.191    -0.476    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 tbs_core_0/trigger_start_mode_uart_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/overflow_strb_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.148%)  route 0.694ns (78.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.553    -0.493    tbs_core_0/CLK
    SLICE_X13Y27         FDPE                                         r  tbs_core_0/trigger_start_mode_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  tbs_core_0/trigger_start_mode_uart_reg/Q
                         net (fo=3, routed)           0.219    -0.133    tbs_core_0/debouncer_2/trigger_start_mode_uart
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.088 f  tbs_core_0/debouncer_2/counter_value[17]_i_2/O
                         net (fo=19, routed)          0.474     0.386    tbs_core_0/time_measurement_0/reset_i
    SLICE_X16Y24         FDCE                                         f  tbs_core_0/time_measurement_0/overflow_strb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.815    -0.675    tbs_core_0/time_measurement_0/CLK
    SLICE_X16Y24         FDCE                                         r  tbs_core_0/time_measurement_0/overflow_strb_reg/C
                         clock pessimism              0.439    -0.236    
    SLICE_X16Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.328    tbs_core_0/time_measurement_0/overflow_strb_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/baudrate_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.983%)  route 0.503ns (73.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.270    -0.086    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.041 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.234     0.193    tbs_core_0/reset_i
    SLICE_X12Y25         FDCE                                         f  tbs_core_0/baudrate_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/baudrate_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X12Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    tbs_core_0/baudrate_uart_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/sc_noc_generator_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.983%)  route 0.503ns (73.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.270    -0.086    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.041 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.234     0.193    tbs_core_0/reset_i
    SLICE_X12Y25         FDCE                                         f  tbs_core_0/sc_noc_generator_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sc_noc_generator_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X12Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    tbs_core_0/sc_noc_generator_uart_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.724    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.503ns  (logic 5.090ns (48.462%)  route 5.413ns (51.538%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.637    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.761 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.242     7.003    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.503 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.503    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.465ns (43.022%)  route 1.941ns (56.978%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.003    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.048 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.156     2.204    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.406 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.406    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 5.128ns (44.722%)  route 6.338ns (55.278%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.616    -0.640    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.184 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=13, routed)          1.858     1.675    tbs_core_0/pwm_0/dac_upper_o[4]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.124     1.799 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.799    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_1[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.197 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.197    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.468 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.947     3.414    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_n_3
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.373     3.787 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.533     7.321    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.826 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.826    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 5.303ns (47.417%)  route 5.880ns (52.583%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.617    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.183 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          1.303     1.120    tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_2[3]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.124     1.244 r  tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.244    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_1[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.794 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.794    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.065 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.951     3.016    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_n_3
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.373     3.389 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.627     7.015    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529    10.544 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.544    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/baudrate_adj_uart_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 5.259ns (49.179%)  route 5.435ns (50.821%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.541    -0.715    tbs_core_0/CLK
    SLICE_X14Y25         FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  tbs_core_0/baudrate_adj_uart_reg[4]/Q
                         net (fo=7, routed)           1.407     1.210    tbs_core_0/uart_0/uart_tx_0/Q[3]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.334 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.334    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_2_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.904 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          1.395     3.299    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X22Y32         LUT5 (Prop_lut5_I2_O)        0.342     3.641 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.633     6.274    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.705     9.979 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.979    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 5.813ns (57.345%)  route 4.324ns (42.655%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.541    -0.715    tbs_core_0/CLK
    SLICE_X9Y24          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/Q
                         net (fo=10, routed)          1.514     1.255    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[7]
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.124     1.379 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.379    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.959 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.431     2.390    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.302     2.692 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.692    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.184 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.499     3.683    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.332     4.015 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.880     5.895    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     9.422 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.422    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 4.366ns (43.779%)  route 5.606ns (56.221%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=47, routed)          2.581     2.408    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.152     2.560 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.025     5.585    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.758     9.343 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.343    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 4.080ns (41.198%)  route 5.824ns (58.802%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=47, routed)          2.581     2.408    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.532 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.242     5.774    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.274 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.274    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.327ns (47.841%)  route 4.717ns (52.159%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=47, routed)          1.725     1.551    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.701 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=45, routed)          2.992     4.693    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.721     8.414 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.414    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.301ns (50.024%)  route 4.297ns (49.976%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=47, routed)          1.725     1.551    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.701 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=45, routed)          2.573     4.274    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.695     7.969 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.969    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_0/counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.983ns (61.655%)  route 3.099ns (38.345%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.616    -0.640    tbs_core_0/sc_noc_generator_0/CLK
    SLICE_X1Y21          FDCE                                         r  tbs_core_0/sc_noc_generator_0/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.419    -0.221 r  tbs_core_0/sc_noc_generator_0/counter_value_reg[8]/Q
                         net (fo=11, routed)          1.170     0.950    tbs_core_0/sc_noc_generator_0/counter_value_reg[8]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.299     1.249 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     1.249    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.823 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           1.928     3.751    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.691     7.442 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.442    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_0/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.602ns (59.370%)  route 3.149ns (40.630%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.612    -0.644    tbs_core_0/analog_trigger_0/CLK
    SLICE_X1Y23          FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.188 f  tbs_core_0/analog_trigger_0/counter_value_reg[0]/Q
                         net (fo=8, routed)           1.147     0.959    tbs_core_0/analog_trigger_0/counter_value_reg[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.083 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.083    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.615 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.003     3.618    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         3.490     7.108 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.108    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.343ns (73.676%)  route 0.480ns (26.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.582    -0.464    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.480     0.156    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.358 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.358    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.383ns (74.316%)  route 0.478ns (25.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.579    -0.467    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y26          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.478     0.151    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.393 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.393    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.360ns (72.638%)  route 0.512ns (27.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.579    -0.467    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y26          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          0.512     0.186    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.405 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.405    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.346ns (71.330%)  route 0.541ns (28.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.583    -0.463    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/Q
                         net (fo=11, routed)          0.541     0.219    dac_lower_o_OBUF[8]
    F12                  OBUF (Prop_obuf_I_O)         1.205     1.423 r  dac_lower_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.423    dac_lower_o[8]
    F12                                                               r  dac_lower_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.346ns (69.589%)  route 0.588ns (30.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.581    -0.465    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y27          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=13, routed)          0.588     0.264    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.469 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.469    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.347ns (68.086%)  route 0.631ns (31.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.556    -0.490    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X11Y31         FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.631     0.282    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.487 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.487    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.390ns (69.592%)  route 0.607ns (30.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.582    -0.464    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/Q
                         net (fo=11, routed)          0.607     0.284    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.532 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.532    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.355ns (67.589%)  route 0.650ns (32.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.581    -0.465    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=13, routed)          0.650     0.325    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.539 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.539    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.365ns (67.639%)  route 0.653ns (32.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.584    -0.462    tbs_core_0/dac_control_1/CLK
    SLICE_X7Y32          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.653     0.332    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.556 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.556    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.375ns (67.601%)  route 0.659ns (32.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.582    -0.464    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.659     0.335    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.569 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.569    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.832ns  (logic 1.604ns (33.190%)  route 3.228ns (66.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.679     4.159    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X14Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.283 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.549     4.832    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X13Y24         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.425    -1.455    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.832ns  (logic 1.604ns (33.190%)  route 3.228ns (66.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.679     4.159    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X14Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.283 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.549     4.832    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X13Y24         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.425    -1.455    tbs_core_0/sync_chain_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.580ns (33.595%)  route 3.123ns (66.405%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.123     4.579    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.703 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.703    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.431    -1.449    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X15Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 1.456ns (31.905%)  route 3.107ns (68.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.107     4.563    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X13Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.430    -1.450    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X13Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.456ns  (logic 1.612ns (36.163%)  route 2.845ns (63.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.845     4.332    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X4Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.456 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.456    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X4Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.506    -1.374    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 1.456ns (34.054%)  route 2.819ns (65.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.819     4.275    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X15Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.427    -1.453    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X15Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 1.456ns (34.054%)  route 2.819ns (65.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.819     4.275    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.427    -1.453    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 1.608ns (37.607%)  route 2.667ns (62.393%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.667     4.151    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.124     4.275 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.275    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.507    -1.373    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X4Y38          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.456ns (34.125%)  route 2.810ns (65.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.810     4.266    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.431    -1.449    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.465ns (34.727%)  route 2.754ns (65.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           2.754     4.219    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X14Y32         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        1.434    -1.446    tbs_core_0/sync_chain_2/CLK
    SLICE_X14Y32         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.236ns (31.487%)  route 0.514ns (68.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.514     0.750    tbs_core_0/sync_chain_1/D[0]
    SLICE_X9Y29          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.821    -0.669    tbs_core_0/sync_chain_1/CLK
    SLICE_X9Y29          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.246ns (21.160%)  route 0.917ns (78.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.163    tbs_core_0/sync_chain_1/D[1]
    SLICE_X14Y29         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.821    -0.669    tbs_core_0/sync_chain_1/CLK
    SLICE_X14Y29         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.224ns (18.466%)  route 0.989ns (81.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.989     1.213    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X16Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.816    -0.674    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X16Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.294ns (21.940%)  route 1.046ns (78.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.046     1.295    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X12Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.340 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.340    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X12Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.830    -0.660    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X12Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.224ns (15.536%)  route 1.218ns (84.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.218     1.442    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X14Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.262ns (17.694%)  route 1.220ns (82.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           1.220     1.437    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.856    -0.634    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.224ns (14.912%)  route 1.278ns (85.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.278     1.502    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X15Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X15Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.233ns (15.495%)  route 1.271ns (84.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.271     1.504    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X14Y32         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.824    -0.666    tbs_core_0/sync_chain_2/CLK
    SLICE_X14Y32         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.224ns (14.887%)  route 1.280ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.280     1.504    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X15Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.820    -0.670    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X15Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.224ns (14.482%)  route 1.322ns (85.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.322     1.546    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2085, routed)        0.821    -0.669    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C





