# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 12:48:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:48:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 12:48:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 12:48:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:48:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 12:48:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 12:48:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 12:48:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:48:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 12:48:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 12:48:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 12:48:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:48:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 12:48:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 12:48:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 12:48:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 12:48:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 12:48:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 12:48:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 12:48:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 12:48:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 12:48:58 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 12:48:58 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 12:48:58 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 12:48:58 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:48:58 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 12:48:58 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftdvb0ri".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdvb0ri
# ** Error: (vish-4014) No objects found matching '/tp/divider'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/tp/diviser'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/tp/cntdiv'.
# Executing ONERROR command at macro ./wave.do line 19
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              1930000: INFO: At 1930000ns red: 1, yellow: 0, green: 0
#              2130000: INFO: At 2130000ns red: 1, yellow: 0, green: 0
#              2330000: INFO: At 2330000ns red: 1, yellow: 0, green: 0
#              2530000: INFO: At 2530000ns red: 1, yellow: 0, green: 0
#              2730000: INFO: At 2730000ns red: 1, yellow: 0, green: 0
#              2930000: INFO: At 2930000ns red: 1, yellow: 0, green: 0
#              3130000: INFO: At 3130000ns red: 1, yellow: 0, green: 0
#              3330000: INFO: At 3330000ns red: 1, yellow: 0, green: 0
#              3530000: INFO: At 3530000ns red: 1, yellow: 0, green: 0
#              3730000: INFO: At 3730000ns red: 1, yellow: 0, green: 0
#              3930000: INFO: At 3930000ns red: 1, yellow: 0, green: 0
#              4130000: INFO: At 4130000ns red: 1, yellow: 0, green: 0
#              4330000: INFO: At 4330000ns red: 1, yellow: 0, green: 0
#              4530000: INFO: At 4530000ns red: 1, yellow: 0, green: 0
#              4730000: INFO: At 4730000ns red: 1, yellow: 0, green: 0
#              4930000: INFO: At 4930000ns red: 1, yellow: 0, green: 0
#              5130000: INFO: At 5130000ns red: 1, yellow: 0, green: 0
#              5330000: INFO: At 5330000ns red: 1, yellow: 0, green: 0
#              5530000: INFO: At 5530000ns red: 1, yellow: 0, green: 0
#              5730000: INFO: At 5730000ns red: 1, yellow: 0, green: 0
#              5930000: INFO: At 5930000ns red: 1, yellow: 0, green: 0
#              6130000: INFO: At 6130000ns red: 1, yellow: 0, green: 0
#              6330000: INFO: At 6330000ns red: 1, yellow: 0, green: 0
#              6530000: INFO: At 6530000ns red: 1, yellow: 0, green: 0
#              6730000: INFO: At 6730000ns red: 1, yellow: 0, green: 0
#              6930000: INFO: At 6930000ns red: 1, yellow: 0, green: 0
#              7130000: INFO: At 7130000ns red: 1, yellow: 0, green: 0
#              7330000: INFO: At 7330000ns red: 1, yellow: 0, green: 0
#              7530000: INFO: At 7530000ns red: 1, yellow: 0, green: 0
#              7730000: INFO: At 7730000ns red: 1, yellow: 0, green: 0
#              7930000: INFO: At 7930000ns red: 1, yellow: 0, green: 0
#              8130000: INFO: At 8130000ns red: 1, yellow: 0, green: 0
#              8330000: INFO: At 8330000ns red: 1, yellow: 0, green: 0
#              8530000: INFO: At 8530000ns red: 1, yellow: 0, green: 0
#              8730000: INFO: At 8730000ns red: 1, yellow: 0, green: 0
#              8930000: INFO: At 8930000ns red: 1, yellow: 0, green: 0
#              9130000: INFO: At 9130000ns red: 1, yellow: 0, green: 0
#              9330000: INFO: At 9330000ns red: 1, yellow: 0, green: 0
#              9530000: INFO: At 9530000ns red: 1, yellow: 0, green: 0
#              9730000: INFO: At 9730000ns red: 1, yellow: 0, green: 0
#              9930000: INFO: At 9930000ns red: 1, yellow: 0, green: 0
#             10130000: INFO: At 10130000ns red: 1, yellow: 0, green: 0
#             10330000: INFO: At 10330000ns red: 1, yellow: 0, green: 0
#             10530000: INFO: At 10530000ns red: 1, yellow: 0, green: 0
#             10730000: INFO: At 10730000ns red: 1, yellow: 0, green: 0
#             10930000: INFO: At 10930000ns red: 1, yellow: 0, green: 0
#             11130000: INFO: At 11130000ns red: 1, yellow: 0, green: 0
#             11330000: INFO: At 11330000ns red: 1, yellow: 0, green: 0
#             11530000: INFO: At 11530000ns red: 1, yellow: 0, green: 0
#             11730000: INFO: At 11730000ns red: 1, yellow: 0, green: 0
#             11930000: INFO: At 11930000ns red: 1, yellow: 0, green: 0
#             12130000: INFO: At 12130000ns red: 1, yellow: 0, green: 0
#             12330000: INFO: At 12330000ns red: 1, yellow: 0, green: 0
#             12530000: INFO: At 12530000ns red: 1, yellow: 0, green: 0
#             12730000: INFO: At 12730000ns red: 1, yellow: 0, green: 0
#             12930000: INFO: At 12930000ns red: 1, yellow: 0, green: 0
#             13130000: INFO: At 13130000ns red: 1, yellow: 0, green: 0
#             13330000: INFO: At 13330000ns red: 1, yellow: 0, green: 0
#             13530000: INFO: At 13530000ns red: 1, yellow: 0, green: 0
#             13730000: INFO: At 13730000ns red: 1, yellow: 0, green: 0
#             13930000: INFO: At 13930000ns red: 1, yellow: 0, green: 0
#             14130000: INFO: At 14130000ns red: 1, yellow: 0, green: 0
#             14330000: INFO: At 14330000ns red: 1, yellow: 0, green: 0
#             14530000: INFO: At 14530000ns red: 1, yellow: 0, green: 0
#             14730000: INFO: At 14730000ns red: 1, yellow: 0, green: 0
#             14930000: INFO: At 14930000ns red: 1, yellow: 0, green: 0
#             15130000: INFO: At 15130000ns red: 1, yellow: 0, green: 0
#             15330000: INFO: At 15330000ns red: 1, yellow: 0, green: 0
#             15530000: INFO: At 15530000ns red: 1, yellow: 0, green: 0
#             15730000: INFO: At 15730000ns red: 1, yellow: 0, green: 0
#             15930000: INFO: At 15930000ns red: 1, yellow: 0, green: 0
#             16130000: INFO: At 16130000ns red: 1, yellow: 0, green: 0
#             16330000: INFO: At 16330000ns red: 1, yellow: 0, green: 0
#             16530000: INFO: At 16530000ns red: 1, yellow: 0, green: 0
#             16730000: INFO: At 16730000ns red: 1, yellow: 0, green: 0
#             16930000: INFO: At 16930000ns red: 1, yellow: 0, green: 0
#             17130000: INFO: At 17130000ns red: 1, yellow: 0, green: 0
#             17330000: INFO: At 17330000ns red: 1, yellow: 0, green: 0
#             17530000: INFO: At 17530000ns red: 1, yellow: 0, green: 0
#             17730000: INFO: At 17730000ns red: 1, yellow: 0, green: 0
#             17930000: INFO: At 17930000ns red: 1, yellow: 0, green: 0
#             18130000: INFO: At 18130000ns red: 1, yellow: 0, green: 0
#             18330000: INFO: At 18330000ns red: 1, yellow: 0, green: 0
#             18530000: INFO: At 18530000ns red: 1, yellow: 0, green: 0
#             18730000: INFO: At 18730000ns red: 1, yellow: 0, green: 0
#             18930000: INFO: At 18930000ns red: 1, yellow: 0, green: 0
#             19130000: INFO: At 19130000ns red: 1, yellow: 0, green: 0
#             19330000: INFO: At 19330000ns red: 1, yellow: 0, green: 0
#             19530000: INFO: At 19530000ns red: 1, yellow: 0, green: 0
#             19730000: INFO: At 19730000ns red: 1, yellow: 0, green: 0
#             19930000: INFO: At 19930000ns red: 1, yellow: 0, green: 0
#             20130000: INFO: At 20130000ns red: 1, yellow: 0, green: 0
#             20330000: INFO: At 20330000ns red: 1, yellow: 0, green: 0
#             20530000: INFO: At 20530000ns red: 1, yellow: 0, green: 0
#             20730000: INFO: At 20730000ns red: 1, yellow: 0, green: 0
#             20930000: INFO: At 20930000ns red: 1, yellow: 0, green: 0
#             21130000: INFO: At 21130000ns red: 1, yellow: 0, green: 0
#             21330000: INFO: At 21330000ns red: 1, yellow: 0, green: 0
#             21530000: INFO: At 21530000ns red: 1, yellow: 0, green: 0
#             21730000: INFO: At 21730000ns red: 1, yellow: 0, green: 0
#             21930000: INFO: At 21930000ns red: 1, yellow: 0, green: 0
#             22130000: INFO: At 22130000ns red: 1, yellow: 0, green: 0
#             22330000: INFO: At 22330000ns red: 1, yellow: 0, green: 0
#             22530000: INFO: At 22530000ns red: 1, yellow: 0, green: 0
#             22730000: INFO: At 22730000ns red: 1, yellow: 0, green: 0
#             22930000: INFO: At 22930000ns red: 1, yellow: 0, green: 0
#             23130000: INFO: At 23130000ns red: 1, yellow: 0, green: 0
#             23330000: INFO: At 23330000ns red: 1, yellow: 0, green: 0
#             23530000: INFO: At 23530000ns red: 1, yellow: 0, green: 0
#             23730000: INFO: At 23730000ns red: 1, yellow: 0, green: 0
#             23930000: INFO: At 23930000ns red: 1, yellow: 0, green: 0
#             24130000: INFO: At 24130000ns red: 1, yellow: 0, green: 0
#             24330000: INFO: At 24330000ns red: 1, yellow: 0, green: 0
#             24530000: INFO: At 24530000ns red: 1, yellow: 0, green: 0
#             24730000: INFO: At 24730000ns red: 1, yellow: 0, green: 0
#             24930000: INFO: At 24930000ns red: 1, yellow: 0, green: 0
#             25130000: INFO: At 25130000ns red: 1, yellow: 0, green: 0
#             25330000: INFO: At 25330000ns red: 1, yellow: 0, green: 0
#             25530000: INFO: At 25530000ns red: 1, yellow: 0, green: 0
#             25730000: INFO: At 25730000ns red: 1, yellow: 0, green: 0
#             25930000: INFO: At 25930000ns red: 1, yellow: 0, green: 0
#             26130000: INFO: At 26130000ns red: 1, yellow: 0, green: 0
#             26330000: INFO: At 26330000ns red: 1, yellow: 0, green: 0
#             26530000: INFO: At 26530000ns red: 1, yellow: 0, green: 0
#             26730000: INFO: At 26730000ns red: 1, yellow: 0, green: 0
#             26930000: INFO: At 26930000ns red: 1, yellow: 0, green: 0
#             27130000: INFO: At 27130000ns red: 1, yellow: 0, green: 0
#             27330000: INFO: At 27330000ns red: 1, yellow: 0, green: 0
#             27530000: INFO: At 27530000ns red: 1, yellow: 0, green: 0
#             27730000: INFO: At 27730000ns red: 1, yellow: 0, green: 0
#             27930000: INFO: At 27930000ns red: 1, yellow: 0, green: 0
#             28130000: INFO: At 28130000ns red: 1, yellow: 0, green: 0
#             28330000: INFO: At 28330000ns red: 1, yellow: 0, green: 0
#             28530000: INFO: At 28530000ns red: 1, yellow: 0, green: 0
#             28730000: INFO: At 28730000ns red: 1, yellow: 0, green: 0
#             28930000: INFO: At 28930000ns red: 1, yellow: 0, green: 0
#             29130000: INFO: At 29130000ns red: 1, yellow: 0, green: 0
#             29330000: INFO: At 29330000ns red: 1, yellow: 0, green: 0
#             29530000: INFO: At 29530000ns red: 1, yellow: 0, green: 0
#             29730000: INFO: At 29730000ns red: 1, yellow: 0, green: 0
#             29930000: INFO: At 29930000ns red: 1, yellow: 0, green: 0
#             30130000: INFO: At 30130000ns red: 1, yellow: 0, green: 0
#             30330000: INFO: At 30330000ns red: 1, yellow: 0, green: 0
#             30530000: INFO: At 30530000ns red: 1, yellow: 0, green: 0
#             30730000: INFO: At 30730000ns red: 1, yellow: 0, green: 0
#             30930000: INFO: At 30930000ns red: 1, yellow: 0, green: 0
#             31130000: INFO: At 31130000ns red: 1, yellow: 0, green: 0
#             31330000: INFO: At 31330000ns red: 1, yellow: 0, green: 0
#             31530000: INFO: At 31530000ns red: 1, yellow: 0, green: 0
#             31730000: INFO: At 31730000ns red: 1, yellow: 0, green: 0
#             31930000: INFO: At 31930000ns red: 1, yellow: 0, green: 0
#             32130000: INFO: At 32130000ns red: 1, yellow: 0, green: 0
#             32330000: INFO: At 32330000ns red: 1, yellow: 0, green: 0
#             32530000: INFO: At 32530000ns red: 1, yellow: 0, green: 0
#             32730000: INFO: At 32730000ns red: 1, yellow: 0, green: 0
#             32930000: INFO: At 32930000ns red: 1, yellow: 0, green: 0
#             33130000: INFO: At 33130000ns red: 1, yellow: 0, green: 0
#             33330000: INFO: At 33330000ns red: 1, yellow: 0, green: 0
#             33530000: INFO: At 33530000ns red: 1, yellow: 0, green: 0
#             33730000: INFO: At 33730000ns red: 1, yellow: 0, green: 0
#             33930000: INFO: At 33930000ns red: 1, yellow: 0, green: 0
#             34130000: INFO: At 34130000ns red: 1, yellow: 0, green: 0
#             34330000: INFO: At 34330000ns red: 1, yellow: 0, green: 0
#             34530000: INFO: At 34530000ns red: 1, yellow: 0, green: 0
#             34730000: INFO: At 34730000ns red: 1, yellow: 0, green: 0
#             34930000: INFO: At 34930000ns red: 1, yellow: 0, green: 0
#             35130000: INFO: At 35130000ns red: 1, yellow: 0, green: 0
#             35330000: INFO: At 35330000ns red: 1, yellow: 0, green: 0
#             35530000: INFO: At 35530000ns red: 1, yellow: 0, green: 0
#             35730000: INFO: At 35730000ns red: 1, yellow: 0, green: 0
#             35930000: INFO: At 35930000ns red: 1, yellow: 0, green: 0
#             36130000: INFO: At 36130000ns red: 1, yellow: 0, green: 0
#             36330000: INFO: At 36330000ns red: 1, yellow: 0, green: 0
#             36530000: INFO: At 36530000ns red: 1, yellow: 0, green: 0
#             36730000: INFO: At 36730000ns red: 1, yellow: 0, green: 0
#             36930000: INFO: At 36930000ns red: 1, yellow: 0, green: 0
#             37130000: INFO: At 37130000ns red: 1, yellow: 0, green: 0
#             37330000: INFO: At 37330000ns red: 1, yellow: 0, green: 0
#             37530000: INFO: At 37530000ns red: 1, yellow: 0, green: 0
#             37730000: INFO: At 37730000ns red: 1, yellow: 0, green: 0
#             37930000: INFO: At 37930000ns red: 1, yellow: 0, green: 0
#             38130000: INFO: At 38130000ns red: 1, yellow: 0, green: 0
#             38330000: INFO: At 38330000ns red: 1, yellow: 0, green: 0
#             38530000: INFO: At 38530000ns red: 1, yellow: 0, green: 0
#             38730000: INFO: At 38730000ns red: 1, yellow: 0, green: 0
#             38930000: INFO: At 38930000ns red: 1, yellow: 0, green: 0
#             39130000: INFO: At 39130000ns red: 1, yellow: 0, green: 0
#             39330000: INFO: At 39330000ns red: 1, yellow: 0, green: 0
#             39530000: INFO: At 39530000ns red: 1, yellow: 0, green: 0
#             39730000: INFO: At 39730000ns red: 1, yellow: 0, green: 0
#             39930000: INFO: At 39930000ns red: 1, yellow: 0, green: 0
#             40130000: INFO: At 40130000ns red: 1, yellow: 0, green: 0
#             40330000: INFO: At 40330000ns red: 1, yellow: 0, green: 0
#             40530000: INFO: At 40530000ns red: 1, yellow: 0, green: 0
#             40730000: INFO: At 40730000ns red: 1, yellow: 0, green: 0
#             40930000: INFO: At 40930000ns red: 1, yellow: 0, green: 0
#             41130000: INFO: At 41130000ns red: 1, yellow: 0, green: 0
#             41330000: INFO: At 41330000ns red: 1, yellow: 0, green: 0
#             41530000: INFO: At 41530000ns red: 1, yellow: 0, green: 0
#             41730000: INFO: At 41730000ns red: 1, yellow: 0, green: 0
#             41930000: INFO: At 41930000ns red: 1, yellow: 0, green: 0
#             42130000: INFO: At 42130000ns red: 1, yellow: 0, green: 0
#             42330000: INFO: At 42330000ns red: 1, yellow: 0, green: 0
#             42530000: INFO: At 42530000ns red: 1, yellow: 0, green: 0
#             42730000: INFO: At 42730000ns red: 1, yellow: 0, green: 0
#             42930000: INFO: At 42930000ns red: 1, yellow: 0, green: 0
#             43130000: INFO: At 43130000ns red: 1, yellow: 0, green: 0
#             43330000: INFO: At 43330000ns red: 1, yellow: 0, green: 0
#             43530000: INFO: At 43530000ns red: 1, yellow: 0, green: 0
#             43730000: INFO: At 43730000ns red: 1, yellow: 0, green: 0
#             43930000: INFO: At 43930000ns red: 1, yellow: 0, green: 0
#             44130000: INFO: At 44130000ns red: 1, yellow: 0, green: 0
#             44330000: INFO: At 44330000ns red: 1, yellow: 0, green: 0
#             44530000: INFO: At 44530000ns red: 1, yellow: 0, green: 0
#             44730000: INFO: At 44730000ns red: 1, yellow: 0, green: 0
#             44930000: INFO: At 44930000ns red: 1, yellow: 0, green: 0
#             45130000: INFO: At 45130000ns red: 1, yellow: 0, green: 0
#             45330000: INFO: At 45330000ns red: 1, yellow: 0, green: 0
#             45530000: INFO: At 45530000ns red: 1, yellow: 0, green: 0
#             45730000: INFO: At 45730000ns red: 1, yellow: 0, green: 0
#             45930000: INFO: At 45930000ns red: 1, yellow: 0, green: 0
#             46130000: INFO: At 46130000ns red: 1, yellow: 0, green: 0
#             46330000: INFO: At 46330000ns red: 1, yellow: 0, green: 0
#             46530000: INFO: At 46530000ns red: 1, yellow: 0, green: 0
#             46730000: INFO: At 46730000ns red: 1, yellow: 0, green: 0
#             46930000: INFO: At 46930000ns red: 1, yellow: 0, green: 0
#             47130000: INFO: At 47130000ns red: 1, yellow: 0, green: 0
#             47330000: INFO: At 47330000ns red: 1, yellow: 0, green: 0
#             47530000: INFO: At 47530000ns red: 1, yellow: 0, green: 0
#             47730000: INFO: At 47730000ns red: 1, yellow: 0, green: 0
#             47930000: INFO: At 47930000ns red: 1, yellow: 0, green: 0
#             48130000: INFO: At 48130000ns red: 1, yellow: 0, green: 0
#             48330000: INFO: At 48330000ns red: 1, yellow: 0, green: 0
#             48530000: INFO: At 48530000ns red: 1, yellow: 0, green: 0
#             48730000: INFO: At 48730000ns red: 1, yellow: 0, green: 0
#             48930000: INFO: At 48930000ns red: 1, yellow: 0, green: 0
#             49130000: INFO: At 49130000ns red: 1, yellow: 0, green: 0
#             49330000: INFO: At 49330000ns red: 1, yellow: 0, green: 0
#             49530000: INFO: At 49530000ns red: 1, yellow: 0, green: 0
#             49730000: INFO: At 49730000ns red: 1, yellow: 0, green: 0
#             49930000: INFO: At 49930000ns red: 1, yellow: 0, green: 0
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:29 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:52:29 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:52:30 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:30 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 12:52:31 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 12:52:31 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:52:31 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 12:52:31 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 12:52:31 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:52:32 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 12:52:33 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 12:52:33 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 12:52:33 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 12:52:33 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 12:52:34 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 12:52:35 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:35 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 12:52:35 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:35 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 12:52:35 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:35 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 12:52:35 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:35 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 12:52:36 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:36 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 12:52:36 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:36 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 12:52:36 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:36 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:52:36 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 12:52:38 on Jan 29,2022, Elapsed time: 0:03:40
# Errors: 13, Warnings: 34
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 12:52:39 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftf9fa8z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf9fa8z
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              1930000: INFO: At 1930000ns red: 1, yellow: 0, green: 0
#              2130000: INFO: At 2130000ns red: 1, yellow: 0, green: 0
#              2330000: INFO: At 2330000ns red: 1, yellow: 0, green: 0
#              2530000: INFO: At 2530000ns red: 1, yellow: 0, green: 0
#              2730000: INFO: At 2730000ns red: 1, yellow: 0, green: 0
#              2930000: INFO: At 2930000ns red: 1, yellow: 0, green: 0
#              3130000: INFO: At 3130000ns red: 1, yellow: 0, green: 0
#              3330000: INFO: At 3330000ns red: 1, yellow: 0, green: 0
#              3530000: INFO: At 3530000ns red: 1, yellow: 0, green: 0
#              3730000: INFO: At 3730000ns red: 1, yellow: 0, green: 0
#              3930000: INFO: At 3930000ns red: 1, yellow: 0, green: 0
#              4130000: INFO: At 4130000ns red: 1, yellow: 0, green: 0
#              4330000: INFO: At 4330000ns red: 1, yellow: 0, green: 0
#              4530000: INFO: At 4530000ns red: 1, yellow: 0, green: 0
#              4730000: INFO: At 4730000ns red: 1, yellow: 0, green: 0
#              4930000: INFO: At 4930000ns red: 1, yellow: 0, green: 0
#              5130000: INFO: At 5130000ns red: 1, yellow: 0, green: 0
#              5330000: INFO: At 5330000ns red: 1, yellow: 0, green: 0
#              5530000: INFO: At 5530000ns red: 1, yellow: 0, green: 0
#              5730000: INFO: At 5730000ns red: 1, yellow: 0, green: 0
#              5930000: INFO: At 5930000ns red: 1, yellow: 0, green: 0
#              6130000: INFO: At 6130000ns red: 1, yellow: 0, green: 0
#              6330000: INFO: At 6330000ns red: 1, yellow: 0, green: 0
#              6530000: INFO: At 6530000ns red: 1, yellow: 0, green: 0
#              6730000: INFO: At 6730000ns red: 1, yellow: 0, green: 0
#              6930000: INFO: At 6930000ns red: 1, yellow: 0, green: 0
#              7130000: INFO: At 7130000ns red: 1, yellow: 0, green: 0
#              7330000: INFO: At 7330000ns red: 1, yellow: 0, green: 0
#              7530000: INFO: At 7530000ns red: 1, yellow: 0, green: 0
#              7730000: INFO: At 7730000ns red: 1, yellow: 0, green: 0
#              7930000: INFO: At 7930000ns red: 1, yellow: 0, green: 0
#              8130000: INFO: At 8130000ns red: 1, yellow: 0, green: 0
#              8330000: INFO: At 8330000ns red: 1, yellow: 0, green: 0
#              8530000: INFO: At 8530000ns red: 1, yellow: 0, green: 0
#              8730000: INFO: At 8730000ns red: 1, yellow: 0, green: 0
#              8930000: INFO: At 8930000ns red: 1, yellow: 0, green: 0
#              9130000: INFO: At 9130000ns red: 1, yellow: 0, green: 0
#              9330000: INFO: At 9330000ns red: 1, yellow: 0, green: 0
#              9530000: INFO: At 9530000ns red: 1, yellow: 0, green: 0
#              9730000: INFO: At 9730000ns red: 1, yellow: 0, green: 0
#              9930000: INFO: At 9930000ns red: 1, yellow: 0, green: 0
#             10130000: INFO: At 10130000ns red: 1, yellow: 0, green: 0
#             10330000: INFO: At 10330000ns red: 1, yellow: 0, green: 0
#             10530000: INFO: At 10530000ns red: 1, yellow: 0, green: 0
#             10730000: INFO: At 10730000ns red: 1, yellow: 0, green: 0
#             10930000: INFO: At 10930000ns red: 1, yellow: 0, green: 0
#             11130000: INFO: At 11130000ns red: 1, yellow: 0, green: 0
#             11330000: INFO: At 11330000ns red: 1, yellow: 0, green: 0
#             11530000: INFO: At 11530000ns red: 1, yellow: 0, green: 0
#             11730000: INFO: At 11730000ns red: 1, yellow: 0, green: 0
#             11930000: INFO: At 11930000ns red: 1, yellow: 0, green: 0
#             12130000: INFO: At 12130000ns red: 1, yellow: 0, green: 0
#             12330000: INFO: At 12330000ns red: 1, yellow: 0, green: 0
#             12530000: INFO: At 12530000ns red: 1, yellow: 0, green: 0
#             12730000: INFO: At 12730000ns red: 1, yellow: 0, green: 0
#             12930000: INFO: At 12930000ns red: 1, yellow: 0, green: 0
#             13130000: INFO: At 13130000ns red: 1, yellow: 0, green: 0
#             13330000: INFO: At 13330000ns red: 1, yellow: 0, green: 0
#             13530000: INFO: At 13530000ns red: 1, yellow: 0, green: 0
#             13730000: INFO: At 13730000ns red: 1, yellow: 0, green: 0
#             13930000: INFO: At 13930000ns red: 1, yellow: 0, green: 0
#             14130000: INFO: At 14130000ns red: 1, yellow: 0, green: 0
#             14330000: INFO: At 14330000ns red: 1, yellow: 0, green: 0
#             14530000: INFO: At 14530000ns red: 1, yellow: 0, green: 0
#             14730000: INFO: At 14730000ns red: 1, yellow: 0, green: 0
#             14930000: INFO: At 14930000ns red: 1, yellow: 0, green: 0
#             15130000: INFO: At 15130000ns red: 1, yellow: 0, green: 0
#             15330000: INFO: At 15330000ns red: 1, yellow: 0, green: 0
#             15530000: INFO: At 15530000ns red: 1, yellow: 0, green: 0
#             15730000: INFO: At 15730000ns red: 1, yellow: 0, green: 0
#             15930000: INFO: At 15930000ns red: 1, yellow: 0, green: 0
#             16130000: INFO: At 16130000ns red: 1, yellow: 0, green: 0
#             16330000: INFO: At 16330000ns red: 1, yellow: 0, green: 0
#             16530000: INFO: At 16530000ns red: 1, yellow: 0, green: 0
#             16730000: INFO: At 16730000ns red: 1, yellow: 0, green: 0
#             16930000: INFO: At 16930000ns red: 1, yellow: 0, green: 0
#             17130000: INFO: At 17130000ns red: 1, yellow: 0, green: 0
#             17330000: INFO: At 17330000ns red: 1, yellow: 0, green: 0
#             17530000: INFO: At 17530000ns red: 1, yellow: 0, green: 0
#             17730000: INFO: At 17730000ns red: 1, yellow: 0, green: 0
#             17930000: INFO: At 17930000ns red: 1, yellow: 0, green: 0
#             18130000: INFO: At 18130000ns red: 1, yellow: 0, green: 0
#             18330000: INFO: At 18330000ns red: 1, yellow: 0, green: 0
#             18530000: INFO: At 18530000ns red: 1, yellow: 0, green: 0
#             18730000: INFO: At 18730000ns red: 1, yellow: 0, green: 0
#             18930000: INFO: At 18930000ns red: 1, yellow: 0, green: 0
#             19130000: INFO: At 19130000ns red: 1, yellow: 0, green: 0
#             19330000: INFO: At 19330000ns red: 1, yellow: 0, green: 0
#             19530000: INFO: At 19530000ns red: 1, yellow: 0, green: 0
#             19730000: INFO: At 19730000ns red: 1, yellow: 0, green: 0
#             19930000: INFO: At 19930000ns red: 1, yellow: 0, green: 0
#             20130000: INFO: At 20130000ns red: 1, yellow: 0, green: 0
#             20330000: INFO: At 20330000ns red: 1, yellow: 0, green: 0
#             20530000: INFO: At 20530000ns red: 1, yellow: 0, green: 0
#             20730000: INFO: At 20730000ns red: 1, yellow: 0, green: 0
#             20930000: INFO: At 20930000ns red: 1, yellow: 0, green: 0
#             21130000: INFO: At 21130000ns red: 1, yellow: 0, green: 0
#             21330000: INFO: At 21330000ns red: 1, yellow: 0, green: 0
#             21530000: INFO: At 21530000ns red: 1, yellow: 0, green: 0
#             21730000: INFO: At 21730000ns red: 1, yellow: 0, green: 0
#             21930000: INFO: At 21930000ns red: 1, yellow: 0, green: 0
#             22130000: INFO: At 22130000ns red: 1, yellow: 0, green: 0
#             22330000: INFO: At 22330000ns red: 1, yellow: 0, green: 0
#             22530000: INFO: At 22530000ns red: 1, yellow: 0, green: 0
#             22730000: INFO: At 22730000ns red: 1, yellow: 0, green: 0
#             22930000: INFO: At 22930000ns red: 1, yellow: 0, green: 0
#             23130000: INFO: At 23130000ns red: 1, yellow: 0, green: 0
#             23330000: INFO: At 23330000ns red: 1, yellow: 0, green: 0
#             23530000: INFO: At 23530000ns red: 1, yellow: 0, green: 0
#             23730000: INFO: At 23730000ns red: 1, yellow: 0, green: 0
#             23930000: INFO: At 23930000ns red: 1, yellow: 0, green: 0
#             24130000: INFO: At 24130000ns red: 1, yellow: 0, green: 0
#             24330000: INFO: At 24330000ns red: 1, yellow: 0, green: 0
#             24530000: INFO: At 24530000ns red: 1, yellow: 0, green: 0
#             24730000: INFO: At 24730000ns red: 1, yellow: 0, green: 0
#             24930000: INFO: At 24930000ns red: 1, yellow: 0, green: 0
#             25130000: INFO: At 25130000ns red: 1, yellow: 0, green: 0
#             25330000: INFO: At 25330000ns red: 1, yellow: 0, green: 0
#             25530000: INFO: At 25530000ns red: 1, yellow: 0, green: 0
#             25730000: INFO: At 25730000ns red: 1, yellow: 0, green: 0
#             25930000: INFO: At 25930000ns red: 1, yellow: 0, green: 0
#             26130000: INFO: At 26130000ns red: 1, yellow: 0, green: 0
#             26330000: INFO: At 26330000ns red: 1, yellow: 0, green: 0
#             26530000: INFO: At 26530000ns red: 1, yellow: 0, green: 0
#             26730000: INFO: At 26730000ns red: 1, yellow: 0, green: 0
#             26930000: INFO: At 26930000ns red: 1, yellow: 0, green: 0
#             27130000: INFO: At 27130000ns red: 1, yellow: 0, green: 0
#             27330000: INFO: At 27330000ns red: 1, yellow: 0, green: 0
#             27530000: INFO: At 27530000ns red: 1, yellow: 0, green: 0
#             27730000: INFO: At 27730000ns red: 1, yellow: 0, green: 0
#             27930000: INFO: At 27930000ns red: 1, yellow: 0, green: 0
#             28130000: INFO: At 28130000ns red: 1, yellow: 0, green: 0
#             28330000: INFO: At 28330000ns red: 1, yellow: 0, green: 0
#             28530000: INFO: At 28530000ns red: 1, yellow: 0, green: 0
#             28730000: INFO: At 28730000ns red: 1, yellow: 0, green: 0
#             28930000: INFO: At 28930000ns red: 1, yellow: 0, green: 0
#             29130000: INFO: At 29130000ns red: 1, yellow: 0, green: 0
#             29330000: INFO: At 29330000ns red: 1, yellow: 0, green: 0
#             29530000: INFO: At 29530000ns red: 1, yellow: 0, green: 0
#             29730000: INFO: At 29730000ns red: 1, yellow: 0, green: 0
#             29930000: INFO: At 29930000ns red: 1, yellow: 0, green: 0
#             30130000: INFO: At 30130000ns red: 1, yellow: 0, green: 0
#             30330000: INFO: At 30330000ns red: 1, yellow: 0, green: 0
#             30530000: INFO: At 30530000ns red: 1, yellow: 0, green: 0
#             30730000: INFO: At 30730000ns red: 1, yellow: 0, green: 0
#             30930000: INFO: At 30930000ns red: 1, yellow: 0, green: 0
#             31130000: INFO: At 31130000ns red: 1, yellow: 0, green: 0
#             31330000: INFO: At 31330000ns red: 1, yellow: 0, green: 0
#             31530000: INFO: At 31530000ns red: 1, yellow: 0, green: 0
#             31730000: INFO: At 31730000ns red: 1, yellow: 0, green: 0
#             31930000: INFO: At 31930000ns red: 1, yellow: 0, green: 0
#             32130000: INFO: At 32130000ns red: 1, yellow: 0, green: 0
#             32330000: INFO: At 32330000ns red: 1, yellow: 0, green: 0
#             32530000: INFO: At 32530000ns red: 1, yellow: 0, green: 0
#             32730000: INFO: At 32730000ns red: 1, yellow: 0, green: 0
#             32930000: INFO: At 32930000ns red: 1, yellow: 0, green: 0
#             33130000: INFO: At 33130000ns red: 1, yellow: 0, green: 0
#             33330000: INFO: At 33330000ns red: 1, yellow: 0, green: 0
#             33530000: INFO: At 33530000ns red: 1, yellow: 0, green: 0
#             33730000: INFO: At 33730000ns red: 1, yellow: 0, green: 0
#             33930000: INFO: At 33930000ns red: 1, yellow: 0, green: 0
#             34130000: INFO: At 34130000ns red: 1, yellow: 0, green: 0
#             34330000: INFO: At 34330000ns red: 1, yellow: 0, green: 0
#             34530000: INFO: At 34530000ns red: 1, yellow: 0, green: 0
#             34730000: INFO: At 34730000ns red: 1, yellow: 0, green: 0
#             34930000: INFO: At 34930000ns red: 1, yellow: 0, green: 0
#             35130000: INFO: At 35130000ns red: 1, yellow: 0, green: 0
#             35330000: INFO: At 35330000ns red: 1, yellow: 0, green: 0
#             35530000: INFO: At 35530000ns red: 1, yellow: 0, green: 0
#             35730000: INFO: At 35730000ns red: 1, yellow: 0, green: 0
#             35930000: INFO: At 35930000ns red: 1, yellow: 0, green: 0
#             36130000: INFO: At 36130000ns red: 1, yellow: 0, green: 0
#             36330000: INFO: At 36330000ns red: 1, yellow: 0, green: 0
#             36530000: INFO: At 36530000ns red: 1, yellow: 0, green: 0
#             36730000: INFO: At 36730000ns red: 1, yellow: 0, green: 0
#             36930000: INFO: At 36930000ns red: 1, yellow: 0, green: 0
#             37130000: INFO: At 37130000ns red: 1, yellow: 0, green: 0
#             37330000: INFO: At 37330000ns red: 1, yellow: 0, green: 0
#             37530000: INFO: At 37530000ns red: 1, yellow: 0, green: 0
#             37730000: INFO: At 37730000ns red: 1, yellow: 0, green: 0
#             37930000: INFO: At 37930000ns red: 1, yellow: 0, green: 0
#             38130000: INFO: At 38130000ns red: 1, yellow: 0, green: 0
#             38330000: INFO: At 38330000ns red: 1, yellow: 0, green: 0
#             38530000: INFO: At 38530000ns red: 1, yellow: 0, green: 0
#             38730000: INFO: At 38730000ns red: 1, yellow: 0, green: 0
#             38930000: INFO: At 38930000ns red: 1, yellow: 0, green: 0
#             39130000: INFO: At 39130000ns red: 1, yellow: 0, green: 0
#             39330000: INFO: At 39330000ns red: 1, yellow: 0, green: 0
#             39530000: INFO: At 39530000ns red: 1, yellow: 0, green: 0
#             39730000: INFO: At 39730000ns red: 1, yellow: 0, green: 0
#             39930000: INFO: At 39930000ns red: 1, yellow: 0, green: 0
#             40130000: INFO: At 40130000ns red: 1, yellow: 0, green: 0
#             40330000: INFO: At 40330000ns red: 1, yellow: 0, green: 0
#             40530000: INFO: At 40530000ns red: 1, yellow: 0, green: 0
#             40730000: INFO: At 40730000ns red: 1, yellow: 0, green: 0
#             40930000: INFO: At 40930000ns red: 1, yellow: 0, green: 0
#             41130000: INFO: At 41130000ns red: 1, yellow: 0, green: 0
#             41330000: INFO: At 41330000ns red: 1, yellow: 0, green: 0
#             41530000: INFO: At 41530000ns red: 1, yellow: 0, green: 0
#             41730000: INFO: At 41730000ns red: 1, yellow: 0, green: 0
#             41930000: INFO: At 41930000ns red: 1, yellow: 0, green: 0
#             42130000: INFO: At 42130000ns red: 1, yellow: 0, green: 0
#             42330000: INFO: At 42330000ns red: 1, yellow: 0, green: 0
#             42530000: INFO: At 42530000ns red: 1, yellow: 0, green: 0
#             42730000: INFO: At 42730000ns red: 1, yellow: 0, green: 0
#             42930000: INFO: At 42930000ns red: 1, yellow: 0, green: 0
#             43130000: INFO: At 43130000ns red: 1, yellow: 0, green: 0
#             43330000: INFO: At 43330000ns red: 1, yellow: 0, green: 0
#             43530000: INFO: At 43530000ns red: 1, yellow: 0, green: 0
#             43730000: INFO: At 43730000ns red: 1, yellow: 0, green: 0
#             43930000: INFO: At 43930000ns red: 1, yellow: 0, green: 0
#             44130000: INFO: At 44130000ns red: 1, yellow: 0, green: 0
#             44330000: INFO: At 44330000ns red: 1, yellow: 0, green: 0
#             44530000: INFO: At 44530000ns red: 1, yellow: 0, green: 0
#             44730000: INFO: At 44730000ns red: 1, yellow: 0, green: 0
#             44930000: INFO: At 44930000ns red: 1, yellow: 0, green: 0
#             45130000: INFO: At 45130000ns red: 1, yellow: 0, green: 0
#             45330000: INFO: At 45330000ns red: 1, yellow: 0, green: 0
#             45530000: INFO: At 45530000ns red: 1, yellow: 0, green: 0
#             45730000: INFO: At 45730000ns red: 1, yellow: 0, green: 0
#             45930000: INFO: At 45930000ns red: 1, yellow: 0, green: 0
#             46130000: INFO: At 46130000ns red: 1, yellow: 0, green: 0
#             46330000: INFO: At 46330000ns red: 1, yellow: 0, green: 0
#             46530000: INFO: At 46530000ns red: 1, yellow: 0, green: 0
#             46730000: INFO: At 46730000ns red: 1, yellow: 0, green: 0
#             46930000: INFO: At 46930000ns red: 1, yellow: 0, green: 0
#             47130000: INFO: At 47130000ns red: 1, yellow: 0, green: 0
#             47330000: INFO: At 47330000ns red: 1, yellow: 0, green: 0
#             47530000: INFO: At 47530000ns red: 1, yellow: 0, green: 0
#             47730000: INFO: At 47730000ns red: 1, yellow: 0, green: 0
#             47930000: INFO: At 47930000ns red: 1, yellow: 0, green: 0
#             48130000: INFO: At 48130000ns red: 1, yellow: 0, green: 0
#             48330000: INFO: At 48330000ns red: 1, yellow: 0, green: 0
#             48530000: INFO: At 48530000ns red: 1, yellow: 0, green: 0
#             48730000: INFO: At 48730000ns red: 1, yellow: 0, green: 0
#             48930000: INFO: At 48930000ns red: 1, yellow: 0, green: 0
#             49130000: INFO: At 49130000ns red: 1, yellow: 0, green: 0
#             49330000: INFO: At 49330000ns red: 1, yellow: 0, green: 0
#             49530000: INFO: At 49530000ns red: 1, yellow: 0, green: 0
#             49730000: INFO: At 49730000ns red: 1, yellow: 0, green: 0
#             49930000: INFO: At 49930000ns red: 1, yellow: 0, green: 0
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 12:58:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 12:58:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 12:58:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:58:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 12:58:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 12:58:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 12:58:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:53 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:58:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 12:58:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 12:58:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 12:58:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 12:58:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 12:58:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:54 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 12:58:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 12:58:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 12:58:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 12:58:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 12:58:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 12:58:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 12:58:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:58:57 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 12:58:59 on Jan 29,2022, Elapsed time: 0:06:20
# Errors: 0, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 12:58:59 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlft1d21t2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1d21t2
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              1930000: INFO: At 1930000ns red: 1, yellow: 0, green: 0
#              2130000: INFO: At 2130000ns red: 1, yellow: 0, green: 0
#              2330000: INFO: At 2330000ns red: 1, yellow: 0, green: 0
#              2530000: INFO: At 2530000ns red: 1, yellow: 0, green: 0
#              2730000: INFO: At 2730000ns red: 1, yellow: 0, green: 0
#              2930000: INFO: At 2930000ns red: 1, yellow: 0, green: 0
#              3130000: INFO: At 3130000ns red: 1, yellow: 0, green: 0
#              3330000: INFO: At 3330000ns red: 1, yellow: 0, green: 0
#              3530000: INFO: At 3530000ns red: 1, yellow: 0, green: 0
#              3730000: INFO: At 3730000ns red: 1, yellow: 0, green: 0
#              3930000: INFO: At 3930000ns red: 1, yellow: 0, green: 0
#              4130000: INFO: At 4130000ns red: 1, yellow: 0, green: 0
#              4330000: INFO: At 4330000ns red: 1, yellow: 0, green: 0
#              4530000: INFO: At 4530000ns red: 1, yellow: 0, green: 0
#              4730000: INFO: At 4730000ns red: 1, yellow: 0, green: 0
#              4930000: INFO: At 4930000ns red: 1, yellow: 0, green: 0
#              5130000: INFO: At 5130000ns red: 1, yellow: 0, green: 0
#              5330000: INFO: At 5330000ns red: 1, yellow: 0, green: 0
#              5530000: INFO: At 5530000ns red: 1, yellow: 0, green: 0
#              5730000: INFO: At 5730000ns red: 1, yellow: 0, green: 0
#              5930000: INFO: At 5930000ns red: 1, yellow: 0, green: 0
#              6130000: INFO: At 6130000ns red: 1, yellow: 0, green: 0
#              6330000: INFO: At 6330000ns red: 1, yellow: 0, green: 0
#              6530000: INFO: At 6530000ns red: 1, yellow: 0, green: 0
#              6730000: INFO: At 6730000ns red: 1, yellow: 0, green: 0
#              6930000: INFO: At 6930000ns red: 1, yellow: 0, green: 0
#              7130000: INFO: At 7130000ns red: 1, yellow: 0, green: 0
#              7330000: INFO: At 7330000ns red: 1, yellow: 0, green: 0
#              7530000: INFO: At 7530000ns red: 1, yellow: 0, green: 0
#              7730000: INFO: At 7730000ns red: 1, yellow: 0, green: 0
#              7930000: INFO: At 7930000ns red: 1, yellow: 0, green: 0
#              8130000: INFO: At 8130000ns red: 1, yellow: 0, green: 0
#              8330000: INFO: At 8330000ns red: 1, yellow: 0, green: 0
#              8530000: INFO: At 8530000ns red: 1, yellow: 0, green: 0
#              8730000: INFO: At 8730000ns red: 1, yellow: 0, green: 0
#              8930000: INFO: At 8930000ns red: 1, yellow: 0, green: 0
#              9130000: INFO: At 9130000ns red: 1, yellow: 0, green: 0
#              9330000: INFO: At 9330000ns red: 1, yellow: 0, green: 0
#              9530000: INFO: At 9530000ns red: 1, yellow: 0, green: 0
#              9730000: INFO: At 9730000ns red: 1, yellow: 0, green: 0
#              9930000: INFO: At 9930000ns red: 1, yellow: 0, green: 0
#             10130000: INFO: At 10130000ns red: 1, yellow: 0, green: 0
#             10330000: INFO: At 10330000ns red: 1, yellow: 0, green: 0
#             10530000: INFO: At 10530000ns red: 1, yellow: 0, green: 0
#             10730000: INFO: At 10730000ns red: 1, yellow: 0, green: 0
#             10930000: INFO: At 10930000ns red: 1, yellow: 0, green: 0
#             11130000: INFO: At 11130000ns red: 1, yellow: 0, green: 0
#             11330000: INFO: At 11330000ns red: 1, yellow: 0, green: 0
#             11530000: INFO: At 11530000ns red: 1, yellow: 0, green: 0
#             11730000: INFO: At 11730000ns red: 1, yellow: 0, green: 0
#             11930000: INFO: At 11930000ns red: 1, yellow: 0, green: 0
#             12130000: INFO: At 12130000ns red: 1, yellow: 0, green: 0
#             12330000: INFO: At 12330000ns red: 1, yellow: 0, green: 0
#             12530000: INFO: At 12530000ns red: 1, yellow: 0, green: 0
#             12730000: INFO: At 12730000ns red: 1, yellow: 0, green: 0
#             12930000: INFO: At 12930000ns red: 1, yellow: 0, green: 0
#             13130000: INFO: At 13130000ns red: 1, yellow: 0, green: 0
#             13330000: INFO: At 13330000ns red: 1, yellow: 0, green: 0
#             13530000: INFO: At 13530000ns red: 1, yellow: 0, green: 0
#             13730000: INFO: At 13730000ns red: 1, yellow: 0, green: 0
#             13930000: INFO: At 13930000ns red: 1, yellow: 0, green: 0
#             14130000: INFO: At 14130000ns red: 1, yellow: 0, green: 0
#             14330000: INFO: At 14330000ns red: 1, yellow: 0, green: 0
#             14530000: INFO: At 14530000ns red: 1, yellow: 0, green: 0
#             14730000: INFO: At 14730000ns red: 1, yellow: 0, green: 0
#             14930000: INFO: At 14930000ns red: 1, yellow: 0, green: 0
#             15130000: INFO: At 15130000ns red: 1, yellow: 0, green: 0
#             15330000: INFO: At 15330000ns red: 1, yellow: 0, green: 0
#             15530000: INFO: At 15530000ns red: 1, yellow: 0, green: 0
#             15730000: INFO: At 15730000ns red: 1, yellow: 0, green: 0
#             15930000: INFO: At 15930000ns red: 1, yellow: 0, green: 0
#             16130000: INFO: At 16130000ns red: 1, yellow: 0, green: 0
#             16330000: INFO: At 16330000ns red: 1, yellow: 0, green: 0
#             16530000: INFO: At 16530000ns red: 1, yellow: 0, green: 0
#             16730000: INFO: At 16730000ns red: 1, yellow: 0, green: 0
#             16930000: INFO: At 16930000ns red: 1, yellow: 0, green: 0
#             17130000: INFO: At 17130000ns red: 1, yellow: 0, green: 0
#             17330000: INFO: At 17330000ns red: 1, yellow: 0, green: 0
#             17530000: INFO: At 17530000ns red: 1, yellow: 0, green: 0
#             17730000: INFO: At 17730000ns red: 1, yellow: 0, green: 0
#             17930000: INFO: At 17930000ns red: 1, yellow: 0, green: 0
#             18130000: INFO: At 18130000ns red: 1, yellow: 0, green: 0
#             18330000: INFO: At 18330000ns red: 1, yellow: 0, green: 0
#             18530000: INFO: At 18530000ns red: 1, yellow: 0, green: 0
#             18730000: INFO: At 18730000ns red: 1, yellow: 0, green: 0
#             18930000: INFO: At 18930000ns red: 1, yellow: 0, green: 0
#             19130000: INFO: At 19130000ns red: 1, yellow: 0, green: 0
#             19330000: INFO: At 19330000ns red: 1, yellow: 0, green: 0
#             19530000: INFO: At 19530000ns red: 1, yellow: 0, green: 0
#             19730000: INFO: At 19730000ns red: 1, yellow: 0, green: 0
#             19930000: INFO: At 19930000ns red: 1, yellow: 0, green: 0
#             20130000: INFO: At 20130000ns red: 1, yellow: 0, green: 0
#             20330000: INFO: At 20330000ns red: 1, yellow: 0, green: 0
#             20530000: INFO: At 20530000ns red: 1, yellow: 0, green: 0
#             20730000: INFO: At 20730000ns red: 1, yellow: 0, green: 0
#             20930000: INFO: At 20930000ns red: 1, yellow: 0, green: 0
#             21130000: INFO: At 21130000ns red: 1, yellow: 0, green: 0
#             21330000: INFO: At 21330000ns red: 1, yellow: 0, green: 0
#             21530000: INFO: At 21530000ns red: 1, yellow: 0, green: 0
#             21730000: INFO: At 21730000ns red: 1, yellow: 0, green: 0
#             21930000: INFO: At 21930000ns red: 1, yellow: 0, green: 0
#             22130000: INFO: At 22130000ns red: 1, yellow: 0, green: 0
#             22330000: INFO: At 22330000ns red: 1, yellow: 0, green: 0
#             22530000: INFO: At 22530000ns red: 1, yellow: 0, green: 0
#             22730000: INFO: At 22730000ns red: 1, yellow: 0, green: 0
#             22930000: INFO: At 22930000ns red: 1, yellow: 0, green: 0
#             23130000: INFO: At 23130000ns red: 1, yellow: 0, green: 0
#             23330000: INFO: At 23330000ns red: 1, yellow: 0, green: 0
#             23530000: INFO: At 23530000ns red: 1, yellow: 0, green: 0
#             23730000: INFO: At 23730000ns red: 1, yellow: 0, green: 0
#             23930000: INFO: At 23930000ns red: 1, yellow: 0, green: 0
#             24130000: INFO: At 24130000ns red: 1, yellow: 0, green: 0
#             24330000: INFO: At 24330000ns red: 1, yellow: 0, green: 0
#             24530000: INFO: At 24530000ns red: 1, yellow: 0, green: 0
#             24730000: INFO: At 24730000ns red: 1, yellow: 0, green: 0
#             24930000: INFO: At 24930000ns red: 1, yellow: 0, green: 0
#             25130000: INFO: At 25130000ns red: 1, yellow: 0, green: 0
#             25330000: INFO: At 25330000ns red: 1, yellow: 0, green: 0
#             25530000: INFO: At 25530000ns red: 1, yellow: 0, green: 0
#             25730000: INFO: At 25730000ns red: 1, yellow: 0, green: 0
#             25930000: INFO: At 25930000ns red: 1, yellow: 0, green: 0
#             26130000: INFO: At 26130000ns red: 1, yellow: 0, green: 0
#             26330000: INFO: At 26330000ns red: 1, yellow: 0, green: 0
#             26530000: INFO: At 26530000ns red: 1, yellow: 0, green: 0
#             26730000: INFO: At 26730000ns red: 1, yellow: 0, green: 0
#             26930000: INFO: At 26930000ns red: 1, yellow: 0, green: 0
#             27130000: INFO: At 27130000ns red: 1, yellow: 0, green: 0
#             27330000: INFO: At 27330000ns red: 1, yellow: 0, green: 0
#             27530000: INFO: At 27530000ns red: 1, yellow: 0, green: 0
#             27730000: INFO: At 27730000ns red: 1, yellow: 0, green: 0
#             27930000: INFO: At 27930000ns red: 1, yellow: 0, green: 0
#             28130000: INFO: At 28130000ns red: 1, yellow: 0, green: 0
#             28330000: INFO: At 28330000ns red: 1, yellow: 0, green: 0
#             28530000: INFO: At 28530000ns red: 1, yellow: 0, green: 0
#             28730000: INFO: At 28730000ns red: 1, yellow: 0, green: 0
#             28930000: INFO: At 28930000ns red: 1, yellow: 0, green: 0
#             29130000: INFO: At 29130000ns red: 1, yellow: 0, green: 0
#             29330000: INFO: At 29330000ns red: 1, yellow: 0, green: 0
#             29530000: INFO: At 29530000ns red: 1, yellow: 0, green: 0
#             29730000: INFO: At 29730000ns red: 1, yellow: 0, green: 0
#             29930000: INFO: At 29930000ns red: 1, yellow: 0, green: 0
#             30130000: INFO: At 30130000ns red: 1, yellow: 0, green: 0
#             30330000: INFO: At 30330000ns red: 1, yellow: 0, green: 0
#             30530000: INFO: At 30530000ns red: 1, yellow: 0, green: 0
#             30730000: INFO: At 30730000ns red: 1, yellow: 0, green: 0
#             30930000: INFO: At 30930000ns red: 1, yellow: 0, green: 0
#             31130000: INFO: At 31130000ns red: 1, yellow: 0, green: 0
#             31330000: INFO: At 31330000ns red: 1, yellow: 0, green: 0
#             31530000: INFO: At 31530000ns red: 1, yellow: 0, green: 0
#             31730000: INFO: At 31730000ns red: 1, yellow: 0, green: 0
#             31930000: INFO: At 31930000ns red: 1, yellow: 0, green: 0
#             32130000: INFO: At 32130000ns red: 1, yellow: 0, green: 0
#             32330000: INFO: At 32330000ns red: 1, yellow: 0, green: 0
#             32530000: INFO: At 32530000ns red: 1, yellow: 0, green: 0
#             32730000: INFO: At 32730000ns red: 1, yellow: 0, green: 0
#             32930000: INFO: At 32930000ns red: 1, yellow: 0, green: 0
#             33130000: INFO: At 33130000ns red: 1, yellow: 0, green: 0
#             33330000: INFO: At 33330000ns red: 1, yellow: 0, green: 0
#             33530000: INFO: At 33530000ns red: 1, yellow: 0, green: 0
#             33730000: INFO: At 33730000ns red: 1, yellow: 0, green: 0
#             33930000: INFO: At 33930000ns red: 1, yellow: 0, green: 0
#             34130000: INFO: At 34130000ns red: 1, yellow: 0, green: 0
#             34330000: INFO: At 34330000ns red: 1, yellow: 0, green: 0
#             34530000: INFO: At 34530000ns red: 1, yellow: 0, green: 0
#             34730000: INFO: At 34730000ns red: 1, yellow: 0, green: 0
#             34930000: INFO: At 34930000ns red: 1, yellow: 0, green: 0
#             35130000: INFO: At 35130000ns red: 1, yellow: 0, green: 0
#             35330000: INFO: At 35330000ns red: 1, yellow: 0, green: 0
#             35530000: INFO: At 35530000ns red: 1, yellow: 0, green: 0
#             35730000: INFO: At 35730000ns red: 1, yellow: 0, green: 0
#             35930000: INFO: At 35930000ns red: 1, yellow: 0, green: 0
#             36130000: INFO: At 36130000ns red: 1, yellow: 0, green: 0
#             36330000: INFO: At 36330000ns red: 1, yellow: 0, green: 0
#             36530000: INFO: At 36530000ns red: 1, yellow: 0, green: 0
#             36730000: INFO: At 36730000ns red: 1, yellow: 0, green: 0
#             36930000: INFO: At 36930000ns red: 1, yellow: 0, green: 0
#             37130000: INFO: At 37130000ns red: 1, yellow: 0, green: 0
#             37330000: INFO: At 37330000ns red: 1, yellow: 0, green: 0
#             37530000: INFO: At 37530000ns red: 1, yellow: 0, green: 0
#             37730000: INFO: At 37730000ns red: 1, yellow: 0, green: 0
#             37930000: INFO: At 37930000ns red: 1, yellow: 0, green: 0
#             38130000: INFO: At 38130000ns red: 1, yellow: 0, green: 0
#             38330000: INFO: At 38330000ns red: 1, yellow: 0, green: 0
#             38530000: INFO: At 38530000ns red: 1, yellow: 0, green: 0
#             38730000: INFO: At 38730000ns red: 1, yellow: 0, green: 0
#             38930000: INFO: At 38930000ns red: 1, yellow: 0, green: 0
#             39130000: INFO: At 39130000ns red: 1, yellow: 0, green: 0
#             39330000: INFO: At 39330000ns red: 1, yellow: 0, green: 0
#             39530000: INFO: At 39530000ns red: 1, yellow: 0, green: 0
#             39730000: INFO: At 39730000ns red: 1, yellow: 0, green: 0
#             39930000: INFO: At 39930000ns red: 1, yellow: 0, green: 0
#             40130000: INFO: At 40130000ns red: 1, yellow: 0, green: 0
#             40330000: INFO: At 40330000ns red: 1, yellow: 0, green: 0
#             40530000: INFO: At 40530000ns red: 1, yellow: 0, green: 0
#             40730000: INFO: At 40730000ns red: 1, yellow: 0, green: 0
#             40930000: INFO: At 40930000ns red: 1, yellow: 0, green: 0
#             41130000: INFO: At 41130000ns red: 1, yellow: 0, green: 0
#             41330000: INFO: At 41330000ns red: 1, yellow: 0, green: 0
#             41530000: INFO: At 41530000ns red: 1, yellow: 0, green: 0
#             41730000: INFO: At 41730000ns red: 1, yellow: 0, green: 0
#             41930000: INFO: At 41930000ns red: 1, yellow: 0, green: 0
#             42130000: INFO: At 42130000ns red: 1, yellow: 0, green: 0
#             42330000: INFO: At 42330000ns red: 1, yellow: 0, green: 0
#             42530000: INFO: At 42530000ns red: 1, yellow: 0, green: 0
#             42730000: INFO: At 42730000ns red: 1, yellow: 0, green: 0
#             42930000: INFO: At 42930000ns red: 1, yellow: 0, green: 0
#             43130000: INFO: At 43130000ns red: 1, yellow: 0, green: 0
#             43330000: INFO: At 43330000ns red: 1, yellow: 0, green: 0
#             43530000: INFO: At 43530000ns red: 1, yellow: 0, green: 0
#             43730000: INFO: At 43730000ns red: 1, yellow: 0, green: 0
#             43930000: INFO: At 43930000ns red: 1, yellow: 0, green: 0
#             44130000: INFO: At 44130000ns red: 1, yellow: 0, green: 0
#             44330000: INFO: At 44330000ns red: 1, yellow: 0, green: 0
#             44530000: INFO: At 44530000ns red: 1, yellow: 0, green: 0
#             44730000: INFO: At 44730000ns red: 1, yellow: 0, green: 0
#             44930000: INFO: At 44930000ns red: 1, yellow: 0, green: 0
#             45130000: INFO: At 45130000ns red: 1, yellow: 0, green: 0
#             45330000: INFO: At 45330000ns red: 1, yellow: 0, green: 0
#             45530000: INFO: At 45530000ns red: 1, yellow: 0, green: 0
#             45730000: INFO: At 45730000ns red: 1, yellow: 0, green: 0
#             45930000: INFO: At 45930000ns red: 1, yellow: 0, green: 0
#             46130000: INFO: At 46130000ns red: 1, yellow: 0, green: 0
#             46330000: INFO: At 46330000ns red: 1, yellow: 0, green: 0
#             46530000: INFO: At 46530000ns red: 1, yellow: 0, green: 0
#             46730000: INFO: At 46730000ns red: 1, yellow: 0, green: 0
#             46930000: INFO: At 46930000ns red: 1, yellow: 0, green: 0
#             47130000: INFO: At 47130000ns red: 1, yellow: 0, green: 0
#             47330000: INFO: At 47330000ns red: 1, yellow: 0, green: 0
#             47530000: INFO: At 47530000ns red: 1, yellow: 0, green: 0
#             47730000: INFO: At 47730000ns red: 1, yellow: 0, green: 0
#             47930000: INFO: At 47930000ns red: 1, yellow: 0, green: 0
#             48130000: INFO: At 48130000ns red: 1, yellow: 0, green: 0
#             48330000: INFO: At 48330000ns red: 1, yellow: 0, green: 0
#             48530000: INFO: At 48530000ns red: 1, yellow: 0, green: 0
#             48730000: INFO: At 48730000ns red: 1, yellow: 0, green: 0
#             48930000: INFO: At 48930000ns red: 1, yellow: 0, green: 0
#             49130000: INFO: At 49130000ns red: 1, yellow: 0, green: 0
#             49330000: INFO: At 49330000ns red: 1, yellow: 0, green: 0
#             49530000: INFO: At 49530000ns red: 1, yellow: 0, green: 0
#             49730000: INFO: At 49730000ns red: 1, yellow: 0, green: 0
#             49930000: INFO: At 49930000ns red: 1, yellow: 0, green: 0
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:59 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:00:59 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:59 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:00:59 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:59 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:00:59 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:59 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:00:59 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:59 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:00:59 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:00 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:01:00 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:00 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:01:00 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:00 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:01:00 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:00 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:01:00 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:00 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:01:00 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:01 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:01:01 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:01 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:01:01 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:01 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:02 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:02 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:02 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:02 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:02 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:01:02 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:03 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:01:03 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:03 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:01:03 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:03 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:01:03 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:04 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:01:04 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:01:05 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:05 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:01:06 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:06 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:01:06 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:06 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:01:06 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 13:01:08 on Jan 29,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:01:08 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlft9dmgt7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9dmgt7
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              2170000: INFO: At 2170000ns red: 1, yellow: 0, green: 0
#              2370000: INFO: At 2370000ns red: 1, yellow: 0, green: 0
#              2570000: INFO: At 2570000ns red: 1, yellow: 0, green: 0
#              2770000: INFO: At 2770000ns red: 1, yellow: 0, green: 0
#              2970000: INFO: At 2970000ns red: 1, yellow: 0, green: 0
#              3170000: INFO: At 3170000ns red: 1, yellow: 0, green: 0
#              3370000: INFO: At 3370000ns red: 1, yellow: 0, green: 0
#              3570000: INFO: At 3570000ns red: 1, yellow: 0, green: 0
#              3770000: INFO: At 3770000ns red: 1, yellow: 0, green: 0
#              3970000: INFO: At 3970000ns red: 1, yellow: 0, green: 0
#              4170000: INFO: At 4170000ns red: 1, yellow: 0, green: 0
#              4370000: INFO: At 4370000ns red: 1, yellow: 0, green: 0
#              4570000: INFO: At 4570000ns red: 1, yellow: 0, green: 0
#              4770000: INFO: At 4770000ns red: 1, yellow: 0, green: 0
#              4970000: INFO: At 4970000ns red: 1, yellow: 0, green: 0
#              5170000: INFO: At 5170000ns red: 1, yellow: 0, green: 0
#              5370000: INFO: At 5370000ns red: 1, yellow: 0, green: 0
#              5570000: INFO: At 5570000ns red: 1, yellow: 0, green: 0
#              5770000: INFO: At 5770000ns red: 1, yellow: 0, green: 0
#              5970000: INFO: At 5970000ns red: 1, yellow: 0, green: 0
#              6170000: INFO: At 6170000ns red: 1, yellow: 0, green: 0
#              6370000: INFO: At 6370000ns red: 1, yellow: 0, green: 0
#              6570000: INFO: At 6570000ns red: 1, yellow: 0, green: 0
#              6770000: INFO: At 6770000ns red: 1, yellow: 0, green: 0
#              6970000: INFO: At 6970000ns red: 1, yellow: 0, green: 0
#              7170000: INFO: At 7170000ns red: 1, yellow: 0, green: 0
#              7370000: INFO: At 7370000ns red: 1, yellow: 0, green: 0
#              7570000: INFO: At 7570000ns red: 1, yellow: 0, green: 0
#              7770000: INFO: At 7770000ns red: 1, yellow: 0, green: 0
#              7970000: INFO: At 7970000ns red: 1, yellow: 0, green: 0
#              8170000: INFO: At 8170000ns red: 1, yellow: 0, green: 0
#              8370000: INFO: At 8370000ns red: 1, yellow: 0, green: 0
#              8570000: INFO: At 8570000ns red: 1, yellow: 0, green: 0
#              8770000: INFO: At 8770000ns red: 1, yellow: 0, green: 0
#              8970000: INFO: At 8970000ns red: 1, yellow: 0, green: 0
#              9170000: INFO: At 9170000ns red: 1, yellow: 0, green: 0
#              9370000: INFO: At 9370000ns red: 1, yellow: 0, green: 0
#              9570000: INFO: At 9570000ns red: 1, yellow: 0, green: 0
#              9770000: INFO: At 9770000ns red: 1, yellow: 0, green: 0
#              9970000: INFO: At 9970000ns red: 1, yellow: 0, green: 0
#             10170000: INFO: At 10170000ns red: 1, yellow: 0, green: 0
#             10370000: INFO: At 10370000ns red: 1, yellow: 0, green: 0
#             10570000: INFO: At 10570000ns red: 1, yellow: 0, green: 0
#             10770000: INFO: At 10770000ns red: 1, yellow: 0, green: 0
#             10970000: INFO: At 10970000ns red: 1, yellow: 0, green: 0
#             11170000: INFO: At 11170000ns red: 1, yellow: 0, green: 0
#             11370000: INFO: At 11370000ns red: 1, yellow: 0, green: 0
#             11570000: INFO: At 11570000ns red: 1, yellow: 0, green: 0
#             11770000: INFO: At 11770000ns red: 1, yellow: 0, green: 0
#             11970000: INFO: At 11970000ns red: 1, yellow: 0, green: 0
#             12170000: INFO: At 12170000ns red: 1, yellow: 0, green: 0
#             12370000: INFO: At 12370000ns red: 1, yellow: 0, green: 0
#             12570000: INFO: At 12570000ns red: 1, yellow: 0, green: 0
#             12770000: INFO: At 12770000ns red: 1, yellow: 0, green: 0
#             12970000: INFO: At 12970000ns red: 1, yellow: 0, green: 0
#             13170000: INFO: At 13170000ns red: 1, yellow: 0, green: 0
#             13370000: INFO: At 13370000ns red: 1, yellow: 0, green: 0
#             13570000: INFO: At 13570000ns red: 1, yellow: 0, green: 0
#             13770000: INFO: At 13770000ns red: 1, yellow: 0, green: 0
#             13970000: INFO: At 13970000ns red: 1, yellow: 0, green: 0
#             14170000: INFO: At 14170000ns red: 1, yellow: 0, green: 0
#             14370000: INFO: At 14370000ns red: 1, yellow: 0, green: 0
#             14570000: INFO: At 14570000ns red: 1, yellow: 0, green: 0
#             14770000: INFO: At 14770000ns red: 1, yellow: 0, green: 0
#             14970000: INFO: At 14970000ns red: 1, yellow: 0, green: 0
#             15170000: INFO: At 15170000ns red: 1, yellow: 0, green: 0
#             15370000: INFO: At 15370000ns red: 1, yellow: 0, green: 0
#             15570000: INFO: At 15570000ns red: 1, yellow: 0, green: 0
#             15770000: INFO: At 15770000ns red: 1, yellow: 0, green: 0
#             15970000: INFO: At 15970000ns red: 1, yellow: 0, green: 0
#             16170000: INFO: At 16170000ns red: 1, yellow: 0, green: 0
#             16370000: INFO: At 16370000ns red: 1, yellow: 0, green: 0
#             16570000: INFO: At 16570000ns red: 1, yellow: 0, green: 0
#             16770000: INFO: At 16770000ns red: 1, yellow: 0, green: 0
#             16970000: INFO: At 16970000ns red: 1, yellow: 0, green: 0
#             17170000: INFO: At 17170000ns red: 1, yellow: 0, green: 0
#             17370000: INFO: At 17370000ns red: 1, yellow: 0, green: 0
#             17570000: INFO: At 17570000ns red: 1, yellow: 0, green: 0
#             17770000: INFO: At 17770000ns red: 1, yellow: 0, green: 0
#             17970000: INFO: At 17970000ns red: 1, yellow: 0, green: 0
#             18170000: INFO: At 18170000ns red: 1, yellow: 0, green: 0
#             18370000: INFO: At 18370000ns red: 1, yellow: 0, green: 0
#             18570000: INFO: At 18570000ns red: 1, yellow: 0, green: 0
#             18770000: INFO: At 18770000ns red: 1, yellow: 0, green: 0
#             18970000: INFO: At 18970000ns red: 1, yellow: 0, green: 0
#             19170000: INFO: At 19170000ns red: 1, yellow: 0, green: 0
#             19370000: INFO: At 19370000ns red: 1, yellow: 0, green: 0
#             19570000: INFO: At 19570000ns red: 1, yellow: 0, green: 0
#             19770000: INFO: At 19770000ns red: 1, yellow: 0, green: 0
#             19970000: INFO: At 19970000ns red: 1, yellow: 0, green: 0
#             20170000: INFO: At 20170000ns red: 1, yellow: 0, green: 0
#             20370000: INFO: At 20370000ns red: 1, yellow: 0, green: 0
#             20570000: INFO: At 20570000ns red: 1, yellow: 0, green: 0
#             20770000: INFO: At 20770000ns red: 1, yellow: 0, green: 0
#             20970000: INFO: At 20970000ns red: 1, yellow: 0, green: 0
#             21170000: INFO: At 21170000ns red: 1, yellow: 0, green: 0
#             21370000: INFO: At 21370000ns red: 1, yellow: 0, green: 0
#             21570000: INFO: At 21570000ns red: 1, yellow: 0, green: 0
#             21770000: INFO: At 21770000ns red: 1, yellow: 0, green: 0
#             21970000: INFO: At 21970000ns red: 1, yellow: 0, green: 0
#             22170000: INFO: At 22170000ns red: 1, yellow: 0, green: 0
#             22370000: INFO: At 22370000ns red: 1, yellow: 0, green: 0
#             22570000: INFO: At 22570000ns red: 1, yellow: 0, green: 0
#             22770000: INFO: At 22770000ns red: 1, yellow: 0, green: 0
#             22970000: INFO: At 22970000ns red: 1, yellow: 0, green: 0
#             23170000: INFO: At 23170000ns red: 1, yellow: 0, green: 0
#             23370000: INFO: At 23370000ns red: 1, yellow: 0, green: 0
#             23570000: INFO: At 23570000ns red: 1, yellow: 0, green: 0
#             23770000: INFO: At 23770000ns red: 1, yellow: 0, green: 0
#             23970000: INFO: At 23970000ns red: 1, yellow: 0, green: 0
#             24170000: INFO: At 24170000ns red: 1, yellow: 0, green: 0
#             24370000: INFO: At 24370000ns red: 1, yellow: 0, green: 0
#             24570000: INFO: At 24570000ns red: 1, yellow: 0, green: 0
#             24770000: INFO: At 24770000ns red: 1, yellow: 0, green: 0
#             24970000: INFO: At 24970000ns red: 1, yellow: 0, green: 0
#             25170000: INFO: At 25170000ns red: 1, yellow: 0, green: 0
#             25370000: INFO: At 25370000ns red: 1, yellow: 0, green: 0
#             25570000: INFO: At 25570000ns red: 1, yellow: 0, green: 0
#             25770000: INFO: At 25770000ns red: 1, yellow: 0, green: 0
#             25970000: INFO: At 25970000ns red: 1, yellow: 0, green: 0
#             26170000: INFO: At 26170000ns red: 1, yellow: 0, green: 0
#             26370000: INFO: At 26370000ns red: 1, yellow: 0, green: 0
#             26570000: INFO: At 26570000ns red: 1, yellow: 0, green: 0
#             26770000: INFO: At 26770000ns red: 1, yellow: 0, green: 0
#             26970000: INFO: At 26970000ns red: 1, yellow: 0, green: 0
#             27170000: INFO: At 27170000ns red: 1, yellow: 0, green: 0
#             27370000: INFO: At 27370000ns red: 1, yellow: 0, green: 0
#             27570000: INFO: At 27570000ns red: 1, yellow: 0, green: 0
#             27770000: INFO: At 27770000ns red: 1, yellow: 0, green: 0
#             27970000: INFO: At 27970000ns red: 1, yellow: 0, green: 0
#             28170000: INFO: At 28170000ns red: 1, yellow: 0, green: 0
#             28370000: INFO: At 28370000ns red: 1, yellow: 0, green: 0
#             28570000: INFO: At 28570000ns red: 1, yellow: 0, green: 0
#             28770000: INFO: At 28770000ns red: 1, yellow: 0, green: 0
#             28970000: INFO: At 28970000ns red: 1, yellow: 0, green: 0
#             29170000: INFO: At 29170000ns red: 1, yellow: 0, green: 0
#             29370000: INFO: At 29370000ns red: 1, yellow: 0, green: 0
#             29570000: INFO: At 29570000ns red: 1, yellow: 0, green: 0
#             29770000: INFO: At 29770000ns red: 1, yellow: 0, green: 0
#             29970000: INFO: At 29970000ns red: 1, yellow: 0, green: 0
#             30170000: INFO: At 30170000ns red: 1, yellow: 0, green: 0
#             30370000: INFO: At 30370000ns red: 1, yellow: 0, green: 0
#             30570000: INFO: At 30570000ns red: 1, yellow: 0, green: 0
#             30770000: INFO: At 30770000ns red: 1, yellow: 0, green: 0
#             30970000: INFO: At 30970000ns red: 1, yellow: 0, green: 0
#             31170000: INFO: At 31170000ns red: 1, yellow: 0, green: 0
#             31370000: INFO: At 31370000ns red: 1, yellow: 0, green: 0
#             31570000: INFO: At 31570000ns red: 1, yellow: 0, green: 0
#             31770000: INFO: At 31770000ns red: 1, yellow: 0, green: 0
#             31970000: INFO: At 31970000ns red: 1, yellow: 0, green: 0
#             32170000: INFO: At 32170000ns red: 1, yellow: 0, green: 0
#             32370000: INFO: At 32370000ns red: 1, yellow: 0, green: 0
#             32570000: INFO: At 32570000ns red: 1, yellow: 0, green: 0
#             32770000: INFO: At 32770000ns red: 1, yellow: 0, green: 0
#             32970000: INFO: At 32970000ns red: 1, yellow: 0, green: 0
#             33170000: INFO: At 33170000ns red: 1, yellow: 0, green: 0
#             33370000: INFO: At 33370000ns red: 1, yellow: 0, green: 0
#             33570000: INFO: At 33570000ns red: 1, yellow: 0, green: 0
#             33770000: INFO: At 33770000ns red: 1, yellow: 0, green: 0
#             33970000: INFO: At 33970000ns red: 1, yellow: 0, green: 0
#             34170000: INFO: At 34170000ns red: 1, yellow: 0, green: 0
#             34370000: INFO: At 34370000ns red: 1, yellow: 0, green: 0
#             34570000: INFO: At 34570000ns red: 1, yellow: 0, green: 0
#             34770000: INFO: At 34770000ns red: 1, yellow: 0, green: 0
#             34970000: INFO: At 34970000ns red: 1, yellow: 0, green: 0
#             35170000: INFO: At 35170000ns red: 1, yellow: 0, green: 0
#             35370000: INFO: At 35370000ns red: 1, yellow: 0, green: 0
#             35570000: INFO: At 35570000ns red: 1, yellow: 0, green: 0
#             35770000: INFO: At 35770000ns red: 1, yellow: 0, green: 0
#             35970000: INFO: At 35970000ns red: 1, yellow: 0, green: 0
#             36170000: INFO: At 36170000ns red: 1, yellow: 0, green: 0
#             36370000: INFO: At 36370000ns red: 1, yellow: 0, green: 0
#             36570000: INFO: At 36570000ns red: 1, yellow: 0, green: 0
#             36770000: INFO: At 36770000ns red: 1, yellow: 0, green: 0
#             36970000: INFO: At 36970000ns red: 1, yellow: 0, green: 0
#             37170000: INFO: At 37170000ns red: 1, yellow: 0, green: 0
#             37370000: INFO: At 37370000ns red: 1, yellow: 0, green: 0
#             37570000: INFO: At 37570000ns red: 1, yellow: 0, green: 0
#             37770000: INFO: At 37770000ns red: 1, yellow: 0, green: 0
#             37970000: INFO: At 37970000ns red: 1, yellow: 0, green: 0
#             38170000: INFO: At 38170000ns red: 1, yellow: 0, green: 0
#             38370000: INFO: At 38370000ns red: 1, yellow: 0, green: 0
#             38570000: INFO: At 38570000ns red: 1, yellow: 0, green: 0
#             38770000: INFO: At 38770000ns red: 1, yellow: 0, green: 0
#             38970000: INFO: At 38970000ns red: 1, yellow: 0, green: 0
#             39170000: INFO: At 39170000ns red: 1, yellow: 0, green: 0
#             39370000: INFO: At 39370000ns red: 1, yellow: 0, green: 0
#             39570000: INFO: At 39570000ns red: 1, yellow: 0, green: 0
#             39770000: INFO: At 39770000ns red: 1, yellow: 0, green: 0
#             39970000: INFO: At 39970000ns red: 1, yellow: 0, green: 0
#             40170000: INFO: At 40170000ns red: 1, yellow: 0, green: 0
#             40370000: INFO: At 40370000ns red: 1, yellow: 0, green: 0
#             40570000: INFO: At 40570000ns red: 1, yellow: 0, green: 0
#             40770000: INFO: At 40770000ns red: 1, yellow: 0, green: 0
#             40970000: INFO: At 40970000ns red: 1, yellow: 0, green: 0
#             41170000: INFO: At 41170000ns red: 1, yellow: 0, green: 0
#             41370000: INFO: At 41370000ns red: 1, yellow: 0, green: 0
#             41570000: INFO: At 41570000ns red: 1, yellow: 0, green: 0
#             41770000: INFO: At 41770000ns red: 1, yellow: 0, green: 0
#             41970000: INFO: At 41970000ns red: 1, yellow: 0, green: 0
#             42170000: INFO: At 42170000ns red: 1, yellow: 0, green: 0
#             42370000: INFO: At 42370000ns red: 1, yellow: 0, green: 0
#             42570000: INFO: At 42570000ns red: 1, yellow: 0, green: 0
#             42770000: INFO: At 42770000ns red: 1, yellow: 0, green: 0
#             42970000: INFO: At 42970000ns red: 1, yellow: 0, green: 0
#             43170000: INFO: At 43170000ns red: 1, yellow: 0, green: 0
#             43370000: INFO: At 43370000ns red: 1, yellow: 0, green: 0
#             43570000: INFO: At 43570000ns red: 1, yellow: 0, green: 0
#             43770000: INFO: At 43770000ns red: 1, yellow: 0, green: 0
#             43970000: INFO: At 43970000ns red: 1, yellow: 0, green: 0
#             44170000: INFO: At 44170000ns red: 1, yellow: 0, green: 0
#             44370000: INFO: At 44370000ns red: 1, yellow: 0, green: 0
#             44570000: INFO: At 44570000ns red: 1, yellow: 0, green: 0
#             44770000: INFO: At 44770000ns red: 1, yellow: 0, green: 0
#             44970000: INFO: At 44970000ns red: 1, yellow: 0, green: 0
#             45170000: INFO: At 45170000ns red: 1, yellow: 0, green: 0
#             45370000: INFO: At 45370000ns red: 1, yellow: 0, green: 0
#             45570000: INFO: At 45570000ns red: 1, yellow: 0, green: 0
#             45770000: INFO: At 45770000ns red: 1, yellow: 0, green: 0
#             45970000: INFO: At 45970000ns red: 1, yellow: 0, green: 0
#             46170000: INFO: At 46170000ns red: 1, yellow: 0, green: 0
#             46370000: INFO: At 46370000ns red: 1, yellow: 0, green: 0
#             46570000: INFO: At 46570000ns red: 1, yellow: 0, green: 0
#             46770000: INFO: At 46770000ns red: 1, yellow: 0, green: 0
#             46970000: INFO: At 46970000ns red: 1, yellow: 0, green: 0
#             47170000: INFO: At 47170000ns red: 1, yellow: 0, green: 0
#             47370000: INFO: At 47370000ns red: 1, yellow: 0, green: 0
#             47570000: INFO: At 47570000ns red: 1, yellow: 0, green: 0
#             47770000: INFO: At 47770000ns red: 1, yellow: 0, green: 0
#             47970000: INFO: At 47970000ns red: 1, yellow: 0, green: 0
#             48170000: INFO: At 48170000ns red: 1, yellow: 0, green: 0
#             48370000: INFO: At 48370000ns red: 1, yellow: 0, green: 0
#             48570000: INFO: At 48570000ns red: 1, yellow: 0, green: 0
#             48770000: INFO: At 48770000ns red: 1, yellow: 0, green: 0
#             48970000: INFO: At 48970000ns red: 1, yellow: 0, green: 0
#             49170000: INFO: At 49170000ns red: 1, yellow: 0, green: 0
#             49370000: INFO: At 49370000ns red: 1, yellow: 0, green: 0
#             49570000: INFO: At 49570000ns red: 1, yellow: 0, green: 0
#             49770000: INFO: At 49770000ns red: 1, yellow: 0, green: 0
#             49970000: INFO: At 49970000ns red: 1, yellow: 0, green: 0
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:20 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:04:20 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:20 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:04:20 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:20 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:04:20 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:20 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:04:20 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:20 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:04:20 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:21 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:04:21 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:21 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:04:21 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:21 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:04:21 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:21 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:04:21 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:21 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:04:21 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:22 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:04:22 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:22 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:04:22 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:22 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:04:23 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:23 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:04:23 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:23 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:04:23 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:23 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:04:23 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:23 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:04:23 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:24 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:04:24 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:24 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:04:24 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:24 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:04:24 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:24 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:04:24 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:25 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:04:25 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:25 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:04:25 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:25 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:04:25 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:25 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:04:25 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:25 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:04:25 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:04:26 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:04:26 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:04:26 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:04:26 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:04:27 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 13:04:30 on Jan 29,2022, Elapsed time: 0:03:22
# Errors: 0, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:04:30 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftkj23qc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkj23qc
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              2170000: INFO: At 2170000ns red: 1, yellow: 0, green: 0
#              2370000: INFO: At 2370000ns red: 0, yellow: 1, green: 0
#              2570000: INFO: At 2570000ns red: 0, yellow: 1, green: 0
#              2770000: INFO: At 2770000ns red: 0, yellow: 1, green: 1
#              2970000: INFO: At 2970000ns red: 0, yellow: 1, green: 1
#              3170000: INFO: At 3170000ns red: 0, yellow: 1, green: 1
#              3370000: INFO: At 3370000ns red: 0, yellow: 0, green: 1
#              4010000: INFO: At 4010000ns red: 1, yellow: 0, green: 0
#              4210000: INFO: At 4210000ns red: 0, yellow: 1, green: 0
#              4410000: INFO: At 4410000ns red: 0, yellow: 1, green: 0
#              4610000: INFO: At 4610000ns red: 0, yellow: 1, green: 1
#              4810000: INFO: At 4810000ns red: 0, yellow: 1, green: 1
#              5010000: INFO: At 5010000ns red: 0, yellow: 1, green: 1
#              5210000: INFO: At 5210000ns red: 0, yellow: 0, green: 1
#              5850000: INFO: At 5850000ns red: 1, yellow: 0, green: 0
#              6050000: INFO: At 6050000ns red: 0, yellow: 1, green: 0
#              6250000: INFO: At 6250000ns red: 0, yellow: 1, green: 0
#              6450000: INFO: At 6450000ns red: 0, yellow: 1, green: 1
#              6650000: INFO: At 6650000ns red: 0, yellow: 1, green: 1
#              6850000: INFO: At 6850000ns red: 0, yellow: 1, green: 1
#              7050000: INFO: At 7050000ns red: 0, yellow: 0, green: 1
#              7690000: INFO: At 7690000ns red: 1, yellow: 0, green: 0
#              7890000: INFO: At 7890000ns red: 0, yellow: 1, green: 0
#              8090000: INFO: At 8090000ns red: 0, yellow: 1, green: 0
#              8290000: INFO: At 8290000ns red: 0, yellow: 1, green: 1
#              8490000: INFO: At 8490000ns red: 0, yellow: 1, green: 1
#              8690000: INFO: At 8690000ns red: 0, yellow: 1, green: 1
#              8890000: INFO: At 8890000ns red: 0, yellow: 0, green: 1
#              8890000: INFO: Test has completed
# ** Note: $stop    : test_program.sv(123)
#    Time: 8890 ns  Iteration: 1  Instance: /tb/tp
# Break in Module test_program at test_program.sv line 123
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:36:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:36:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:36:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:36:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:41 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:36:42 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:36:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:36:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:36:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:36:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:36:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:36:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:36:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:36:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:36:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:45 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:36:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:45 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:36:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:45 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:36:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:36:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:36:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:36:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:36:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:36:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:36:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:47 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:36:48 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:48 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:36:48 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:48 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:36:48 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 13:36:51 on Jan 29,2022, Elapsed time: 0:32:21
# Errors: 0, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:36:51 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftzwgbb6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzwgbb6
# ** Error: (vish-4014) No objects found matching 'b2v_inst3'.
# Executing ONERROR command at macro ./wave.do line 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              2170000: INFO: At 2170000ns red: 1, yellow: 0, green: 0
#              2370000: INFO: At 2370000ns red: 0, yellow: 1, green: 0
#              2570000: INFO: At 2570000ns red: 0, yellow: 1, green: 0
#              2770000: INFO: At 2770000ns red: 0, yellow: 1, green: 1
#              2970000: INFO: At 2970000ns red: 0, yellow: 1, green: 1
#              3170000: INFO: At 3170000ns red: 0, yellow: 1, green: 1
#              3370000: INFO: At 3370000ns red: 0, yellow: 0, green: 1
#              4010000: INFO: At 4010000ns red: 1, yellow: 0, green: 0
#              4210000: INFO: At 4210000ns red: 0, yellow: 1, green: 0
#              4410000: INFO: At 4410000ns red: 0, yellow: 1, green: 0
#              4610000: INFO: At 4610000ns red: 0, yellow: 1, green: 1
#              4810000: INFO: At 4810000ns red: 0, yellow: 1, green: 1
#              5010000: INFO: At 5010000ns red: 0, yellow: 1, green: 1
#              5210000: INFO: At 5210000ns red: 0, yellow: 0, green: 1
#              5850000: INFO: At 5850000ns red: 1, yellow: 0, green: 0
#              6050000: INFO: At 6050000ns red: 0, yellow: 1, green: 0
#              6250000: INFO: At 6250000ns red: 0, yellow: 1, green: 0
#              6450000: INFO: At 6450000ns red: 0, yellow: 1, green: 1
#              6650000: INFO: At 6650000ns red: 0, yellow: 1, green: 1
#              6850000: INFO: At 6850000ns red: 0, yellow: 1, green: 1
#              7050000: INFO: At 7050000ns red: 0, yellow: 0, green: 1
#              7690000: INFO: At 7690000ns red: 1, yellow: 0, green: 0
#              7890000: INFO: At 7890000ns red: 0, yellow: 1, green: 0
#              8090000: INFO: At 8090000ns red: 0, yellow: 1, green: 0
#              8290000: INFO: At 8290000ns red: 0, yellow: 1, green: 1
#              8490000: INFO: At 8490000ns red: 0, yellow: 1, green: 1
#              8690000: INFO: At 8690000ns red: 0, yellow: 1, green: 1
#              8890000: INFO: At 8890000ns red: 0, yellow: 0, green: 1
#              8890000: INFO: Test has completed
# ** Note: $stop    : test_program.sv(123)
#    Time: 8890 ns  Iteration: 1  Instance: /tb/tp
# Break in Module test_program at test_program.sv line 123
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:40 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:49:40 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:49:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:49:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:49:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:49:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:41 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:49:41 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:49:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:49:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:42 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:49:42 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:49:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:49:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:43 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:49:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:43 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:49:43 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:49:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:49:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:44 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:49:44 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:45 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:49:45 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:49:46 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:46 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:49:47 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:47 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:49:47 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 13:49:50 on Jan 29,2022, Elapsed time: 0:12:59
# Errors: 3, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:49:50 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlft6gdees".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gdees
# ** Error: (vish-4014) No objects found matching 'b2v_inst3'.
# Executing ONERROR command at macro ./wave.do line 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              2170000: INFO: At 2170000ns red: 1, yellow: 0, green: 0
#              2370000: INFO: At 2370000ns red: 0, yellow: 1, green: 0
#              2570000: INFO: At 2570000ns red: 0, yellow: 1, green: 0
#              2770000: INFO: At 2770000ns red: 0, yellow: 1, green: 1
#              2970000: INFO: At 2970000ns red: 0, yellow: 1, green: 1
#              3170000: INFO: At 3170000ns red: 0, yellow: 1, green: 1
#              3370000: INFO: At 3370000ns red: 0, yellow: 0, green: 1
#              4010000: INFO: At 4010000ns red: 1, yellow: 0, green: 0
#              4210000: INFO: At 4210000ns red: 0, yellow: 1, green: 0
#              4410000: INFO: At 4410000ns red: 0, yellow: 1, green: 0
#              4610000: INFO: At 4610000ns red: 0, yellow: 1, green: 1
#              4810000: INFO: At 4810000ns red: 0, yellow: 1, green: 1
#              5010000: INFO: At 5010000ns red: 0, yellow: 1, green: 1
#              5210000: INFO: At 5210000ns red: 0, yellow: 0, green: 1
#              5850000: INFO: At 5850000ns red: 1, yellow: 0, green: 0
#              6050000: INFO: At 6050000ns red: 0, yellow: 1, green: 0
#              6250000: INFO: At 6250000ns red: 0, yellow: 1, green: 0
#              6450000: INFO: At 6450000ns red: 0, yellow: 1, green: 1
#              6650000: INFO: At 6650000ns red: 0, yellow: 1, green: 1
#              6850000: INFO: At 6850000ns red: 0, yellow: 1, green: 1
#              7050000: INFO: At 7050000ns red: 0, yellow: 0, green: 1
#              7690000: INFO: At 7690000ns red: 1, yellow: 0, green: 0
#              7890000: INFO: At 7890000ns red: 0, yellow: 1, green: 0
#              8090000: INFO: At 8090000ns red: 0, yellow: 1, green: 0
#              8290000: INFO: At 8290000ns red: 0, yellow: 1, green: 1
#              8490000: INFO: At 8490000ns red: 0, yellow: 1, green: 1
#              8690000: INFO: At 8690000ns red: 0, yellow: 1, green: 1
#              8890000: INFO: At 8890000ns red: 0, yellow: 0, green: 1
#              8890000: INFO: Test has completed
# ** Note: $stop    : test_program.sv(123)
#    Time: 8890 ns  Iteration: 1  Instance: /tb/tp
# Break in Module test_program at test_program.sv line 123
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:49 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:54:49 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:54:50 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:50 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:54:51 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:54:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:54:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:54:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:51 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:54:51 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:54:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:54:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:52 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:54:52 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:54:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:54:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:53 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:54:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:54:53 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:53 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:54 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:54 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:54 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:54:54 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:54:55 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:55 on Jan 29,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:54:56 on Jan 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:54:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:56 on Jan 29,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:54:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:56 on Jan 29,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:54:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:56 on Jan 29,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:54:56 on Jan 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 13:55:06 on Jan 29,2022, Elapsed time: 0:05:16
# Errors: 3, Warnings: 33
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:55:06 on Jan 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(126).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftjd0h1f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjd0h1f
# ** Error: (vish-4014) No objects found matching 'b2v_inst3'.
# Executing ONERROR command at macro ./wave.do line 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              2170000: INFO: At 2170000ns red: 1, yellow: 0, green: 0
#              2370000: INFO: At 2370000ns red: 0, yellow: 1, green: 0
#              2570000: INFO: At 2570000ns red: 0, yellow: 1, green: 0
#              2770000: INFO: At 2770000ns red: 0, yellow: 1, green: 1
#              2970000: INFO: At 2970000ns red: 0, yellow: 1, green: 1
#              3170000: INFO: At 3170000ns red: 0, yellow: 1, green: 1
#              3370000: INFO: At 3370000ns red: 0, yellow: 0, green: 1
#              4010000: INFO: At 4010000ns red: 1, yellow: 0, green: 0
#              4210000: INFO: At 4210000ns red: 1, yellow: 0, green: 0
#              4410000: INFO: At 4410000ns red: 1, yellow: 0, green: 0
#              4610000: INFO: At 4610000ns red: 1, yellow: 0, green: 0
#              4810000: INFO: At 4810000ns red: 1, yellow: 0, green: 0
#              5010000: INFO: At 5010000ns red: 1, yellow: 0, green: 0
#              5210000: INFO: At 5210000ns red: 1, yellow: 0, green: 0
#              5410000: INFO: At 5410000ns red: 1, yellow: 0, green: 0
#              5610000: INFO: At 5610000ns red: 1, yellow: 0, green: 0
#              5810000: INFO: At 5810000ns red: 1, yellow: 0, green: 0
#              6010000: INFO: At 6010000ns red: 1, yellow: 0, green: 0
#              6210000: INFO: At 6210000ns red: 0, yellow: 1, green: 0
#              6410000: INFO: At 6410000ns red: 0, yellow: 1, green: 0
#              6610000: INFO: At 6610000ns red: 0, yellow: 1, green: 0
#              6810000: INFO: At 6810000ns red: 0, yellow: 1, green: 0
#              7010000: INFO: At 7010000ns red: 0, yellow: 1, green: 0
#              7210000: INFO: At 7210000ns red: 0, yellow: 1, green: 0
#              7410000: INFO: At 7410000ns red: 0, yellow: 1, green: 0
#              7610000: INFO: At 7610000ns red: 0, yellow: 1, green: 0
#              7810000: INFO: At 7810000ns red: 0, yellow: 1, green: 0
#              8010000: INFO: At 8010000ns red: 0, yellow: 1, green: 0
#              8210000: INFO: At 8210000ns red: 0, yellow: 1, green: 0
#              8410000: INFO: At 8410000ns red: 0, yellow: 1, green: 0
#              8610000: INFO: At 8610000ns red: 0, yellow: 1, green: 0
#              8810000: INFO: At 8810000ns red: 0, yellow: 1, green: 0
#              9010000: INFO: At 9010000ns red: 0, yellow: 1, green: 0
#              9210000: INFO: At 9210000ns red: 0, yellow: 1, green: 1
#              9410000: INFO: At 9410000ns red: 0, yellow: 1, green: 1
#              9610000: INFO: At 9610000ns red: 0, yellow: 1, green: 1
#              9810000: INFO: At 9810000ns red: 0, yellow: 1, green: 1
#             10010000: INFO: At 10010000ns red: 0, yellow: 1, green: 1
#             10210000: INFO: At 10210000ns red: 0, yellow: 1, green: 1
#             10410000: INFO: At 10410000ns red: 0, yellow: 1, green: 1
#             10610000: INFO: At 10610000ns red: 0, yellow: 1, green: 1
#             10810000: INFO: At 10810000ns red: 0, yellow: 1, green: 1
#             11010000: INFO: At 11010000ns red: 0, yellow: 1, green: 1
#             11210000: INFO: At 11210000ns red: 0, yellow: 1, green: 1
#             11410000: INFO: At 11410000ns red: 0, yellow: 1, green: 1
#             11610000: INFO: At 11610000ns red: 0, yellow: 1, green: 1
#             11810000: INFO: At 11810000ns red: 0, yellow: 1, green: 1
#             12010000: INFO: At 12010000ns red: 0, yellow: 1, green: 1
#             12210000: INFO: At 12210000ns red: 0, yellow: 1, green: 1
#             12410000: INFO: At 12410000ns red: 0, yellow: 1, green: 1
#             12610000: INFO: At 12610000ns red: 0, yellow: 0, green: 1
#             13250000: INFO: At 13250000ns red: 1, yellow: 0, green: 0
#             13450000: INFO: At 13450000ns red: 1, yellow: 0, green: 0
#             13650000: INFO: At 13650000ns red: 1, yellow: 0, green: 0
#             13850000: INFO: At 13850000ns red: 1, yellow: 0, green: 0
#             14050000: INFO: At 14050000ns red: 1, yellow: 0, green: 0
#             14250000: INFO: At 14250000ns red: 1, yellow: 0, green: 0
#             14450000: INFO: At 14450000ns red: 1, yellow: 0, green: 0
#             14650000: INFO: At 14650000ns red: 1, yellow: 0, green: 0
#             14850000: INFO: At 14850000ns red: 1, yellow: 0, green: 0
#             15050000: INFO: At 15050000ns red: 1, yellow: 0, green: 0
#             15250000: INFO: At 15250000ns red: 1, yellow: 0, green: 0
#             15450000: INFO: At 15450000ns red: 1, yellow: 0, green: 0
#             15650000: INFO: At 15650000ns red: 1, yellow: 0, green: 0
#             15850000: INFO: At 15850000ns red: 1, yellow: 0, green: 0
#             16050000: INFO: At 16050000ns red: 1, yellow: 0, green: 0
#             16250000: INFO: At 16250000ns red: 1, yellow: 0, green: 0
#             16450000: INFO: At 16450000ns red: 1, yellow: 0, green: 0
#             16650000: INFO: At 16650000ns red: 1, yellow: 0, green: 0
#             16850000: INFO: At 16850000ns red: 1, yellow: 0, green: 0
#             17050000: INFO: At 17050000ns red: 1, yellow: 0, green: 0
#             17250000: INFO: At 17250000ns red: 1, yellow: 0, green: 0
#             17450000: INFO: At 17450000ns red: 1, yellow: 0, green: 0
#             17650000: INFO: At 17650000ns red: 1, yellow: 0, green: 0
#             17850000: INFO: At 17850000ns red: 0, yellow: 1, green: 0
#             18050000: INFO: At 18050000ns red: 0, yellow: 1, green: 0
#             18250000: INFO: At 18250000ns red: 0, yellow: 1, green: 0
#             18450000: INFO: At 18450000ns red: 0, yellow: 1, green: 0
#             18650000: INFO: At 18650000ns red: 0, yellow: 1, green: 0
#             18850000: INFO: At 18850000ns red: 0, yellow: 1, green: 0
#             19050000: INFO: At 19050000ns red: 0, yellow: 1, green: 0
#             19250000: INFO: At 19250000ns red: 0, yellow: 1, green: 0
#             19450000: INFO: At 19450000ns red: 0, yellow: 1, green: 0
#             19650000: INFO: At 19650000ns red: 0, yellow: 1, green: 0
#             19850000: INFO: At 19850000ns red: 0, yellow: 1, green: 0
#             20050000: INFO: At 20050000ns red: 0, yellow: 1, green: 0
#             20250000: INFO: At 20250000ns red: 0, yellow: 1, green: 0
#             20450000: INFO: At 20450000ns red: 0, yellow: 1, green: 0
#             20650000: INFO: At 20650000ns red: 0, yellow: 1, green: 0
#             20850000: INFO: At 20850000ns red: 0, yellow: 1, green: 0
#             21050000: INFO: At 21050000ns red: 0, yellow: 1, green: 0
#             21250000: INFO: At 21250000ns red: 0, yellow: 1, green: 0
#             21450000: INFO: At 21450000ns red: 0, yellow: 1, green: 0
#             21650000: INFO: At 21650000ns red: 0, yellow: 1, green: 0
#             21850000: INFO: At 21850000ns red: 0, yellow: 1, green: 0
#             22050000: INFO: At 22050000ns red: 0, yellow: 1, green: 0
#             22250000: INFO: At 22250000ns red: 0, yellow: 1, green: 0
#             22450000: INFO: At 22450000ns red: 0, yellow: 1, green: 0
#             22650000: INFO: At 22650000ns red: 0, yellow: 1, green: 0
#             22850000: INFO: At 22850000ns red: 0, yellow: 1, green: 1
#             23050000: INFO: At 23050000ns red: 0, yellow: 1, green: 1
#             23250000: INFO: At 23250000ns red: 0, yellow: 1, green: 1
#             23450000: INFO: At 23450000ns red: 0, yellow: 1, green: 1
#             23650000: INFO: At 23650000ns red: 0, yellow: 1, green: 1
#             23850000: INFO: At 23850000ns red: 0, yellow: 1, green: 1
#             24050000: INFO: At 24050000ns red: 0, yellow: 1, green: 1
#             24250000: INFO: At 24250000ns red: 0, yellow: 1, green: 1
#             24450000: INFO: At 24450000ns red: 0, yellow: 1, green: 1
#             24650000: INFO: At 24650000ns red: 0, yellow: 1, green: 1
#             24850000: INFO: At 24850000ns red: 0, yellow: 1, green: 1
#             25050000: INFO: At 25050000ns red: 0, yellow: 1, green: 1
#             25250000: INFO: At 25250000ns red: 0, yellow: 1, green: 1
#             25450000: INFO: At 25450000ns red: 0, yellow: 1, green: 1
#             25650000: INFO: At 25650000ns red: 0, yellow: 1, green: 1
#             25850000: INFO: At 25850000ns red: 0, yellow: 1, green: 1
#             26050000: INFO: At 26050000ns red: 0, yellow: 1, green: 1
#             26250000: INFO: At 26250000ns red: 0, yellow: 1, green: 1
#             26450000: INFO: At 26450000ns red: 0, yellow: 1, green: 1
#             26650000: INFO: At 26650000ns red: 0, yellow: 1, green: 1
#             26850000: INFO: At 26850000ns red: 0, yellow: 1, green: 1
#             27050000: INFO: At 27050000ns red: 0, yellow: 1, green: 1
#             27250000: INFO: At 27250000ns red: 0, yellow: 1, green: 1
#             27450000: INFO: At 27450000ns red: 0, yellow: 1, green: 1
#             27650000: INFO: At 27650000ns red: 0, yellow: 1, green: 1
#             27850000: INFO: At 27850000ns red: 0, yellow: 1, green: 1
#             28050000: INFO: At 28050000ns red: 0, yellow: 0, green: 1
#             28690000: INFO: At 28690000ns red: 1, yellow: 0, green: 0
#             28890000: INFO: At 28890000ns red: 0, yellow: 1, green: 0
#             29090000: INFO: At 29090000ns red: 0, yellow: 1, green: 0
#             29290000: INFO: At 29290000ns red: 0, yellow: 1, green: 0
#             29490000: INFO: At 29490000ns red: 0, yellow: 1, green: 0
#             29690000: INFO: At 29690000ns red: 0, yellow: 1, green: 0
#             29890000: INFO: At 29890000ns red: 0, yellow: 1, green: 1
#             30090000: INFO: At 30090000ns red: 0, yellow: 1, green: 1
#             30290000: INFO: At 30290000ns red: 0, yellow: 1, green: 1
#             30490000: INFO: At 30490000ns red: 0, yellow: 1, green: 1
#             30690000: INFO: At 30690000ns red: 0, yellow: 1, green: 1
#             30890000: INFO: At 30890000ns red: 0, yellow: 1, green: 1
#             31090000: INFO: At 31090000ns red: 0, yellow: 1, green: 1
#             31290000: INFO: At 31290000ns red: 0, yellow: 1, green: 1
#             31490000: INFO: At 31490000ns red: 0, yellow: 1, green: 1
#             31690000: INFO: At 31690000ns red: 0, yellow: 1, green: 1
#             31890000: INFO: At 31890000ns red: 0, yellow: 0, green: 1
#             31890000: INFO: Test has completed
# ** Note: $stop    : test_program.sv(123)
#    Time: 31890 ns  Iteration: 1  Instance: /tb/tp
# Break in Module test_program at test_program.sv line 123
# End time: 13:55:59 on Jan 29,2022, Elapsed time: 0:00:53
# Errors: 3, Warnings: 6
