Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Nov 18 20:01:19 2024
| Host         : yoonha-home running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file button_and_led_timing_summary_routed.rpt -pb button_and_led_timing_summary_routed.pb -rpx button_and_led_timing_summary_routed.rpx -warn_on_violation
| Design       : button_and_led
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            led_and
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.382ns (59.021%)  route 3.736ns (40.979%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    H13                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  key1_IBUF_inst/O
                         net (fo=3, routed)           1.588     3.056    led1_OBUF
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.152     3.208 r  led_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.149     5.356    led_and_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.762     9.118 r  led_and_OBUF_inst/O
                         net (fo=0)                   0.000     9.118    led_and
    C16                                                               r  led_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            led_or
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 5.148ns (61.262%)  route 3.255ns (38.738%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    H13                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  key1_IBUF_inst/O
                         net (fo=3, routed)           1.588     3.056    led1_OBUF
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.124     3.180 r  led_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.847    led_or_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.557     8.404 r  led_or_OBUF_inst/O
                         net (fo=0)                   0.000     8.404    led_or
    F15                                                               r  led_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 5.034ns (62.984%)  route 2.959ns (37.016%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  key0 (IN)
                         net (fo=0)                   0.000     0.000    key0
    H14                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  key0_IBUF_inst/O
                         net (fo=3, routed)           2.959     4.443    led0_OBUF
    C13                  OBUF (Prop_obuf_I_O)         3.549     7.993 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     7.993    led0
    C13                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 5.007ns (71.975%)  route 1.950ns (28.025%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    H13                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  key1_IBUF_inst/O
                         net (fo=3, routed)           1.950     3.417    led1_OBUF
    H16                  OBUF (Prop_obuf_I_O)         3.540     6.957 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     6.957    led1
    H16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.476ns (79.240%)  route 0.387ns (20.760%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    H13                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  key1_IBUF_inst/O
                         net (fo=3, routed)           0.387     0.622    led1_OBUF
    H16                  OBUF (Prop_obuf_I_O)         1.241     1.863 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.863    led1
    H16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.503ns (62.035%)  route 0.920ns (37.965%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  key0 (IN)
                         net (fo=0)                   0.000     0.000    key0
    H14                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  key0_IBUF_inst/O
                         net (fo=3, routed)           0.920     1.172    led0_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.250     2.422 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     2.422    led0
    C13                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key0
                            (input port)
  Destination:            led_or
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.555ns (63.286%)  route 0.902ns (36.714%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  key0 (IN)
                         net (fo=0)                   0.000     0.000    key0
    H14                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  key0_IBUF_inst/O
                         net (fo=3, routed)           0.583     0.836    led0_OBUF
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.045     0.881 r  led_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.200    led_or_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.257     2.457 r  led_or_OBUF_inst/O
                         net (fo=0)                   0.000     2.457    led_or
    F15                                                               r  led_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key0
                            (input port)
  Destination:            led_and
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.617ns (58.566%)  route 1.144ns (41.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  key0 (IN)
                         net (fo=0)                   0.000     0.000    key0
    H14                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  key0_IBUF_inst/O
                         net (fo=3, routed)           0.583     0.836    led0_OBUF
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.042     0.878 r  led_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.561     1.439    led_and_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.322     2.761 r  led_and_OBUF_inst/O
                         net (fo=0)                   0.000     2.761    led_and
    C16                                                               r  led_and (OUT)
  -------------------------------------------------------------------    -------------------





