{"top":"global.ConfigRegister_32_32_32_0",
"namespaces":{
  "global":{
    "modules":{
      "ConfigRegister_32_32_32_0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",32,"Bit"]],
          ["config_addr",["Array",32,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "Register_inst0":{
            "modref":"global.Register"
          },
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "magma_Bits_32_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["self.reset","Register_inst0.ASYNCRESET"],
          ["magma_Bits_32_eq_inst0.out","Register_inst0.CE"],
          ["self.clk","Register_inst0.CLK"],
          ["self.config_data","Register_inst0.I"],
          ["self.O","Register_inst0.O"],
          ["magma_Bits_32_eq_inst0.in1","const_0_32.out"],
          ["self.config_addr","magma_Bits_32_eq_inst0.in0"]
        ]
      },
      "Mux2xBits32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]],
          ["CE","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xBits32"
          },
          "reg_PR32_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",32]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          }
        },
        "connections":[
          ["reg_PR32_inst0.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["reg_PR32_inst0.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["self.ASYNCRESET","reg_PR32_inst0.arst"],
          ["self.CLK","reg_PR32_inst0.clk"],
          ["self.O","reg_PR32_inst0.out"]
        ]
      }
    }
  }
}
}
