Need to simulate the VHDL file and Testbench to get the output
