1
 
****************************************
Report : area
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           26
Number of nets:                           263
Number of cells:                          232
Number of combinational cells:            182
Number of sequential cells:                50
Number of macros/black boxes:               0
Number of buf/inv:                         27
Number of references:                      61

Combinational area:               2894.399994
Buf/Inv area:                      239.040004
Noncombinational area:            1743.839972
Macro/Black Box area:                0.000000
Net Interconnect area:           24546.789490

Total cell area:                  4638.239966
Total area:                      29185.029456
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
MULT_single            ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
MULT_single                               1.114    3.019 2.04e+05    4.133 100.0
1
 
****************************************
Report : design
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U21                       OAI22X1TR       typical         8.640000  
U22                       XNOR2X2TR       typical         18.719999 
U23                       AND2X6TR        typical         14.400000 
U24                       BUFX8TR         typical         12.960000 
U25                       BUFX12TR        typical         15.840000 
U26                       CLKBUFX6TR      typical         10.080000 
U27                       CLKBUFX6TR      typical         10.080000 
U28                       CLKINVX6TR      typical         7.200000  
U29                       INVX2TR         typical         4.320000  
U30                       NAND2X2TR       typical         7.200000  
U31                       INVX8TR         typical         10.080000 
U32                       INVX2TR         typical         4.320000  
U33                       INVX2TR         typical         4.320000  
U34                       BUFX8TR         typical         12.960000 
U35                       OAI21X2TR       typical         12.960000 
U36                       XOR2X2TR        typical         18.719999 
U37                       INVX1TR         typical         4.320000  
U38                       NAND2X2TR       typical         7.200000  
U39                       NAND2X6TR       typical         14.400000 
U40                       INVX2TR         typical         4.320000  
U41                       NAND2X2TR       typical         7.200000  
U42                       INVX2TR         typical         4.320000  
U43                       INVX1TR         typical         4.320000  
U44                       INVX2TR         typical         4.320000  
U45                       OA21X2TR        typical         10.080000 
U46                       NOR2X4TR        typical         11.520000 
U47                       OR2X4TR         typical         10.080000 
U48                       NAND2X2TR       typical         7.200000  
U49                       AND2X8TR        typical         15.840000 
U50                       CLKINVX3TR      typical         5.760000  
U51                       AND3X4TR        typical         11.520000 
U52                       NAND2X4TR       typical         11.520000 
U53                       AND2X4TR        typical         10.080000 
U54                       OAI22X1TR       typical         8.640000  
U55                       AO21X4TR        typical         12.960000 
U56                       NAND2X6TR       typical         14.400000 
U57                       NOR2X8TR        typical         18.719999 
U58                       NOR2X2TR        typical         7.200000  
U59                       CLKINVX2TR      typical         4.320000  
U60                       AOI21X4TR       typical         17.280001 
U61                       OR2X4TR         typical         10.080000 
U62                       OAI21X4TR       typical         17.280001 
U63                       NAND2X4TR       typical         11.520000 
U64                       OAI22X2TR       typical         15.840000 
U65                       OAI22X2TR       typical         15.840000 
U66                       OAI22X2TR       typical         15.840000 
U67                       OAI22X2TR       typical         15.840000 
U68                       OAI22X2TR       typical         15.840000 
U69                       OAI22X2TR       typical         15.840000 
U70                       NAND2X4TR       typical         11.520000 
U71                       XNOR3X4TR       typical         38.880001 
U72                       ADDFHX4TR       typical         83.519997 r
U73                       XNOR3X4TR       typical         38.880001 
U74                       OR2X6TR         typical         14.400000 
U75                       NAND2X2TR       typical         7.200000  
U76                       OAI21X2TR       typical         12.960000 
U77                       INVX4TR         typical         5.760000  
U78                       NOR2BX4TR       typical         12.960000 
U79                       INVX6TR         typical         8.640000  
U80                       OAI21X2TR       typical         12.960000 
U81                       NAND2X6TR       typical         14.400000 
U82                       OAI22X2TR       typical         15.840000 
U83                       INVX4TR         typical         5.760000  
U84                       NOR2X8TR        typical         18.719999 
U85                       NAND2X2TR       typical         7.200000  
U86                       NOR2X2TR        typical         7.200000  
U87                       BUFX12TR        typical         15.840000 
U88                       CMPR22X2TR      typical         30.240000 r
U89                       CLKINVX2TR      typical         4.320000  
U90                       CLKINVX1TR      typical         4.320000  
U91                       OAI22X1TR       typical         8.640000  
U92                       OAI22X1TR       typical         8.640000  
U93                       NAND2X1TR       typical         5.760000  
U94                       NOR2X1TR        typical         5.760000  
U95                       XNOR2X2TR       typical         18.719999 
U96                       XNOR2X2TR       typical         18.719999 
U97                       XNOR2X2TR       typical         18.719999 
U98                       NAND2X4TR       typical         11.520000 
U99                       OAI22X1TR       typical         8.640000  
U100                      AND2X2TR        typical         7.200000  
U101                      NOR2BX2TR       typical         10.080000 
U102                      XNOR2X1TR       typical         11.520000 
U103                      CLKXOR2X2TR     typical         12.960000 
U104                      BUFX16TR        typical         21.600000 
U105                      XNOR2X4TR       typical         27.360001 
U106                      NAND2X8TR       typical         18.719999 
U107                      XNOR2X1TR       typical         11.520000 
U108                      BUFX12TR        typical         15.840000 
U109                      NAND2X6TR       typical         14.400000 
U110                      INVX16TR        typical         17.280001 
U111                      NAND2BX1TR      typical         7.200000  
U112                      AOI21X4TR       typical         17.280001 
U113                      OAI21X4TR       typical         17.280001 
U114                      XNOR2X4TR       typical         27.360001 
U115                      AND2X4TR        typical         10.080000 
U116                      XNOR2X1TR       typical         11.520000 
U117                      CLKXOR2X2TR     typical         12.960000 
U118                      XOR2X4TR        typical         28.799999 
U119                      NAND2X8TR       typical         18.719999 
U120                      NAND2BX1TR      typical         7.200000  
U121                      CMPR22X2TR      typical         30.240000 r
U122                      NAND2X2TR       typical         7.200000  
U123                      XNOR2X1TR       typical         11.520000 
U124                      CMPR22X2TR      typical         30.240000 r
U125                      ADDFHX4TR       typical         83.519997 r
U126                      ADDFHX2TR       typical         53.279999 r
U127                      ADDFHX2TR       typical         53.279999 r
U128                      OAI21X4TR       typical         17.280001 
U129                      OR2X6TR         typical         14.400000 
U130                      AND2X4TR        typical         10.080000 
U131                      NAND2X2TR       typical         7.200000  
U132                      XNOR2X4TR       typical         27.360001 
U134                      NAND2X4TR       typical         11.520000 
U135                      AOI21X4TR       typical         17.280001 
U136                      OAI21X4TR       typical         17.280001 
U137                      XNOR2X4TR       typical         27.360001 
U138                      AND2X6TR        typical         14.400000 
U139                      AND2X8TR        typical         15.840000 
U140                      ADDFHX4TR       typical         83.519997 r
U141                      XOR2X4TR        typical         28.799999 
U142                      XNOR2X4TR       typical         27.360001 
U143                      AND2X2TR        typical         7.200000  
U144                      NOR2BX2TR       typical         10.080000 
U145                      OR2X2TR         typical         7.200000  
U146                      ADDFHX2TR       typical         53.279999 r
U147                      ADDFHX2TR       typical         53.279999 r
U148                      ADDFHX4TR       typical         83.519997 r
U149                      NAND2X2TR       typical         7.200000  
U151                      AND2X8TR        typical         15.840000 
U152                      NOR2BX4TR       typical         12.960000 
U153                      NAND2X1TR       typical         5.760000  
U154                      NOR2X2TR        typical         7.200000  
U155                      ADDFHX4TR       typical         83.519997 r
U156                      ADDFHX4TR       typical         83.519997 r
U157                      XOR2X2TR        typical         18.719999 
U158                      XNOR2X4TR       typical         27.360001 
U159                      BUFX12TR        typical         15.840000 
U160                      NAND2BX1TR      typical         7.200000  
U161                      OAI22X1TR       typical         8.640000  
U162                      XNOR2X1TR       typical         11.520000 
U163                      XNOR2X1TR       typical         11.520000 
U164                      OAI22X1TR       typical         8.640000  
U165                      XNOR2X1TR       typical         11.520000 
U166                      OAI22X1TR       typical         8.640000  
U167                      NOR2BX1TR       typical         7.200000  
U168                      XNOR2X1TR       typical         11.520000 
U169                      XNOR2X1TR       typical         11.520000 
U170                      XNOR2X1TR       typical         11.520000 
U171                      XNOR2X1TR       typical         11.520000 
U172                      XNOR2X1TR       typical         11.520000 
U173                      AO21X1TR        typical         8.640000  
U174                      XNOR2X1TR       typical         11.520000 
U175                      OAI22X1TR       typical         8.640000  
U176                      XNOR2X1TR       typical         11.520000 
U177                      OAI22X1TR       typical         8.640000  
U178                      XNOR2X1TR       typical         11.520000 
U179                      XNOR2X1TR       typical         11.520000 
U180                      OAI22X1TR       typical         8.640000  
U181                      XNOR2X2TR       typical         18.719999 
U182                      OAI22X1TR       typical         8.640000  
U183                      OAI22X1TR       typical         8.640000  
U184                      NOR2BX1TR       typical         7.200000  
U185                      XNOR2X1TR       typical         11.520000 
U186                      OAI21X1TR       typical         7.200000  
U187                      XNOR2X1TR       typical         11.520000 
U188                      OAI22X1TR       typical         8.640000  
U189                      XNOR2X1TR       typical         11.520000 
U190                      OAI22X1TR       typical         8.640000  
U191                      XNOR2X1TR       typical         11.520000 
U192                      OAI22X1TR       typical         8.640000  
U193                      NAND2BX1TR      typical         7.200000  
U194                      OAI22X1TR       typical         8.640000  
U195                      XNOR2X1TR       typical         11.520000 
U196                      OAI22X2TR       typical         15.840000 
U197                      XNOR2X1TR       typical         11.520000 
U198                      XNOR2X1TR       typical         11.520000 
U199                      OAI22X2TR       typical         15.840000 
U200                      OAI22X1TR       typical         8.640000  
U201                      NOR2BX1TR       typical         7.200000  
U202                      XOR2X2TR        typical         18.719999 
U203                      AND2X4TR        typical         10.080000 
U204                      NOR2BX4TR       typical         12.960000 
clk_r_REG0_S1             DFFHQX2TR       typical         31.680000 n
clk_r_REG1_S1             DFFHQX4TR       typical         41.759998 n
clk_r_REG2_S2             DFFQX4TR        typical         27.360001 n
clk_r_REG3_S2             DFFHQX8TR       typical         47.520000 n
mult_x_1_R_0_clk_r_REG8_S2
                          DFFHQX8TR       typical         47.520000 n
mult_x_1_R_1_clk_r_REG8_S2
                          DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG4_S1    DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG5_S2    DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG6_S2    DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG7_S2    DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG9_S2    DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG10_S2   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG11_S2   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG12_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG13_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG14_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG15_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG16_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG17_S2   DFFQX2TR        typical         25.920000 n
mult_x_1_clk_r_REG18_S2   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG19_S2   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG20_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG21_S2   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG22_S2   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG23_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG24_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG25_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG26_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG27_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG28_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG29_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG30_S2   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG31_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG32_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG33_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG34_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG35_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG36_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG37_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG38_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG39_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG40_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG41_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG42_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG43_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG44_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG45_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG46_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG47_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG48_S1   DFFHQX4TR       typical         41.759998 n
--------------------------------------------------------------------------------
Total 232 cells                                           4638.239966
1
 
****************************************
Report : port
        -verbose
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
A[0]           in      0.0000   0.0000    1.02    0.17   --         
A[1]           in      0.0000   0.0000    1.02    0.17   --         
A[2]           in      0.0000   0.0000    1.02    0.17   --         
A[3]           in      0.0000   0.0000    1.02    0.17   --         
A[4]           in      0.0000   0.0000    1.02    0.17   --         
A[5]           in      0.0000   0.0000    1.02    0.17   --         
A[6]           in      0.0000   0.0000    1.02    0.17   --         
A[7]           in      0.0000   0.0000    1.02    0.17   --         
B[0]           in      0.0000   0.0000    1.02    0.17   --         
B[1]           in      0.0000   0.0000    1.02    0.17   --         
B[2]           in      0.0000   0.0000    1.02    0.17   --         
B[3]           in      0.0000   0.0000    1.02    0.17   --         
B[4]           in      0.0000   0.0000    1.02    0.17   --         
B[5]           in      0.0000   0.0000    1.02    0.17   --         
B[6]           in      0.0000   0.0000    1.02    0.17   --         
B[7]           in      0.0000   0.0000    1.02    0.17   --         
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
data_out[0]    out     0.0100   0.0000   --      --      --         
data_out[1]    out     0.0100   0.0000   --      --      --         
data_out[2]    out     0.0100   0.0000   --      --      --         
data_out[3]    out     0.0100   0.0000   --      --      --         
data_out[4]    out     0.0100   0.0000   --      --      --         
data_out[5]    out     0.0100   0.0000   --      --      --         
data_out[6]    out     0.0100   0.0000   --      --      --         
data_out[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
A[0]               1      --              --              --        -- 
A[1]               1      --              --              --        -- 
A[2]               1      --              --              --        -- 
A[3]               1      --              --              --        -- 
A[4]               1      --              --              --        -- 
A[5]               1      --              --              --        -- 
A[6]               1      --              --              --        -- 
A[7]               1      --              --              --        -- 
B[0]               1      --              --              --        -- 
B[1]               1      --              --              --        -- 
B[2]               1      --              --              --        -- 
B[3]               1      --              --              --        -- 
B[4]               1      --              --              --        -- 
B[5]               1      --              --              --        -- 
B[6]               1      --              --              --        -- 
B[7]               1      --              --              --        -- 
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
data_out[0]        1      --              --              --        -- 
data_out[1]        1      --              --              --        -- 
data_out[2]        1      --              --              --        -- 
data_out[3]        1      --              --              --        -- 
data_out[4]        1      --              --              --        -- 
data_out[5]        1      --              --              --        -- 
data_out[6]        1      --              --              --        -- 
data_out[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
A[0]          0.10    0.10    0.10    0.10  clk       --    
A[1]          0.10    0.10    0.10    0.10  clk       --    
A[2]          0.10    0.10    0.10    0.10  clk       --    
A[3]          0.10    0.10    0.10    0.10  clk       --    
A[4]          0.10    0.10    0.10    0.10  clk       --    
A[5]          0.10    0.10    0.10    0.10  clk       --    
A[6]          0.10    0.10    0.10    0.10  clk       --    
A[7]          0.10    0.10    0.10    0.10  clk       --    
B[0]          0.10    0.10    0.10    0.10  clk       --    
B[1]          0.10    0.10    0.10    0.10  clk       --    
B[2]          0.10    0.10    0.10    0.10  clk       --    
B[3]          0.10    0.10    0.10    0.10  clk       --    
B[4]          0.10    0.10    0.10    0.10  clk       --    
B[5]          0.10    0.10    0.10    0.10  clk       --    
B[6]          0.10    0.10    0.10    0.10  clk       --    
B[7]          0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
A[0]         INVX2TR            INVX2TR              -- /  --     
A[1]         INVX2TR            INVX2TR              -- /  --     
A[2]         INVX2TR            INVX2TR              -- /  --     
A[3]         INVX2TR            INVX2TR              -- /  --     
A[4]         INVX2TR            INVX2TR              -- /  --     
A[5]         INVX2TR            INVX2TR              -- /  --     
A[6]         INVX2TR            INVX2TR              -- /  --     
A[7]         INVX2TR            INVX2TR              -- /  --     
B[0]         INVX2TR            INVX2TR              -- /  --     
B[1]         INVX2TR            INVX2TR              -- /  --     
B[2]         INVX2TR            INVX2TR              -- /  --     
B[3]         INVX2TR            INVX2TR              -- /  --     
B[4]         INVX2TR            INVX2TR              -- /  --     
B[5]         INVX2TR            INVX2TR              -- /  --     
B[6]         INVX2TR            INVX2TR              -- /  --     
B[7]         INVX2TR            INVX2TR              -- /  --     
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
A[0]          --      --     --      --     --      --     --     --        -- 
A[1]          --      --     --      --     --      --     --     --        -- 
A[2]          --      --     --      --     --      --     --     --        -- 
A[3]          --      --     --      --     --      --     --     --        -- 
A[4]          --      --     --      --     --      --     --     --        -- 
A[5]          --      --     --      --     --      --     --     --        -- 
A[6]          --      --     --      --     --      --     --     --        -- 
A[7]          --      --     --      --     --      --     --     --        -- 
B[0]          --      --     --      --     --      --     --     --        -- 
B[1]          --      --     --      --     --      --     --     --        -- 
B[2]          --      --     --      --     --      --     --     --        -- 
B[3]          --      --     --      --     --      --     --     --        -- 
B[4]          --      --     --      --     --      --     --     --        -- 
B[5]          --      --     --      --     --      --     --     --        -- 
B[6]          --      --     --      --     --      --     --     --        -- 
B[7]          --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
A[0]          --      --      --      -- 
A[1]          --      --      --      -- 
A[2]          --      --      --      -- 
A[3]          --      --      --      -- 
A[4]          --      --      --      -- 
A[5]          --      --      --      -- 
A[6]          --      --      --      -- 
A[7]          --      --      --      -- 
B[0]          --      --      --      -- 
B[1]          --      --      --      -- 
B[2]          --      --      --      -- 
B[3]          --      --      --      -- 
B[4]          --      --      --      -- 
B[5]          --      --      --      -- 
B[6]          --      --      --      -- 
B[7]          --      --      --      -- 
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
data_out[0]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[1]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[2]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[3]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[4]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[5]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[6]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[7]   0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
MULT_single                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : MULT_single
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:23:28 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: mult_x_1_clk_r_REG14_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG14_S1/CK (DFFHQX4TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG14_S1/Q (DFFHQX4TR)                   0.15       0.15 r
  U89/Y (CLKINVX2TR)                                      0.07       0.22 f
  U72/CO (ADDFHX4TR)                                      0.13       0.35 f
  U71/Y (XNOR3X4TR)                                       0.22       0.57 f
  U74/Y (OR2X6TR)                                         0.11       0.69 f
  U81/Y (NAND2X6TR)                                       0.04       0.72 r
  mult_x_1_clk_r_REG11_S2/D (DFFHQX1TR)                   0.00       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG11_S2/CK (DFFHQX1TR)                  0.00       0.80 r
  library setup time                                     -0.08       0.72
  data required time                                                 0.72
  --------------------------------------------------------------------------
  data required time                                                 0.72
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG18_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG18_S2/CK (DFFHQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG18_S2/Q (DFFHQX1TR)                   0.22       0.22 r
  U112/Y (AOI21X4TR)                                      0.05       0.27 f
  U34/Y (BUFX8TR)                                         0.09       0.36 f
  U113/Y (OAI21X4TR)                                      0.09       0.45 r
  U114/Y (XNOR2X4TR)                                      0.09       0.54 f
  U23/Y (AND2X6TR)                                        0.08       0.62 f
  U115/Y (AND2X4TR)                                       0.08       0.70 f
  data_out[5] (out)                                       0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  output external delay                                  -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG27_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[5] (in)                                               0.05       0.15 r
  U87/Y (BUFX12TR)                                        0.12       0.27 r
  U103/Y (CLKXOR2X2TR)                                    0.20       0.47 r
  U106/Y (NAND2X8TR)                                      0.08       0.55 f
  U92/Y (OAI22X1TR)                                       0.15       0.70 r
  mult_x_1_clk_r_REG27_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG27_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG23_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[5] (in)                                               0.05       0.15 r
  U87/Y (BUFX12TR)                                        0.12       0.27 r
  U103/Y (CLKXOR2X2TR)                                    0.20       0.47 r
  U106/Y (NAND2X8TR)                                      0.08       0.55 f
  U188/Y (OAI22X1TR)                                      0.15       0.70 r
  mult_x_1_clk_r_REG23_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG23_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG26_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[5] (in)                                               0.05       0.15 r
  U87/Y (BUFX12TR)                                        0.12       0.27 r
  U103/Y (CLKXOR2X2TR)                                    0.20       0.47 r
  U106/Y (NAND2X8TR)                                      0.08       0.55 f
  U192/Y (OAI22X1TR)                                      0.15       0.70 r
  mult_x_1_clk_r_REG26_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG26_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG33_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG33_S1/CK (DFFHQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG33_S1/Q (DFFHQX1TR)                   0.20       0.20 r
  U126/S (ADDFHX2TR)                                      0.20       0.40 r
  U147/S (ADDFHX2TR)                                      0.18       0.58 f
  U94/Y (NOR2X1TR)                                        0.15       0.72 r
  mult_x_1_clk_r_REG6_S2/D (DFFHQX4TR)                    0.00       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG6_S2/CK (DFFHQX4TR)                   0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG3_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG29_S1/CK (DFFHQX2TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG29_S1/Q (DFFHQX2TR)                   0.18       0.18 r
  U140/S (ADDFHX4TR)                                      0.23       0.41 f
  U57/Y (NOR2X8TR)                                        0.07       0.49 r
  U79/Y (INVX6TR)                                         0.03       0.52 f
  U39/Y (NAND2X6TR)                                       0.04       0.56 r
  U141/Y (XOR2X4TR)                                       0.09       0.65 f
  U53/Y (AND2X4TR)                                        0.08       0.73 f
  clk_r_REG3_S2/D (DFFHQX8TR)                             0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG3_S2/CK (DFFHQX8TR)                            0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG18_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG18_S2/CK (DFFHQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG18_S2/Q (DFFHQX1TR)                   0.22       0.22 r
  U112/Y (AOI21X4TR)                                      0.05       0.27 f
  U34/Y (BUFX8TR)                                         0.09       0.36 f
  U136/Y (OAI21X4TR)                                      0.10       0.46 r
  U137/Y (XNOR2X4TR)                                      0.09       0.55 f
  U138/Y (AND2X6TR)                                       0.08       0.63 f
  U139/Y (AND2X8TR)                                       0.07       0.70 f
  data_out[7] (out)                                       0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  output external delay                                  -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG40_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG40_S1/CK (DFFQX1TR)                   0.00       0.00 r
  mult_x_1_clk_r_REG40_S1/Q (DFFQX1TR)                    0.32       0.32 f
  U62/Y (OAI21X4TR)                                       0.09       0.42 r
  U22/Y (XNOR2X2TR)                                       0.16       0.58 r
  U151/Y (AND2X8TR)                                       0.08       0.66 r
  U152/Y (NOR2BX4TR)                                      0.08       0.74 r
  clk_r_REG1_S1/D (DFFHQX4TR)                             0.00       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG1_S1/CK (DFFHQX4TR)                            0.00       0.80 r
  library setup time                                     -0.06       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG12_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[7] (in)                                               0.04       0.14 r
  U26/Y (CLKBUFX6TR)                                      0.16       0.30 r
  U157/Y (XOR2X2TR)                                       0.15       0.45 r
  U56/Y (NAND2X6TR)                                       0.09       0.54 f
  U21/Y (OAI22X1TR)                                       0.16       0.70 r
  mult_x_1_clk_r_REG12_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG12_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG15_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[7] (in)                                               0.04       0.14 r
  U26/Y (CLKBUFX6TR)                                      0.16       0.30 r
  U157/Y (XOR2X2TR)                                       0.15       0.45 r
  U56/Y (NAND2X6TR)                                       0.09       0.54 f
  U164/Y (OAI22X1TR)                                      0.16       0.70 r
  mult_x_1_clk_r_REG15_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG15_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG4_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[7] (in)                                               0.04       0.14 r
  U26/Y (CLKBUFX6TR)                                      0.16       0.30 r
  U157/Y (XOR2X2TR)                                       0.15       0.45 r
  U56/Y (NAND2X6TR)                                       0.09       0.54 f
  U161/Y (OAI22X1TR)                                      0.16       0.70 r
  mult_x_1_clk_r_REG4_S1/D (DFFHQX2TR)                    0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG4_S1/CK (DFFHQX2TR)                   0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG22_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG22_S2/CK (DFFHQX2TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG22_S2/Q (DFFHQX2TR)                   0.20       0.20 r
  U33/Y (INVX2TR)                                         0.06       0.26 f
  U98/Y (NAND2X4TR)                                       0.05       0.32 r
  U36/Y (XOR2X2TR)                                        0.11       0.43 r
  U100/Y (AND2X2TR)                                       0.12       0.55 r
  U101/Y (NOR2BX2TR)                                      0.15       0.70 r
  data_out[2] (out)                                       0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  output external delay                                  -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG40_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[1] (in)                                               0.05       0.15 r
  U108/Y (BUFX12TR)                                       0.08       0.23 r
  U31/Y (INVX8TR)                                         0.03       0.27 f
  U110/Y (INVX16TR)                                       0.05       0.32 r
  U181/Y (XNOR2X2TR)                                      0.11       0.43 f
  U82/Y (OAI22X2TR)                                       0.21       0.64 r
  U85/Y (NAND2X2TR)                                       0.06       0.70 f
  mult_x_1_clk_r_REG40_S1/D (DFFQX1TR)                    0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG40_S1/CK (DFFQX1TR)                   0.00       0.80 r
  library setup time                                     -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_R_1_clk_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_R_1_clk_r_REG8_S2/CK (DFFHQX8TR)               0.00       0.00 r
  mult_x_1_R_1_clk_r_REG8_S2/Q (DFFHQX8TR)                0.15       0.15 f
  U46/Y (NOR2X4TR)                                        0.10       0.25 r
  U35/Y (OAI21X2TR)                                       0.07       0.32 f
  U135/Y (AOI21X4TR)                                      0.10       0.42 r
  U136/Y (OAI21X4TR)                                      0.05       0.47 f
  U137/Y (XNOR2X4TR)                                      0.07       0.54 f
  U138/Y (AND2X6TR)                                       0.08       0.63 f
  U139/Y (AND2X8TR)                                       0.07       0.70 f
  data_out[7] (out)                                       0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  output external delay                                  -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG18_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG18_S2/CK (DFFHQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG18_S2/Q (DFFHQX1TR)                   0.20       0.20 f
  U112/Y (AOI21X4TR)                                      0.09       0.29 r
  U34/Y (BUFX8TR)                                         0.10       0.39 r
  U202/Y (XOR2X2TR)                                       0.10       0.50 r
  U203/Y (AND2X4TR)                                       0.09       0.59 r
  U204/Y (NOR2BX4TR)                                      0.10       0.70 r
  data_out[4] (out)                                       0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  output external delay                                  -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG27_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[3] (in)                                               0.06       0.16 r
  U104/Y (BUFX16TR)                                       0.11       0.27 r
  U105/Y (XNOR2X4TR)                                      0.08       0.35 r
  U25/Y (BUFX12TR)                                        0.12       0.47 r
  U106/Y (NAND2X8TR)                                      0.07       0.55 f
  U92/Y (OAI22X1TR)                                       0.15       0.70 r
  mult_x_1_clk_r_REG27_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG27_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG23_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[3] (in)                                               0.06       0.16 r
  U104/Y (BUFX16TR)                                       0.11       0.27 r
  U105/Y (XNOR2X4TR)                                      0.08       0.35 r
  U25/Y (BUFX12TR)                                        0.12       0.47 r
  U106/Y (NAND2X8TR)                                      0.07       0.55 f
  U188/Y (OAI22X1TR)                                      0.15       0.70 r
  mult_x_1_clk_r_REG23_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG23_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: mult_x_1_clk_r_REG26_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  A[3] (in)                                               0.06       0.16 r
  U104/Y (BUFX16TR)                                       0.11       0.27 r
  U105/Y (XNOR2X4TR)                                      0.08       0.35 r
  U25/Y (BUFX12TR)                                        0.12       0.47 r
  U106/Y (NAND2X8TR)                                      0.07       0.55 f
  U192/Y (OAI22X1TR)                                      0.15       0.70 r
  mult_x_1_clk_r_REG26_S1/D (DFFHQX2TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG26_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG34_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG18_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MULT_single        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG34_S1/CK (DFFHQX2TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG34_S1/Q (DFFHQX2TR)                   0.17       0.17 r
  U125/S (ADDFHX4TR)                                      0.17       0.34 r
  U148/S (ADDFHX4TR)                                      0.19       0.53 r
  U122/Y (NAND2X2TR)                                      0.09       0.62 f
  U80/Y (OAI21X2TR)                                       0.08       0.71 r
  mult_x_1_clk_r_REG18_S2/D (DFFHQX1TR)                   0.00       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG18_S2/CK (DFFHQX1TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
