{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586041893976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586041894005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 18:11:33 2020 " "Processing started: Sat Apr  4 18:11:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586041894005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041894005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041894006 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1586041894278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_decode.v(47) " "Verilog HDL information at pwm_decode.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "ip/PWM/pwm_decode.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/PWM/pwm_decode.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586041902770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/PWM/pwm_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/PWM/pwm_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_decode " "Found entity 1: pwm_decode" {  } { { "ip/PWM/pwm_decode.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/PWM/pwm_decode.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/avalon_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/avalon_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial " "Found entity 1: avalon_fast_serial" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter " "Found entity 1: avalon_fast_serial_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_fast_serial_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_rsp_mux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902782 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_rsp_demux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_cmd_mux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_cmd_demux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902787 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_fast_serial_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586041902789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_fast_serial_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586041902789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_router_001_default_decode " "Found entity 1: avalon_fast_serial_mm_interconnect_0_router_001_default_decode" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902790 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_fast_serial_mm_interconnect_0_router_001 " "Found entity 2: avalon_fast_serial_mm_interconnect_0_router_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_fast_serial_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586041902790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_fast_serial_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586041902790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_fast_serial_mm_interconnect_0_router_default_decode" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902790 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_fast_serial_mm_interconnect_0_router " "Found entity 2: avalon_fast_serial_mm_interconnect_0_router" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_sysid_qsys_0 " "Found entity 1: avalon_fast_serial_sysid_qsys_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/pwm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/pwm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_decoder " "Found entity 1: pwm_decoder" {  } { { "avalon_fast_serial/synthesis/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/pwm_decoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12 " "Found entity 1: PLL12" {  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902805 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fast_serial.v(98) " "Verilog HDL Module Instantiation warning at fast_serial.v(98): ignored dangling comma in List of Port Connections" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1586041902805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_count RESET_COUNT fast_serial.v(100) " "Verilog HDL Declaration information at fast_serial.v(100): object \"reset_count\" differs only in case from object \"RESET_COUNT\" in the same scope" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586041902805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 fast_serial " "Found entity 1: fast_serial" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_serial " "Elaborating entity \"fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586041902876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12 PLL12:PLL12_inst " "Elaborating entity \"PLL12\" for hierarchy \"PLL12:PLL12_inst\"" {  } { { "fast_serial.v" "PLL12_inst" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12:PLL12_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "altpll_component" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12:PLL12_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12:PLL12_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12:PLL12_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586041902930 ""}  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586041902930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12_altpll " "Found entity 1: PLL12_altpll" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586041902967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041902967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12_altpll PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated " "Elaborating entity \"PLL12_altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "fast_serial.v" "clock_for_fastserial" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "fast_serial.v" "rx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "fast_serial.v" "tx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial avalon_fast_serial:u0 " "Elaborating entity \"avalon_fast_serial\" for hierarchy \"avalon_fast_serial:u0\"" {  } { { "fast_serial.v" "u0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:in_bytes_to_packets " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:in_bytes_to_packets\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "in_bytes_to_packets" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_gpio avalon_fast_serial:u0\|led_gpio:led_gpio_slave " "Elaborating entity \"led_gpio\" for hierarchy \"avalon_fast_serial:u0\|led_gpio:led_gpio_slave\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "led_gpio_slave" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:master " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "master" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\|packets_to_master:p2m\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:out_packets_to_bytes " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:out_packets_to_bytes\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "out_packets_to_bytes" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_decoder avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0 " "Elaborating entity \"pwm_decoder\" for hierarchy \"avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "pwm_decoder_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_decode avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\|pwm_decode:p1 " "Elaborating entity \"pwm_decode\" for hierarchy \"avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\|pwm_decode:p1\"" {  } { { "avalon_fast_serial/synthesis/submodules/pwm_decoder.v" "p1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/pwm_decoder.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_sysid_qsys_0 avalon_fast_serial:u0\|avalon_fast_serial_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalon_fast_serial_sysid_qsys_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_sysid_qsys_0:sysid_qsys_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "sysid_qsys_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "mm_interconnect_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041902991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_avalon_master_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "pwm_decoder_0_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_avalon_master_agent\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_agent_rsp_fifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "router" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_default_decode avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\|avalon_fast_serial_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\|avalon_fast_serial_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_001 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "router_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_001_default_decode avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\|avalon_fast_serial_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_001_default_decode\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\|avalon_fast_serial_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_avalon_master_limiter\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_limiter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_cmd_demux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "cmd_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_cmd_mux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "cmd_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_rsp_demux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "rsp_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_rsp_mux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "rsp_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586041903061 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586041903061 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_fast_serial:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "rst_controller" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041903067 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586041904779 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1586041904806 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1586041904806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586041905569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586041906576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041906655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586041906876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586041906876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586041907005 "|fast_serial|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586041907005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1496 " "Implemented 1496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586041907005 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586041907005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1473 " "Implemented 1473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586041907005 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1586041907005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586041907005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586041907022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 18:11:47 2020 " "Processing ended: Sat Apr  4 18:11:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586041907022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586041907022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586041907022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586041907022 ""}
