// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        numOfOutNeurons,
        output_r_address0,
        output_r_ce0,
        output_r_q0,
        resArray_V_address0,
        resArray_V_ce0,
        resArray_V_we0,
        resArray_V_d0,
        sum_V_out,
        sum_V_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv32_0 = 32'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] numOfOutNeurons;
output  [7:0] output_r_address0;
output   output_r_ce0;
input  [15:0] output_r_q0;
output  [7:0] resArray_V_address0;
output   resArray_V_ce0;
output   resArray_V_we0;
output  [31:0] resArray_V_d0;
output  [31:0] sum_V_out;
output   sum_V_out_ap_vld;

reg ap_idle;
reg output_r_ce0;
reg resArray_V_ce0;
reg resArray_V_we0;
reg sum_V_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_177_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln45_reg_473;
reg   [0:0] icmp_ln45_reg_473_pp0_iter1_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter2_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter3_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter4_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter5_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter6_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter7_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter8_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter9_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter10_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter11_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter12_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter13_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter14_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter15_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter16_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter17_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter18_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter19_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter20_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter21_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter22_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter23_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter24_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter25_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter26_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter27_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter28_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter29_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter30_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter31_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter32_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter33_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter34_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter35_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter36_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter37_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter38_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter39_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter40_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter41_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter42_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter43_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter44_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter45_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter46_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter47_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter48_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter49_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter50_reg;
reg   [0:0] icmp_ln45_reg_473_pp0_iter51_reg;
reg   [7:0] resArray_V_addr_reg_482;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter1_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter2_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter3_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter4_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter5_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter6_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter7_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter8_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter9_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter10_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter11_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter12_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter13_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter14_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter15_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter16_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter17_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter18_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter19_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter20_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter21_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter22_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter23_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter24_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter25_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter26_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter27_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter28_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter29_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter30_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter31_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter32_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter33_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter34_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter35_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter36_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter37_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter38_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter39_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter40_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter41_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter42_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter43_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter44_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter45_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter46_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter47_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter48_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter49_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter50_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter51_reg;
reg   [7:0] resArray_V_addr_reg_482_pp0_iter52_reg;
reg   [15:0] t_reg_487;
reg   [0:0] tmp_reg_492;
reg   [0:0] tmp_reg_492_pp0_iter2_reg;
wire   [0:0] icmp_ln1547_fu_208_p2;
reg   [0:0] icmp_ln1547_reg_498;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter2_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter3_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter4_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter5_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter6_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter7_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter8_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter9_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter10_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter11_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter12_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter13_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter14_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter15_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter16_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter17_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter18_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter19_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter20_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter21_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter22_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter23_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter24_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter25_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter26_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter27_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter28_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter29_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter30_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter31_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter32_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter33_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter34_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter35_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter36_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter37_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter38_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter39_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter40_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter41_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter42_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter43_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter44_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter45_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter46_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter47_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter48_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter49_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter50_reg;
reg   [0:0] icmp_ln1547_reg_498_pp0_iter51_reg;
wire   [0:0] tmp_5_fu_214_p3;
reg   [0:0] tmp_5_reg_502;
reg   [0:0] tmp_5_reg_502_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter12_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter13_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter14_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter15_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter16_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter17_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter18_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter19_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter20_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter21_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter22_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter23_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter24_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter25_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter26_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter27_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter28_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter29_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter30_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter31_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter32_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter33_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter34_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter35_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter36_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter37_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter38_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter39_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter40_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter41_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter42_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter43_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter44_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter45_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter46_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter47_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter48_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter49_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter50_reg;
reg   [0:0] tmp_5_reg_502_pp0_iter51_reg;
wire   [56:0] mul_ln737_fu_233_p2;
reg   [56:0] mul_ln737_reg_506;
reg   [16:0] tmp_4_reg_511;
wire   [27:0] r_V_fu_284_p3;
reg   [27:0] r_V_reg_516;
wire   [19:0] whole_V_2_fu_304_p4;
reg   [19:0] whole_V_2_reg_522;
wire   [32:0] ret_V_1_fu_330_p2;
reg   [32:0] ret_V_1_reg_528;
wire   [19:0] whole_V_fu_336_p4;
reg   [19:0] whole_V_reg_533;
wire   [31:0] sub_ln712_fu_359_p2;
reg   [31:0] sub_ln712_reg_538;
wire   [31:0] shl_ln712_fu_431_p2;
wire   [31:0] trunc_ln712_fu_436_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter3_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter4_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter5_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter6_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter7_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter8_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter9_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter10_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter11_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter12_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter13_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter14_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter15_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter16_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter17_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter18_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter19_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter20_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter21_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter22_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter23_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter24_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter25_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter26_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter27_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter28_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter29_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter30_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter31_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter32_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter33_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter34_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter35_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter36_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter37_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter38_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter39_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter40_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter41_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter42_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter43_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter44_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter45_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter46_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter47_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter48_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter49_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter50_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter51_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter52_storemerge4_reg_150;
reg   [31:0] ap_phi_reg_pp0_iter53_storemerge4_reg_150;
wire   [63:0] zext_ln47_fu_189_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] sum_V_fu_104;
wire   [31:0] sum_V_1_fu_443_p2;
wire    ap_loop_init;
reg   [8:0] i_fu_108;
wire   [8:0] i_4_fu_183_p2;
reg   [8:0] ap_sig_allocacmp_i_3;
wire    ap_block_pp0_stage0_01001;
wire  signed [27:0] t_1_fu_222_p3;
wire   [29:0] mul_ln737_fu_233_p1;
wire   [56:0] sub_ln737_fu_249_p2;
wire   [16:0] tmp_3_fu_254_p4;
wire  signed [27:0] sext_ln737_1_fu_264_p1;
wire  signed [27:0] sext_ln737_2_fu_268_p1;
wire   [27:0] select_ln737_fu_271_p3;
wire   [27:0] sub_ln737_1_fu_278_p2;
wire   [31:0] p_Val2_s_fu_291_p3;
wire  signed [31:0] fixed_V_fu_298_p2;
wire   [31:0] rhs_fu_314_p3;
wire  signed [32:0] sext_ln712_fu_322_p1;
wire  signed [32:0] sext_ln712_1_fu_326_p1;
wire   [31:0] add_ln712_fu_353_p2;
wire   [31:0] shl_ln_fu_345_p3;
wire   [20:0] zext_ln1068_fu_365_p1;
wire   [20:0] sub_ln598_fu_373_p2;
wire  signed [31:0] sext_ln104_fu_379_p1;
wire  signed [33:0] sext_ln712_2_fu_393_p1;
wire   [0:0] icmp_ln1068_fu_368_p2;
reg   [31:0] p_Result_s_fu_383_p4;
wire   [31:0] select_ln1068_fu_402_p3;
wire  signed [33:0] ret_V_fu_396_p2;
wire   [43:0] grp_fu_422_p0;
wire   [31:0] zext_ln52_fu_428_p1;
wire   [31:0] grp_fu_422_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_873;
reg    ap_condition_713;
reg    ap_condition_702;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_done_reg = 1'b0;
end

nnlayer_mul_28s_30ns_57_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_1_1_U9(
    .din0(t_1_fu_222_p3),
    .din1(mul_ln737_fu_233_p1),
    .dout(mul_ln737_fu_233_p2)
);

nnlayer_sdiv_44ns_34s_32_48_1 #(
    .ID( 1 ),
    .NUM_STAGE( 48 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 32 ))
sdiv_44ns_34s_32_48_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .din1(ret_V_fu_396_p2),
    .ce(1'b1),
    .dout(grp_fu_422_p2)
);

nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_reg_pp0_iter2_storemerge4_reg_150 <= 32'd4096;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge4_reg_150 <= ap_phi_reg_pp0_iter1_storemerge4_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        if ((1'b1 == ap_condition_702)) begin
            ap_phi_reg_pp0_iter53_storemerge4_reg_150 <= trunc_ln712_fu_436_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter53_storemerge4_reg_150 <= ap_phi_reg_pp0_iter52_storemerge4_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1547_reg_498_pp0_iter4_reg == 1'd1) & (icmp_ln45_reg_473_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_storemerge4_reg_150 <= shl_ln712_fu_431_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_storemerge4_reg_150 <= ap_phi_reg_pp0_iter5_storemerge4_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln45_fu_177_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_108 <= i_4_fu_183_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_108 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_V_fu_104 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter53 == 1'b1)) begin
            sum_V_fu_104 <= sum_V_1_fu_443_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1547_reg_498_pp0_iter10_reg <= icmp_ln1547_reg_498_pp0_iter9_reg;
        icmp_ln1547_reg_498_pp0_iter11_reg <= icmp_ln1547_reg_498_pp0_iter10_reg;
        icmp_ln1547_reg_498_pp0_iter12_reg <= icmp_ln1547_reg_498_pp0_iter11_reg;
        icmp_ln1547_reg_498_pp0_iter13_reg <= icmp_ln1547_reg_498_pp0_iter12_reg;
        icmp_ln1547_reg_498_pp0_iter14_reg <= icmp_ln1547_reg_498_pp0_iter13_reg;
        icmp_ln1547_reg_498_pp0_iter15_reg <= icmp_ln1547_reg_498_pp0_iter14_reg;
        icmp_ln1547_reg_498_pp0_iter16_reg <= icmp_ln1547_reg_498_pp0_iter15_reg;
        icmp_ln1547_reg_498_pp0_iter17_reg <= icmp_ln1547_reg_498_pp0_iter16_reg;
        icmp_ln1547_reg_498_pp0_iter18_reg <= icmp_ln1547_reg_498_pp0_iter17_reg;
        icmp_ln1547_reg_498_pp0_iter19_reg <= icmp_ln1547_reg_498_pp0_iter18_reg;
        icmp_ln1547_reg_498_pp0_iter20_reg <= icmp_ln1547_reg_498_pp0_iter19_reg;
        icmp_ln1547_reg_498_pp0_iter21_reg <= icmp_ln1547_reg_498_pp0_iter20_reg;
        icmp_ln1547_reg_498_pp0_iter22_reg <= icmp_ln1547_reg_498_pp0_iter21_reg;
        icmp_ln1547_reg_498_pp0_iter23_reg <= icmp_ln1547_reg_498_pp0_iter22_reg;
        icmp_ln1547_reg_498_pp0_iter24_reg <= icmp_ln1547_reg_498_pp0_iter23_reg;
        icmp_ln1547_reg_498_pp0_iter25_reg <= icmp_ln1547_reg_498_pp0_iter24_reg;
        icmp_ln1547_reg_498_pp0_iter26_reg <= icmp_ln1547_reg_498_pp0_iter25_reg;
        icmp_ln1547_reg_498_pp0_iter27_reg <= icmp_ln1547_reg_498_pp0_iter26_reg;
        icmp_ln1547_reg_498_pp0_iter28_reg <= icmp_ln1547_reg_498_pp0_iter27_reg;
        icmp_ln1547_reg_498_pp0_iter29_reg <= icmp_ln1547_reg_498_pp0_iter28_reg;
        icmp_ln1547_reg_498_pp0_iter2_reg <= icmp_ln1547_reg_498;
        icmp_ln1547_reg_498_pp0_iter30_reg <= icmp_ln1547_reg_498_pp0_iter29_reg;
        icmp_ln1547_reg_498_pp0_iter31_reg <= icmp_ln1547_reg_498_pp0_iter30_reg;
        icmp_ln1547_reg_498_pp0_iter32_reg <= icmp_ln1547_reg_498_pp0_iter31_reg;
        icmp_ln1547_reg_498_pp0_iter33_reg <= icmp_ln1547_reg_498_pp0_iter32_reg;
        icmp_ln1547_reg_498_pp0_iter34_reg <= icmp_ln1547_reg_498_pp0_iter33_reg;
        icmp_ln1547_reg_498_pp0_iter35_reg <= icmp_ln1547_reg_498_pp0_iter34_reg;
        icmp_ln1547_reg_498_pp0_iter36_reg <= icmp_ln1547_reg_498_pp0_iter35_reg;
        icmp_ln1547_reg_498_pp0_iter37_reg <= icmp_ln1547_reg_498_pp0_iter36_reg;
        icmp_ln1547_reg_498_pp0_iter38_reg <= icmp_ln1547_reg_498_pp0_iter37_reg;
        icmp_ln1547_reg_498_pp0_iter39_reg <= icmp_ln1547_reg_498_pp0_iter38_reg;
        icmp_ln1547_reg_498_pp0_iter3_reg <= icmp_ln1547_reg_498_pp0_iter2_reg;
        icmp_ln1547_reg_498_pp0_iter40_reg <= icmp_ln1547_reg_498_pp0_iter39_reg;
        icmp_ln1547_reg_498_pp0_iter41_reg <= icmp_ln1547_reg_498_pp0_iter40_reg;
        icmp_ln1547_reg_498_pp0_iter42_reg <= icmp_ln1547_reg_498_pp0_iter41_reg;
        icmp_ln1547_reg_498_pp0_iter43_reg <= icmp_ln1547_reg_498_pp0_iter42_reg;
        icmp_ln1547_reg_498_pp0_iter44_reg <= icmp_ln1547_reg_498_pp0_iter43_reg;
        icmp_ln1547_reg_498_pp0_iter45_reg <= icmp_ln1547_reg_498_pp0_iter44_reg;
        icmp_ln1547_reg_498_pp0_iter46_reg <= icmp_ln1547_reg_498_pp0_iter45_reg;
        icmp_ln1547_reg_498_pp0_iter47_reg <= icmp_ln1547_reg_498_pp0_iter46_reg;
        icmp_ln1547_reg_498_pp0_iter48_reg <= icmp_ln1547_reg_498_pp0_iter47_reg;
        icmp_ln1547_reg_498_pp0_iter49_reg <= icmp_ln1547_reg_498_pp0_iter48_reg;
        icmp_ln1547_reg_498_pp0_iter4_reg <= icmp_ln1547_reg_498_pp0_iter3_reg;
        icmp_ln1547_reg_498_pp0_iter50_reg <= icmp_ln1547_reg_498_pp0_iter49_reg;
        icmp_ln1547_reg_498_pp0_iter51_reg <= icmp_ln1547_reg_498_pp0_iter50_reg;
        icmp_ln1547_reg_498_pp0_iter5_reg <= icmp_ln1547_reg_498_pp0_iter4_reg;
        icmp_ln1547_reg_498_pp0_iter6_reg <= icmp_ln1547_reg_498_pp0_iter5_reg;
        icmp_ln1547_reg_498_pp0_iter7_reg <= icmp_ln1547_reg_498_pp0_iter6_reg;
        icmp_ln1547_reg_498_pp0_iter8_reg <= icmp_ln1547_reg_498_pp0_iter7_reg;
        icmp_ln1547_reg_498_pp0_iter9_reg <= icmp_ln1547_reg_498_pp0_iter8_reg;
        icmp_ln45_reg_473_pp0_iter10_reg <= icmp_ln45_reg_473_pp0_iter9_reg;
        icmp_ln45_reg_473_pp0_iter11_reg <= icmp_ln45_reg_473_pp0_iter10_reg;
        icmp_ln45_reg_473_pp0_iter12_reg <= icmp_ln45_reg_473_pp0_iter11_reg;
        icmp_ln45_reg_473_pp0_iter13_reg <= icmp_ln45_reg_473_pp0_iter12_reg;
        icmp_ln45_reg_473_pp0_iter14_reg <= icmp_ln45_reg_473_pp0_iter13_reg;
        icmp_ln45_reg_473_pp0_iter15_reg <= icmp_ln45_reg_473_pp0_iter14_reg;
        icmp_ln45_reg_473_pp0_iter16_reg <= icmp_ln45_reg_473_pp0_iter15_reg;
        icmp_ln45_reg_473_pp0_iter17_reg <= icmp_ln45_reg_473_pp0_iter16_reg;
        icmp_ln45_reg_473_pp0_iter18_reg <= icmp_ln45_reg_473_pp0_iter17_reg;
        icmp_ln45_reg_473_pp0_iter19_reg <= icmp_ln45_reg_473_pp0_iter18_reg;
        icmp_ln45_reg_473_pp0_iter20_reg <= icmp_ln45_reg_473_pp0_iter19_reg;
        icmp_ln45_reg_473_pp0_iter21_reg <= icmp_ln45_reg_473_pp0_iter20_reg;
        icmp_ln45_reg_473_pp0_iter22_reg <= icmp_ln45_reg_473_pp0_iter21_reg;
        icmp_ln45_reg_473_pp0_iter23_reg <= icmp_ln45_reg_473_pp0_iter22_reg;
        icmp_ln45_reg_473_pp0_iter24_reg <= icmp_ln45_reg_473_pp0_iter23_reg;
        icmp_ln45_reg_473_pp0_iter25_reg <= icmp_ln45_reg_473_pp0_iter24_reg;
        icmp_ln45_reg_473_pp0_iter26_reg <= icmp_ln45_reg_473_pp0_iter25_reg;
        icmp_ln45_reg_473_pp0_iter27_reg <= icmp_ln45_reg_473_pp0_iter26_reg;
        icmp_ln45_reg_473_pp0_iter28_reg <= icmp_ln45_reg_473_pp0_iter27_reg;
        icmp_ln45_reg_473_pp0_iter29_reg <= icmp_ln45_reg_473_pp0_iter28_reg;
        icmp_ln45_reg_473_pp0_iter2_reg <= icmp_ln45_reg_473_pp0_iter1_reg;
        icmp_ln45_reg_473_pp0_iter30_reg <= icmp_ln45_reg_473_pp0_iter29_reg;
        icmp_ln45_reg_473_pp0_iter31_reg <= icmp_ln45_reg_473_pp0_iter30_reg;
        icmp_ln45_reg_473_pp0_iter32_reg <= icmp_ln45_reg_473_pp0_iter31_reg;
        icmp_ln45_reg_473_pp0_iter33_reg <= icmp_ln45_reg_473_pp0_iter32_reg;
        icmp_ln45_reg_473_pp0_iter34_reg <= icmp_ln45_reg_473_pp0_iter33_reg;
        icmp_ln45_reg_473_pp0_iter35_reg <= icmp_ln45_reg_473_pp0_iter34_reg;
        icmp_ln45_reg_473_pp0_iter36_reg <= icmp_ln45_reg_473_pp0_iter35_reg;
        icmp_ln45_reg_473_pp0_iter37_reg <= icmp_ln45_reg_473_pp0_iter36_reg;
        icmp_ln45_reg_473_pp0_iter38_reg <= icmp_ln45_reg_473_pp0_iter37_reg;
        icmp_ln45_reg_473_pp0_iter39_reg <= icmp_ln45_reg_473_pp0_iter38_reg;
        icmp_ln45_reg_473_pp0_iter3_reg <= icmp_ln45_reg_473_pp0_iter2_reg;
        icmp_ln45_reg_473_pp0_iter40_reg <= icmp_ln45_reg_473_pp0_iter39_reg;
        icmp_ln45_reg_473_pp0_iter41_reg <= icmp_ln45_reg_473_pp0_iter40_reg;
        icmp_ln45_reg_473_pp0_iter42_reg <= icmp_ln45_reg_473_pp0_iter41_reg;
        icmp_ln45_reg_473_pp0_iter43_reg <= icmp_ln45_reg_473_pp0_iter42_reg;
        icmp_ln45_reg_473_pp0_iter44_reg <= icmp_ln45_reg_473_pp0_iter43_reg;
        icmp_ln45_reg_473_pp0_iter45_reg <= icmp_ln45_reg_473_pp0_iter44_reg;
        icmp_ln45_reg_473_pp0_iter46_reg <= icmp_ln45_reg_473_pp0_iter45_reg;
        icmp_ln45_reg_473_pp0_iter47_reg <= icmp_ln45_reg_473_pp0_iter46_reg;
        icmp_ln45_reg_473_pp0_iter48_reg <= icmp_ln45_reg_473_pp0_iter47_reg;
        icmp_ln45_reg_473_pp0_iter49_reg <= icmp_ln45_reg_473_pp0_iter48_reg;
        icmp_ln45_reg_473_pp0_iter4_reg <= icmp_ln45_reg_473_pp0_iter3_reg;
        icmp_ln45_reg_473_pp0_iter50_reg <= icmp_ln45_reg_473_pp0_iter49_reg;
        icmp_ln45_reg_473_pp0_iter51_reg <= icmp_ln45_reg_473_pp0_iter50_reg;
        icmp_ln45_reg_473_pp0_iter5_reg <= icmp_ln45_reg_473_pp0_iter4_reg;
        icmp_ln45_reg_473_pp0_iter6_reg <= icmp_ln45_reg_473_pp0_iter5_reg;
        icmp_ln45_reg_473_pp0_iter7_reg <= icmp_ln45_reg_473_pp0_iter6_reg;
        icmp_ln45_reg_473_pp0_iter8_reg <= icmp_ln45_reg_473_pp0_iter7_reg;
        icmp_ln45_reg_473_pp0_iter9_reg <= icmp_ln45_reg_473_pp0_iter8_reg;
        resArray_V_addr_reg_482_pp0_iter10_reg <= resArray_V_addr_reg_482_pp0_iter9_reg;
        resArray_V_addr_reg_482_pp0_iter11_reg <= resArray_V_addr_reg_482_pp0_iter10_reg;
        resArray_V_addr_reg_482_pp0_iter12_reg <= resArray_V_addr_reg_482_pp0_iter11_reg;
        resArray_V_addr_reg_482_pp0_iter13_reg <= resArray_V_addr_reg_482_pp0_iter12_reg;
        resArray_V_addr_reg_482_pp0_iter14_reg <= resArray_V_addr_reg_482_pp0_iter13_reg;
        resArray_V_addr_reg_482_pp0_iter15_reg <= resArray_V_addr_reg_482_pp0_iter14_reg;
        resArray_V_addr_reg_482_pp0_iter16_reg <= resArray_V_addr_reg_482_pp0_iter15_reg;
        resArray_V_addr_reg_482_pp0_iter17_reg <= resArray_V_addr_reg_482_pp0_iter16_reg;
        resArray_V_addr_reg_482_pp0_iter18_reg <= resArray_V_addr_reg_482_pp0_iter17_reg;
        resArray_V_addr_reg_482_pp0_iter19_reg <= resArray_V_addr_reg_482_pp0_iter18_reg;
        resArray_V_addr_reg_482_pp0_iter20_reg <= resArray_V_addr_reg_482_pp0_iter19_reg;
        resArray_V_addr_reg_482_pp0_iter21_reg <= resArray_V_addr_reg_482_pp0_iter20_reg;
        resArray_V_addr_reg_482_pp0_iter22_reg <= resArray_V_addr_reg_482_pp0_iter21_reg;
        resArray_V_addr_reg_482_pp0_iter23_reg <= resArray_V_addr_reg_482_pp0_iter22_reg;
        resArray_V_addr_reg_482_pp0_iter24_reg <= resArray_V_addr_reg_482_pp0_iter23_reg;
        resArray_V_addr_reg_482_pp0_iter25_reg <= resArray_V_addr_reg_482_pp0_iter24_reg;
        resArray_V_addr_reg_482_pp0_iter26_reg <= resArray_V_addr_reg_482_pp0_iter25_reg;
        resArray_V_addr_reg_482_pp0_iter27_reg <= resArray_V_addr_reg_482_pp0_iter26_reg;
        resArray_V_addr_reg_482_pp0_iter28_reg <= resArray_V_addr_reg_482_pp0_iter27_reg;
        resArray_V_addr_reg_482_pp0_iter29_reg <= resArray_V_addr_reg_482_pp0_iter28_reg;
        resArray_V_addr_reg_482_pp0_iter2_reg <= resArray_V_addr_reg_482_pp0_iter1_reg;
        resArray_V_addr_reg_482_pp0_iter30_reg <= resArray_V_addr_reg_482_pp0_iter29_reg;
        resArray_V_addr_reg_482_pp0_iter31_reg <= resArray_V_addr_reg_482_pp0_iter30_reg;
        resArray_V_addr_reg_482_pp0_iter32_reg <= resArray_V_addr_reg_482_pp0_iter31_reg;
        resArray_V_addr_reg_482_pp0_iter33_reg <= resArray_V_addr_reg_482_pp0_iter32_reg;
        resArray_V_addr_reg_482_pp0_iter34_reg <= resArray_V_addr_reg_482_pp0_iter33_reg;
        resArray_V_addr_reg_482_pp0_iter35_reg <= resArray_V_addr_reg_482_pp0_iter34_reg;
        resArray_V_addr_reg_482_pp0_iter36_reg <= resArray_V_addr_reg_482_pp0_iter35_reg;
        resArray_V_addr_reg_482_pp0_iter37_reg <= resArray_V_addr_reg_482_pp0_iter36_reg;
        resArray_V_addr_reg_482_pp0_iter38_reg <= resArray_V_addr_reg_482_pp0_iter37_reg;
        resArray_V_addr_reg_482_pp0_iter39_reg <= resArray_V_addr_reg_482_pp0_iter38_reg;
        resArray_V_addr_reg_482_pp0_iter3_reg <= resArray_V_addr_reg_482_pp0_iter2_reg;
        resArray_V_addr_reg_482_pp0_iter40_reg <= resArray_V_addr_reg_482_pp0_iter39_reg;
        resArray_V_addr_reg_482_pp0_iter41_reg <= resArray_V_addr_reg_482_pp0_iter40_reg;
        resArray_V_addr_reg_482_pp0_iter42_reg <= resArray_V_addr_reg_482_pp0_iter41_reg;
        resArray_V_addr_reg_482_pp0_iter43_reg <= resArray_V_addr_reg_482_pp0_iter42_reg;
        resArray_V_addr_reg_482_pp0_iter44_reg <= resArray_V_addr_reg_482_pp0_iter43_reg;
        resArray_V_addr_reg_482_pp0_iter45_reg <= resArray_V_addr_reg_482_pp0_iter44_reg;
        resArray_V_addr_reg_482_pp0_iter46_reg <= resArray_V_addr_reg_482_pp0_iter45_reg;
        resArray_V_addr_reg_482_pp0_iter47_reg <= resArray_V_addr_reg_482_pp0_iter46_reg;
        resArray_V_addr_reg_482_pp0_iter48_reg <= resArray_V_addr_reg_482_pp0_iter47_reg;
        resArray_V_addr_reg_482_pp0_iter49_reg <= resArray_V_addr_reg_482_pp0_iter48_reg;
        resArray_V_addr_reg_482_pp0_iter4_reg <= resArray_V_addr_reg_482_pp0_iter3_reg;
        resArray_V_addr_reg_482_pp0_iter50_reg <= resArray_V_addr_reg_482_pp0_iter49_reg;
        resArray_V_addr_reg_482_pp0_iter51_reg <= resArray_V_addr_reg_482_pp0_iter50_reg;
        resArray_V_addr_reg_482_pp0_iter52_reg <= resArray_V_addr_reg_482_pp0_iter51_reg;
        resArray_V_addr_reg_482_pp0_iter5_reg <= resArray_V_addr_reg_482_pp0_iter4_reg;
        resArray_V_addr_reg_482_pp0_iter6_reg <= resArray_V_addr_reg_482_pp0_iter5_reg;
        resArray_V_addr_reg_482_pp0_iter7_reg <= resArray_V_addr_reg_482_pp0_iter6_reg;
        resArray_V_addr_reg_482_pp0_iter8_reg <= resArray_V_addr_reg_482_pp0_iter7_reg;
        resArray_V_addr_reg_482_pp0_iter9_reg <= resArray_V_addr_reg_482_pp0_iter8_reg;
        tmp_5_reg_502_pp0_iter10_reg <= tmp_5_reg_502_pp0_iter9_reg;
        tmp_5_reg_502_pp0_iter11_reg <= tmp_5_reg_502_pp0_iter10_reg;
        tmp_5_reg_502_pp0_iter12_reg <= tmp_5_reg_502_pp0_iter11_reg;
        tmp_5_reg_502_pp0_iter13_reg <= tmp_5_reg_502_pp0_iter12_reg;
        tmp_5_reg_502_pp0_iter14_reg <= tmp_5_reg_502_pp0_iter13_reg;
        tmp_5_reg_502_pp0_iter15_reg <= tmp_5_reg_502_pp0_iter14_reg;
        tmp_5_reg_502_pp0_iter16_reg <= tmp_5_reg_502_pp0_iter15_reg;
        tmp_5_reg_502_pp0_iter17_reg <= tmp_5_reg_502_pp0_iter16_reg;
        tmp_5_reg_502_pp0_iter18_reg <= tmp_5_reg_502_pp0_iter17_reg;
        tmp_5_reg_502_pp0_iter19_reg <= tmp_5_reg_502_pp0_iter18_reg;
        tmp_5_reg_502_pp0_iter20_reg <= tmp_5_reg_502_pp0_iter19_reg;
        tmp_5_reg_502_pp0_iter21_reg <= tmp_5_reg_502_pp0_iter20_reg;
        tmp_5_reg_502_pp0_iter22_reg <= tmp_5_reg_502_pp0_iter21_reg;
        tmp_5_reg_502_pp0_iter23_reg <= tmp_5_reg_502_pp0_iter22_reg;
        tmp_5_reg_502_pp0_iter24_reg <= tmp_5_reg_502_pp0_iter23_reg;
        tmp_5_reg_502_pp0_iter25_reg <= tmp_5_reg_502_pp0_iter24_reg;
        tmp_5_reg_502_pp0_iter26_reg <= tmp_5_reg_502_pp0_iter25_reg;
        tmp_5_reg_502_pp0_iter27_reg <= tmp_5_reg_502_pp0_iter26_reg;
        tmp_5_reg_502_pp0_iter28_reg <= tmp_5_reg_502_pp0_iter27_reg;
        tmp_5_reg_502_pp0_iter29_reg <= tmp_5_reg_502_pp0_iter28_reg;
        tmp_5_reg_502_pp0_iter2_reg <= tmp_5_reg_502;
        tmp_5_reg_502_pp0_iter30_reg <= tmp_5_reg_502_pp0_iter29_reg;
        tmp_5_reg_502_pp0_iter31_reg <= tmp_5_reg_502_pp0_iter30_reg;
        tmp_5_reg_502_pp0_iter32_reg <= tmp_5_reg_502_pp0_iter31_reg;
        tmp_5_reg_502_pp0_iter33_reg <= tmp_5_reg_502_pp0_iter32_reg;
        tmp_5_reg_502_pp0_iter34_reg <= tmp_5_reg_502_pp0_iter33_reg;
        tmp_5_reg_502_pp0_iter35_reg <= tmp_5_reg_502_pp0_iter34_reg;
        tmp_5_reg_502_pp0_iter36_reg <= tmp_5_reg_502_pp0_iter35_reg;
        tmp_5_reg_502_pp0_iter37_reg <= tmp_5_reg_502_pp0_iter36_reg;
        tmp_5_reg_502_pp0_iter38_reg <= tmp_5_reg_502_pp0_iter37_reg;
        tmp_5_reg_502_pp0_iter39_reg <= tmp_5_reg_502_pp0_iter38_reg;
        tmp_5_reg_502_pp0_iter3_reg <= tmp_5_reg_502_pp0_iter2_reg;
        tmp_5_reg_502_pp0_iter40_reg <= tmp_5_reg_502_pp0_iter39_reg;
        tmp_5_reg_502_pp0_iter41_reg <= tmp_5_reg_502_pp0_iter40_reg;
        tmp_5_reg_502_pp0_iter42_reg <= tmp_5_reg_502_pp0_iter41_reg;
        tmp_5_reg_502_pp0_iter43_reg <= tmp_5_reg_502_pp0_iter42_reg;
        tmp_5_reg_502_pp0_iter44_reg <= tmp_5_reg_502_pp0_iter43_reg;
        tmp_5_reg_502_pp0_iter45_reg <= tmp_5_reg_502_pp0_iter44_reg;
        tmp_5_reg_502_pp0_iter46_reg <= tmp_5_reg_502_pp0_iter45_reg;
        tmp_5_reg_502_pp0_iter47_reg <= tmp_5_reg_502_pp0_iter46_reg;
        tmp_5_reg_502_pp0_iter48_reg <= tmp_5_reg_502_pp0_iter47_reg;
        tmp_5_reg_502_pp0_iter49_reg <= tmp_5_reg_502_pp0_iter48_reg;
        tmp_5_reg_502_pp0_iter4_reg <= tmp_5_reg_502_pp0_iter3_reg;
        tmp_5_reg_502_pp0_iter50_reg <= tmp_5_reg_502_pp0_iter49_reg;
        tmp_5_reg_502_pp0_iter51_reg <= tmp_5_reg_502_pp0_iter50_reg;
        tmp_5_reg_502_pp0_iter5_reg <= tmp_5_reg_502_pp0_iter4_reg;
        tmp_5_reg_502_pp0_iter6_reg <= tmp_5_reg_502_pp0_iter5_reg;
        tmp_5_reg_502_pp0_iter7_reg <= tmp_5_reg_502_pp0_iter6_reg;
        tmp_5_reg_502_pp0_iter8_reg <= tmp_5_reg_502_pp0_iter7_reg;
        tmp_5_reg_502_pp0_iter9_reg <= tmp_5_reg_502_pp0_iter8_reg;
        tmp_reg_492_pp0_iter2_reg <= tmp_reg_492;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln45_reg_473 <= icmp_ln45_fu_177_p2;
        icmp_ln45_reg_473_pp0_iter1_reg <= icmp_ln45_reg_473;
        resArray_V_addr_reg_482_pp0_iter1_reg <= resArray_V_addr_reg_482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge4_reg_150 <= ap_phi_reg_pp0_iter9_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge4_reg_150 <= ap_phi_reg_pp0_iter10_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge4_reg_150 <= ap_phi_reg_pp0_iter11_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge4_reg_150 <= ap_phi_reg_pp0_iter12_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge4_reg_150 <= ap_phi_reg_pp0_iter13_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge4_reg_150 <= ap_phi_reg_pp0_iter14_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_storemerge4_reg_150 <= ap_phi_reg_pp0_iter15_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_storemerge4_reg_150 <= ap_phi_reg_pp0_iter16_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_storemerge4_reg_150 <= ap_phi_reg_pp0_iter17_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge4_reg_150 <= ap_phi_reg_pp0_iter18_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge4_reg_150 <= ap_phi_reg_pp0_iter0_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_storemerge4_reg_150 <= ap_phi_reg_pp0_iter19_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_storemerge4_reg_150 <= ap_phi_reg_pp0_iter20_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_storemerge4_reg_150 <= ap_phi_reg_pp0_iter21_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_storemerge4_reg_150 <= ap_phi_reg_pp0_iter22_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_storemerge4_reg_150 <= ap_phi_reg_pp0_iter23_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_storemerge4_reg_150 <= ap_phi_reg_pp0_iter24_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_storemerge4_reg_150 <= ap_phi_reg_pp0_iter25_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_storemerge4_reg_150 <= ap_phi_reg_pp0_iter26_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_storemerge4_reg_150 <= ap_phi_reg_pp0_iter27_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_storemerge4_reg_150 <= ap_phi_reg_pp0_iter28_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_storemerge4_reg_150 <= ap_phi_reg_pp0_iter29_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_storemerge4_reg_150 <= ap_phi_reg_pp0_iter30_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_storemerge4_reg_150 <= ap_phi_reg_pp0_iter31_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_storemerge4_reg_150 <= ap_phi_reg_pp0_iter32_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_storemerge4_reg_150 <= ap_phi_reg_pp0_iter33_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_storemerge4_reg_150 <= ap_phi_reg_pp0_iter34_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_storemerge4_reg_150 <= ap_phi_reg_pp0_iter35_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_storemerge4_reg_150 <= ap_phi_reg_pp0_iter36_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_storemerge4_reg_150 <= ap_phi_reg_pp0_iter37_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_storemerge4_reg_150 <= ap_phi_reg_pp0_iter38_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_storemerge4_reg_150 <= ap_phi_reg_pp0_iter2_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_storemerge4_reg_150 <= ap_phi_reg_pp0_iter39_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_storemerge4_reg_150 <= ap_phi_reg_pp0_iter40_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_storemerge4_reg_150 <= ap_phi_reg_pp0_iter41_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_storemerge4_reg_150 <= ap_phi_reg_pp0_iter42_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_storemerge4_reg_150 <= ap_phi_reg_pp0_iter43_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_storemerge4_reg_150 <= ap_phi_reg_pp0_iter44_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_storemerge4_reg_150 <= ap_phi_reg_pp0_iter45_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_storemerge4_reg_150 <= ap_phi_reg_pp0_iter46_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_storemerge4_reg_150 <= ap_phi_reg_pp0_iter47_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_storemerge4_reg_150 <= ap_phi_reg_pp0_iter48_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_storemerge4_reg_150 <= ap_phi_reg_pp0_iter3_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_storemerge4_reg_150 <= ap_phi_reg_pp0_iter49_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_storemerge4_reg_150 <= ap_phi_reg_pp0_iter50_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_storemerge4_reg_150 <= ap_phi_reg_pp0_iter51_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_storemerge4_reg_150 <= ap_phi_reg_pp0_iter4_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_storemerge4_reg_150 <= ap_phi_reg_pp0_iter6_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_storemerge4_reg_150 <= ap_phi_reg_pp0_iter7_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge4_reg_150 <= ap_phi_reg_pp0_iter8_storemerge4_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_473 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1547_reg_498 <= icmp_ln1547_fu_208_p2;
        t_reg_487 <= output_r_q0;
        tmp_reg_492 <= output_r_q0[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_473_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln737_reg_506 <= mul_ln737_fu_233_p2;
        tmp_4_reg_511 <= {{mul_ln737_fu_233_p2[56:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_473_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_reg_516 <= r_V_fu_284_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_177_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resArray_V_addr_reg_482 <= zext_ln47_fu_189_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_502_pp0_iter3_reg == 1'd1) & (icmp_ln1547_reg_498_pp0_iter3_reg == 1'd0) & (icmp_ln45_reg_473_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_1_reg_528[32 : 4] <= ret_V_1_fu_330_p2[32 : 4];
        whole_V_2_reg_522 <= {{fixed_V_fu_298_p2[31:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1547_reg_498_pp0_iter3_reg == 1'd1) & (icmp_ln45_reg_473_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln712_reg_538[31 : 4] <= sub_ln712_fu_359_p2[31 : 4];
        whole_V_reg_533 <= {{r_V_reg_516[27:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1547_fu_208_p2 == 1'd0) & (icmp_ln45_reg_473 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_502 <= output_r_q0[32'd15];
    end
end

always @ (*) begin
    if (((icmp_ln45_fu_177_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        resArray_V_ce0 = 1'b1;
    end else begin
        resArray_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        resArray_V_we0 = 1'b1;
    end else begin
        resArray_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_473_pp0_iter51_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_V_out_ap_vld = 1'b1;
    end else begin
        sum_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln712_fu_353_p2 = (p_Val2_s_fu_291_p3 + 32'd4096);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_702 = ((tmp_5_reg_502_pp0_iter51_reg == 1'd1) & (icmp_ln1547_reg_498_pp0_iter51_reg == 1'd0) & (icmp_ln45_reg_473_pp0_iter51_reg == 1'd0));
end

always @ (*) begin
    ap_condition_713 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_873 = ((tmp_5_fu_214_p3 == 1'd0) & (icmp_ln1547_fu_208_p2 == 1'd0) & (icmp_ln45_reg_473 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge4_reg_150 = 'bx;

assign fixed_V_fu_298_p2 = (32'd0 - p_Val2_s_fu_291_p3);

assign grp_fu_422_p0 = {{select_ln1068_fu_402_p3}, {12'd0}};

assign i_4_fu_183_p2 = (ap_sig_allocacmp_i_3 + 9'd1);

assign icmp_ln1068_fu_368_p2 = ((whole_V_2_reg_522 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_208_p2 = (($signed(output_r_q0) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_177_p2 = ((ap_sig_allocacmp_i_3 == numOfOutNeurons) ? 1'b1 : 1'b0);

assign mul_ln737_fu_233_p1 = 57'd387288351;

assign output_r_address0 = zext_ln47_fu_189_p1;

always @ (*) begin
    p_Result_s_fu_383_p4 = ap_const_lv32_0;
    p_Result_s_fu_383_p4[sext_ln104_fu_379_p1] = |(1'd1);
end

assign p_Val2_s_fu_291_p3 = {{r_V_reg_516}, {4'd0}};

assign r_V_fu_284_p3 = ((tmp_reg_492_pp0_iter2_reg[0:0] == 1'b1) ? sub_ln737_1_fu_278_p2 : sext_ln737_2_fu_268_p1);

assign resArray_V_address0 = resArray_V_addr_reg_482_pp0_iter52_reg;

assign resArray_V_d0 = ap_phi_reg_pp0_iter53_storemerge4_reg_150;

assign ret_V_1_fu_330_p2 = ($signed(sext_ln712_fu_322_p1) - $signed(sext_ln712_1_fu_326_p1));

assign ret_V_fu_396_p2 = ($signed(sext_ln712_2_fu_393_p1) + $signed(34'd4096));

assign rhs_fu_314_p3 = {{whole_V_2_fu_304_p4}, {12'd0}};

assign select_ln1068_fu_402_p3 = ((icmp_ln1068_fu_368_p2[0:0] == 1'b1) ? 32'd4096 : p_Result_s_fu_383_p4);

assign select_ln737_fu_271_p3 = ((tmp_reg_492_pp0_iter2_reg[0:0] == 1'b1) ? sext_ln737_1_fu_264_p1 : sext_ln737_2_fu_268_p1);

assign sext_ln104_fu_379_p1 = $signed(sub_ln598_fu_373_p2);

assign sext_ln712_1_fu_326_p1 = $signed(rhs_fu_314_p3);

assign sext_ln712_2_fu_393_p1 = $signed(ret_V_1_reg_528);

assign sext_ln712_fu_322_p1 = fixed_V_fu_298_p2;

assign sext_ln737_1_fu_264_p1 = $signed(tmp_3_fu_254_p4);

assign sext_ln737_2_fu_268_p1 = $signed(tmp_4_reg_511);

assign shl_ln712_fu_431_p2 = sub_ln712_reg_538 << zext_ln52_fu_428_p1;

assign shl_ln_fu_345_p3 = {{whole_V_fu_336_p4}, {12'd0}};

assign sub_ln598_fu_373_p2 = (21'd12 - zext_ln1068_fu_365_p1);

assign sub_ln712_fu_359_p2 = (add_ln712_fu_353_p2 - shl_ln_fu_345_p3);

assign sub_ln737_1_fu_278_p2 = (28'd0 - select_ln737_fu_271_p3);

assign sub_ln737_fu_249_p2 = (57'd0 - mul_ln737_reg_506);

assign sum_V_1_fu_443_p2 = (ap_phi_reg_pp0_iter53_storemerge4_reg_150 + sum_V_fu_104);

assign sum_V_out = sum_V_fu_104;

assign t_1_fu_222_p3 = {{t_reg_487}, {12'd0}};

assign tmp_3_fu_254_p4 = {{sub_ln737_fu_249_p2[56:40]}};

assign tmp_5_fu_214_p3 = output_r_q0[32'd15];

assign trunc_ln712_fu_436_p1 = grp_fu_422_p2[31:0];

assign whole_V_2_fu_304_p4 = {{fixed_V_fu_298_p2[31:12]}};

assign whole_V_fu_336_p4 = {{r_V_reg_516[27:8]}};

assign zext_ln1068_fu_365_p1 = whole_V_2_reg_522;

assign zext_ln47_fu_189_p1 = ap_sig_allocacmp_i_3;

assign zext_ln52_fu_428_p1 = whole_V_reg_533;

always @ (posedge ap_clk) begin
    ret_V_1_reg_528[3:0] <= 4'b0000;
    sub_ln712_reg_538[3:0] <= 4'b0000;
end

endmodule //nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1
