// Seed: 1088877060
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3 = id_3;
  wire id_4;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri   id_2,
    output logic id_3
);
  always @(posedge id_0 or 1 | 1 - 1'b0) begin : LABEL_0
    id_3 <= 1;
  end
  always @(id_1 or posedge 1);
  assign id_2 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
