./rtl_acc/PSUM_ADD.v
./rtl_acc/PSUM_BUFF.v
./rtl_acc/SYNCH_FIFO.v
./rtl_acc/WRITE_BACK.v
./rtl_acc/PE.v
./rtl_acc/IFM_BUF.v
./rtl_acc/WGT_BUF.v
./rtl_acc/PE_FSM.v
./rtl_acc/CONV_ACC.v

./rtl/axi_master_counter.sv
./rtl/axi_read_master.sv
./rtl/axi_write_master.sv
./rtl/TPSR.v
./rtl/FifoCtlType0.v
./rtl/FifoType0.v

./rtl_acc/acc_eng_ctrl.v
./rtl_acc/Flatter.v
./rtl_acc/krnl_acc_axi_ctrl_slave.v
./rtl_acc/krnl_acc.v
./rtl_acc/wgt_parser.v
./rtl_acc/ifm_parser.v
./rtl_acc/switch_buffer.v
./rtl_acc/conv_engine.v


./ip_generation/axi_vip_mst/sim/axi_vip_mst_pkg.sv
./ip_generation/axi_vip_mst/sim/axi_vip_mst.sv
./ip_generation/axi_vip_mst/hdl/axi_vip_v1_1_vl_rfs.sv
./ip_generation/axi_vip_mst/hdl/axi_infrastructure_v1_1_vl_rfs.v
./ip_generation/axi_vip_slv/sim/axi_vip_slv_pkg.sv
./ip_generation/axi_vip_slv/sim/axi_vip_slv.sv


./tbench/tb_krnl_acc.sv

$XILINX_VIVADO/data/verilog/src/glbl.v
