 
****************************************
Report : qor
Design : csla_64bit
Version: I-2013.12-SP5-5
Date   : Thu Apr  8 23:07:58 2021
****************************************


  Timing Path Group 'VCLK'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          3.59
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        149
  Hierarchical Port Count:       1238
  Leaf Cell Count:                785
  Buf/Inv Cell Count:             217
  Buf Cell Count:                   1
  Inv Cell Count:                 216
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       785
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      869.819995
  Noncombinational Area:     0.000000
  Buf/Inv Area:            118.104001
  Total Buffer Area:             0.80
  Total Inverter Area:         117.31
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               869.819995
  Design Area:             869.819995


  Design Rules
  -----------------------------------
  Total Number of Nets:           916
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX057

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.16
  Overall Compile Wall Clock Time:     5.13

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
