;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/9/2022 5:08:51 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x78A10000  	30881
0x0008	0x7DF10000  	32241
0x000C	0x7DF10000  	32241
0x0010	0x7DF10000  	32241
0x0014	0x7DF10000  	32241
0x0018	0x7DF10000  	32241
0x001C	0x7DF10000  	32241
0x0020	0x7DF10000  	32241
0x0024	0x7DF10000  	32241
0x0028	0x7DF10000  	32241
0x002C	0x7DF10000  	32241
0x0030	0x7DF10000  	32241
0x0034	0x7DF10000  	32241
0x0038	0x7DF10000  	32241
0x003C	0x7DF10000  	32241
0x0040	0x7DF10000  	32241
0x0044	0x7DF10000  	32241
0x0048	0x7DF10000  	32241
0x004C	0x7DF10000  	32241
0x0050	0x7DF10000  	32241
0x0054	0x7DF10000  	32241
0x0058	0x7A410000  	31297
0x005C	0x7DF10000  	32241
0x0060	0x77FD0000  	30717
0x0064	0x7DF10000  	32241
0x0068	0x7D650000  	32101
0x006C	0x7DF10000  	32241
0x0070	0x7DF10000  	32241
0x0074	0x7DF10000  	32241
0x0078	0x7DF10000  	32241
0x007C	0x7DF10000  	32241
0x0080	0x7DF10000  	32241
0x0084	0x7DF10000  	32241
0x0088	0x7DF10000  	32241
0x008C	0x7DF10000  	32241
0x0090	0x7DF10000  	32241
0x0094	0x7DF10000  	32241
0x0098	0x7DF10000  	32241
0x009C	0x79510000  	31057
0x00A0	0x7DF10000  	32241
0x00A4	0x7DF10000  	32241
0x00A8	0x7DF10000  	32241
0x00AC	0x7DF10000  	32241
0x00B0	0x7DF90000  	32249
0x00B4	0x7D290000  	32041
0x00B8	0x7DF10000  	32241
0x00BC	0x7DF10000  	32241
0x00C0	0x7DF10000  	32241
0x00C4	0x7DF10000  	32241
0x00C8	0x7DF10000  	32241
0x00CC	0x7DF10000  	32241
0x00D0	0x7DF10000  	32241
0x00D4	0x7DF10000  	32241
0x00D8	0x7DF10000  	32241
0x00DC	0x7DF10000  	32241
0x00E0	0x7AC10000  	31425
0x00E4	0x7DF10000  	32241
0x00E8	0x7DF10000  	32241
0x00EC	0x7DF10000  	32241
0x00F0	0x7DF10000  	32241
0x00F4	0x7DF10000  	32241
0x00F8	0x7DF10000  	32241
0x00FC	0x7DF10000  	32241
0x0100	0x7DF10000  	32241
0x0104	0x7DF10000  	32241
0x0108	0x7DF10000  	32241
0x010C	0x7DF10000  	32241
0x0110	0x7DF10000  	32241
0x0114	0x7DF10000  	32241
0x0118	0x7DF10000  	32241
0x011C	0x7DF10000  	32241
0x0120	0x7DF10000  	32241
0x0124	0x7DF10000  	32241
0x0128	0x7DF10000  	32241
0x012C	0x7DF10000  	32241
0x0130	0x7DF10000  	32241
0x0134	0x7DF10000  	32241
0x0138	0x7DF10000  	32241
0x013C	0x7DF10000  	32241
0x0140	0x7DF10000  	32241
0x0144	0x7DF10000  	32241
0x0148	0x7DF10000  	32241
0x014C	0x7DF10000  	32241
; end of ____SysVT
_main:
;P7_final_project_main.c, 505 :: 		void main() {
0x78A0	0xB081    SUB	SP, SP, #4
0x78A2	0xF000F995  BL	31696
0x78A6	0xF001F9AB  BL	35840
0x78AA	0xF000F987  BL	31676
0x78AE	0xF001F967  BL	35712
;P7_final_project_main.c, 509 :: 		int num =0;
;P7_final_project_main.c, 512 :: 		init_cfg_M_CTL();
0x78B2	0xF7FFF913  BL	_init_cfg_M_CTL+0
;P7_final_project_main.c, 515 :: 		config_USART1();
0x78B6	0xF7FFFA3B  BL	_config_USART1+0
;P7_final_project_main.c, 520 :: 		init_timer2();
0x78BA	0xF7FFFA9D  BL	_init_timer2+0
;P7_final_project_main.c, 521 :: 		init_timer3();
0x78BE	0xF7FEFE9B  BL	_init_timer3+0
;P7_final_project_main.c, 525 :: 		init_interrupt();
0x78C2	0xF7FEFEBF  BL	_init_interrupt+0
;P7_final_project_main.c, 541 :: 		Start_TP();
0x78C6	0xF7FFF8AF  BL	_Start_TP+0
;P7_final_project_main.c, 554 :: 		load_duck_screen();
0x78CA	0xF7FFFACB  BL	_load_duck_screen+0
;P7_final_project_main.c, 557 :: 		load_intro_screen();
0x78CE	0xF7FFFC05  BL	_load_intro_screen+0
;P7_final_project_main.c, 571 :: 		while (1) {
L_main344:
;P7_final_project_main.c, 573 :: 		dev_position = 0;
0x78D2	0x2100    MOVS	R1, #0
0x78D4	0x4819    LDR	R0, [PC, #100]
0x78D6	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 574 :: 		load_snake_game();
0x78D8	0xF7FFFCAE  BL	_load_snake_game+0
;P7_final_project_main.c, 578 :: 		init_snake_game();
0x78DC	0xF7FFFE94  BL	_init_snake_game+0
;P7_final_project_main.c, 579 :: 		render_rect_mask(0,0,20,1, m_NAVY);
0x78E0	0x2003    MOVS	R0, #3
0x78E2	0xB401    PUSH	(R0)
0x78E4	0x2301    MOVS	R3, #1
0x78E6	0x2214    MOVS	R2, #20
0x78E8	0x2100    MOVS	R1, #0
0x78EA	0x2000    MOVS	R0, #0
0x78EC	0xF7FFFF0C  BL	_render_rect_mask+0
0x78F0	0xB001    ADD	SP, SP, #4
;P7_final_project_main.c, 580 :: 		Delay_ms(50);
0x78F2	0xF24277BF  MOVW	R7, #10175
0x78F6	0xF2C00709  MOVT	R7, #9
L_main346:
0x78FA	0x1E7F    SUBS	R7, R7, #1
0x78FC	0xD1FD    BNE	L_main346
0x78FE	0xBF00    NOP
0x7900	0xBF00    NOP
0x7902	0xBF00    NOP
0x7904	0xBF00    NOP
0x7906	0xBF00    NOP
;P7_final_project_main.c, 583 :: 		update_time();
0x7908	0xF7FEFF36  BL	_update_time+0
;P7_final_project_main.c, 586 :: 		update_stats();
0x790C	0xF7FFFF1A  BL	_update_stats+0
;P7_final_project_main.c, 588 :: 		TIM2_CR1     = 0x0001; // Start TIMER2 for game time
0x7910	0x2101    MOVS	R1, #1
0x7912	0x480B    LDR	R0, [PC, #44]
0x7914	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 589 :: 		TIM3_CR1    = 0x0001; // Start TIMER3 now
0x7916	0x2101    MOVS	R1, #1
0x7918	0x480A    LDR	R0, [PC, #40]
0x791A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 590 :: 		start_snake_game();
0x791C	0xF7FFFAF8  BL	_start_snake_game+0
;P7_final_project_main.c, 591 :: 		g_GAME_PHASE = PHASE_QUIT;
0x7920	0x2103    MOVS	R1, #3
0x7922	0x4809    LDR	R0, [PC, #36]
0x7924	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 592 :: 		set_game_phase (PHASE_QUIT);
0x7926	0x2003    MOVS	R0, #3
0x7928	0xF7FEFE42  BL	_set_game_phase+0
;P7_final_project_main.c, 594 :: 		game_over_scr();
0x792C	0xF7FFFB08  BL	_game_over_scr+0
;P7_final_project_main.c, 595 :: 		game_high_score_scr();
0x7930	0xF7FFFB76  BL	_game_high_score_scr+0
;P7_final_project_main.c, 596 :: 		print_top_score_list();
0x7934	0xF7FFFCE4  BL	_print_top_score_list+0
;P7_final_project_main.c, 598 :: 		}
0x7938	0xE7CB    B	L_main344
;P7_final_project_main.c, 599 :: 		}
L_end_main:
L__main_end_loop:
0x793A	0xE7FE    B	L__main_end_loop
0x793C	0x00B52000  	_dev_position+0
0x7940	0x00004000  	TIM2_CR1+0
0x7944	0x04004000  	TIM3_CR1+0
0x7948	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x6C38	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x6C3A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x6C3E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x6C42	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x6C46	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x6C48	0xB001    ADD	SP, SP, #4
0x6C4A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x6AA0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x6AA2	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x6AA6	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x6AAA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x6AAE	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x6AB0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x6AB4	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x6AB6	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x6AB8	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x6ABA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x6ABE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x6AC2	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x6AC4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x6AC8	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x6ACA	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x6ACC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x6AD0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x6AD4	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x6AD6	0xB001    ADD	SP, SP, #4
0x6AD8	0x4770    BX	LR
; end of ___FillZeros
_init_cfg_M_CTL:
;P7_final_project_main.c, 328 :: 		void init_cfg_M_CTL() {
0x6ADC	0xB081    SUB	SP, SP, #4
0x6ADE	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 331 :: 		USART1_CR1 &= ~(1 << 13);                  // Disable USART for configuration
0x6AE2	0x4846    LDR	R0, [PC, #280]
0x6AE4	0x6801    LDR	R1, [R0, #0]
0x6AE6	0xF46F5000  MVN	R0, #8192
0x6AEA	0x4001    ANDS	R1, R0
0x6AEC	0x4843    LDR	R0, [PC, #268]
0x6AEE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 333 :: 		AFIO_MAPR    = 0x00000000;                 // Bit[2] USART1 Remap 0: No remap remap timer2 stuff
0x6AF0	0x2100    MOVS	R1, #0
0x6AF2	0x4843    LDR	R0, [PC, #268]
0x6AF4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 334 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x6AF6	0x4843    LDR	R0, [PC, #268]
0x6AF8	0x6800    LDR	R0, [R0, #0]
0x6AFA	0xF0400101  ORR	R1, R0, #1
0x6AFE	0x4841    LDR	R0, [PC, #260]
0x6B00	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 336 :: 		RCC_APB2ENR |= 1 << 2;                    // Enable GPIO clock for PORT A
0x6B02	0x4840    LDR	R0, [PC, #256]
0x6B04	0x6800    LDR	R0, [R0, #0]
0x6B06	0xF0400104  ORR	R1, R0, #4
0x6B0A	0x483E    LDR	R0, [PC, #248]
0x6B0C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 337 :: 		RCC_APB2ENR |= 1 << 3;                    // Enable GPIO clock for PORT B
0x6B0E	0x483D    LDR	R0, [PC, #244]
0x6B10	0x6800    LDR	R0, [R0, #0]
0x6B12	0xF0400108  ORR	R1, R0, #8
0x6B16	0x483B    LDR	R0, [PC, #236]
0x6B18	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 338 :: 		RCC_APB2ENR |= 1 << 4;                    // Enable GPIO clock for PORT C
0x6B1A	0x483A    LDR	R0, [PC, #232]
0x6B1C	0x6800    LDR	R0, [R0, #0]
0x6B1E	0xF0400110  ORR	R1, R0, #16
0x6B22	0x4838    LDR	R0, [PC, #224]
0x6B24	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 339 :: 		RCC_APB2ENR |= 1 << 5;                    // Enable GPIO clock for PORT D
0x6B26	0x4837    LDR	R0, [PC, #220]
0x6B28	0x6800    LDR	R0, [R0, #0]
0x6B2A	0xF0400120  ORR	R1, R0, #32
0x6B2E	0x4835    LDR	R0, [PC, #212]
0x6B30	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 340 :: 		RCC_APB2ENR |= 1 << 6;                    // Enable GPIO clock for PORT E
0x6B32	0x4834    LDR	R0, [PC, #208]
0x6B34	0x6800    LDR	R0, [R0, #0]
0x6B36	0xF0400140  ORR	R1, R0, #64
0x6B3A	0x4832    LDR	R0, [PC, #200]
0x6B3C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 341 :: 		RCC_APB2ENR |= 1 << 14;                   // Enable GPIO clock for USART1
0x6B3E	0x4831    LDR	R0, [PC, #196]
0x6B40	0x6800    LDR	R0, [R0, #0]
0x6B42	0xF4404180  ORR	R1, R0, #16384
0x6B46	0x482F    LDR	R0, [PC, #188]
0x6B48	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 342 :: 		RCC_APB2ENR |= 1 << 9;                   // Enable ADC1 Clock
0x6B4A	0x482E    LDR	R0, [PC, #184]
0x6B4C	0x6800    LDR	R0, [R0, #0]
0x6B4E	0xF4407100  ORR	R1, R0, #512
0x6B52	0x482C    LDR	R0, [PC, #176]
0x6B54	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 344 :: 		RCC_APB1ENR |= (uint32_t) 1 << 21;          // Enable I2C1 Clock
0x6B56	0x482C    LDR	R0, [PC, #176]
0x6B58	0x6800    LDR	R0, [R0, #0]
0x6B5A	0xF4401100  ORR	R1, R0, #2097152
0x6B5E	0x482A    LDR	R0, [PC, #168]
0x6B60	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 347 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_14); // added here to enabed PE14 for piezo buzzer
0x6B62	0xF2440100  MOVW	R1, #16384
0x6B66	0x4829    LDR	R0, [PC, #164]
0x6B68	0xF7FFFB12  BL	_GPIO_Digital_Output+0
;P7_final_project_main.c, 348 :: 		GPIOE_CRH &= (long int) ~(0xF << 24);
0x6B6C	0x4828    LDR	R0, [PC, #160]
0x6B6E	0x6800    LDR	R0, [R0, #0]
0x6B70	0xF00031FF  AND	R1, R0, #-1
0x6B74	0x4826    LDR	R0, [PC, #152]
0x6B76	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 349 :: 		GPIOE_CRH &= (uint32_t) ~(0xC <<  24) ;                    // PE14 output for Piezo buzzer 0xc inverse of 0x3
0x6B78	0x4825    LDR	R0, [PC, #148]
0x6B7A	0x6800    LDR	R0, [R0, #0]
0x6B7C	0xF00031FF  AND	R1, R0, #-1
0x6B80	0x4823    LDR	R0, [PC, #140]
0x6B82	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 351 :: 		GPIOA_CRL &= ~(0xF << 12);                 // PA3 - Analog input mode b0000 bit[15:12]
0x6B84	0x4823    LDR	R0, [PC, #140]
0x6B86	0x6801    LDR	R1, [R0, #0]
0x6B88	0xF46F4070  MVN	R0, #61440
0x6B8C	0x4001    ANDS	R1, R0
0x6B8E	0x4821    LDR	R0, [PC, #132]
0x6B90	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 354 :: 		GPIOA_CRL |= 4 << 0;                       // Enable PA0;  Quit button
0x6B92	0x4820    LDR	R0, [PC, #128]
0x6B94	0x6800    LDR	R0, [R0, #0]
0x6B96	0xF0400104  ORR	R1, R0, #4
0x6B9A	0x481E    LDR	R0, [PC, #120]
0x6B9C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 355 :: 		GPIOC_CRL |= 4 << 4;                       // Enable PB0;  Extra button
0x6B9E	0x481E    LDR	R0, [PC, #120]
0x6BA0	0x6800    LDR	R0, [R0, #0]
0x6BA2	0xF0400140  ORR	R1, R0, #64
0x6BA6	0x481C    LDR	R0, [PC, #112]
0x6BA8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 357 :: 		GPIOA_CRL |= 4 << 4;                       // Enable PA4;  Game TIMER3 control
0x6BAA	0x481A    LDR	R0, [PC, #104]
0x6BAC	0x6800    LDR	R0, [R0, #0]
0x6BAE	0xF0400140  ORR	R1, R0, #64
0x6BB2	0x4818    LDR	R0, [PC, #96]
0x6BB4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 358 :: 		GPIOA_CRL |= 4 << 6;                       // Enable PA6;  joystick=RIGHT
0x6BB6	0x4817    LDR	R0, [PC, #92]
0x6BB8	0x6800    LDR	R0, [R0, #0]
0x6BBA	0xF4407180  ORR	R1, R0, #256
0x6BBE	0x4815    LDR	R0, [PC, #84]
0x6BC0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 359 :: 		GPIOB_CRL |= 4 << 5;                       // Enable PB5;  joystick=DOWN
0x6BC2	0x4816    LDR	R0, [PC, #88]
0x6BC4	0x6800    LDR	R0, [R0, #0]
0x6BC6	0xF0400180  ORR	R1, R0, #128
0x6BCA	0x4814    LDR	R0, [PC, #80]
0x6BCC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 360 :: 		GPIOD_CRL |= 4 << 2;                       // Enable PD2;  joystick=LEFT
0x6BCE	0x4814    LDR	R0, [PC, #80]
0x6BD0	0x6800    LDR	R0, [R0, #0]
0x6BD2	0xF0400110  ORR	R1, R0, #16
0x6BD6	0x4812    LDR	R0, [PC, #72]
0x6BD8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 361 :: 		GPIOD_CRL |= 4 << 4;                       // Enable PD4;  joystick=UP
0x6BDA	0x4811    LDR	R0, [PC, #68]
0x6BDC	0x6800    LDR	R0, [R0, #0]
0x6BDE	0xF0400140  ORR	R1, R0, #64
0x6BE2	0x480F    LDR	R0, [PC, #60]
0x6BE4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 362 :: 		GPIOC_CRH |= 4 << 5;                       // Enable PC13; joystick=PUSH BUTTON
0x6BE6	0x480F    LDR	R0, [PC, #60]
0x6BE8	0x6800    LDR	R0, [R0, #0]
0x6BEA	0xF0400180  ORR	R1, R0, #128
0x6BEE	0x480D    LDR	R0, [PC, #52]
0x6BF0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 396 :: 		}
L_end_init_cfg_M_CTL:
0x6BF2	0xF8DDE000  LDR	LR, [SP, #0]
0x6BF6	0xB001    ADD	SP, SP, #4
0x6BF8	0x4770    BX	LR
0x6BFA	0xBF00    NOP
0x6BFC	0x380C4001  	USART1_CR1+0
0x6C00	0x00044001  	AFIO_MAPR+0
0x6C04	0x10184002  	RCC_APB2ENR+0
0x6C08	0x101C4002  	RCC_APB1ENR+0
0x6C0C	0x18004001  	GPIOE_BASE+0
0x6C10	0x18044001  	GPIOE_CRH+0
0x6C14	0x08004001  	GPIOA_CRL+0
0x6C18	0x10004001  	GPIOC_CRL+0
0x6C1C	0x0C004001  	GPIOB_CRL+0
0x6C20	0x14004001  	GPIOD_CRL+0
0x6C24	0x10044001  	GPIOC_CRH+0
; end of _init_cfg_M_CTL
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x6190	0xB081    SUB	SP, SP, #4
0x6192	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x6196	0x4A04    LDR	R2, [PC, #16]
0x6198	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x619A	0xF7FBFA0B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x619E	0xF8DDE000  LDR	LR, [SP, #0]
0x61A2	0xB001    ADD	SP, SP, #4
0x61A4	0x4770    BX	LR
0x61A6	0xBF00    NOP
0x61A8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x15B4	0xB081    SUB	SP, SP, #4
0x15B6	0xF8CDE000  STR	LR, [SP, #0]
0x15BA	0xB28C    UXTH	R4, R1
0x15BC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x15BE	0x4B77    LDR	R3, [PC, #476]
0x15C0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x15C4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x15C6	0x4618    MOV	R0, R3
0x15C8	0xF7FEFFCC  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x15CC	0xF1B40FFF  CMP	R4, #255
0x15D0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x15D2	0x4B73    LDR	R3, [PC, #460]
0x15D4	0x429D    CMP	R5, R3
0x15D6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x15D8	0xF04F3333  MOV	R3, #858993459
0x15DC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x15DE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x15E0	0x2D42    CMP	R5, #66
0x15E2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x15E4	0xF04F3344  MOV	R3, #1145324612
0x15E8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x15EA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x15EC	0xF64F73FF  MOVW	R3, #65535
0x15F0	0x429C    CMP	R4, R3
0x15F2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x15F4	0x4B6A    LDR	R3, [PC, #424]
0x15F6	0x429D    CMP	R5, R3
0x15F8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x15FA	0xF04F3333  MOV	R3, #858993459
0x15FE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x1600	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1602	0xF04F3333  MOV	R3, #858993459
0x1606	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x1608	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x160A	0x2D42    CMP	R5, #66
0x160C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x160E	0xF04F3344  MOV	R3, #1145324612
0x1612	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x1614	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1616	0xF04F3344  MOV	R3, #1145324612
0x161A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x161C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x161E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1620	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x1622	0xF0050301  AND	R3, R5, #1
0x1626	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x1628	0x2100    MOVS	R1, #0
0x162A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x162C	0xF0050302  AND	R3, R5, #2
0x1630	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x1632	0xF40573C0  AND	R3, R5, #384
0x1636	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x1638	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x163A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x163C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x163E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1640	0xF0050304  AND	R3, R5, #4
0x1644	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x1646	0xF0050320  AND	R3, R5, #32
0x164A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x164C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x164E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x1650	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x1652	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x1654	0xF0050308  AND	R3, R5, #8
0x1658	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x165A	0xF0050320  AND	R3, R5, #32
0x165E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x1660	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x1662	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x1664	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x1666	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x1668	0x4B4E    LDR	R3, [PC, #312]
0x166A	0xEA050303  AND	R3, R5, R3, LSL #0
0x166E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x1670	0x2003    MOVS	R0, #3
0x1672	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x1674	0xF4057300  AND	R3, R5, #512
0x1678	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x167A	0x2002    MOVS	R0, #2
0x167C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x167E	0xF4056380  AND	R3, R5, #1024
0x1682	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x1684	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x1686	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x1688	0xF005030C  AND	R3, R5, #12
0x168C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x168E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x1690	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x1692	0xF00403FF  AND	R3, R4, #255
0x1696	0xB29B    UXTH	R3, R3
0x1698	0x2B00    CMP	R3, #0
0x169A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x169C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x169E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x16A0	0xFA1FF884  UXTH	R8, R4
0x16A4	0x4632    MOV	R2, R6
0x16A6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x16A8	0x2808    CMP	R0, #8
0x16AA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x16AC	0xF04F0301  MOV	R3, #1
0x16B0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x16B4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x16B8	0x42A3    CMP	R3, R4
0x16BA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x16BC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x16BE	0xF04F030F  MOV	R3, #15
0x16C2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x16C4	0x43DB    MVN	R3, R3
0x16C6	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x16CA	0xFA01F305  LSL	R3, R1, R5
0x16CE	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x16D2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x16D4	0xF4067381  AND	R3, R6, #258
0x16D8	0xF5B37F81  CMP	R3, #258
0x16DC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x16DE	0xF2020414  ADDW	R4, R2, #20
0x16E2	0xF04F0301  MOV	R3, #1
0x16E6	0x4083    LSLS	R3, R0
0x16E8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x16EA	0xF0060382  AND	R3, R6, #130
0x16EE	0x2B82    CMP	R3, #130
0x16F0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x16F2	0xF2020410  ADDW	R4, R2, #16
0x16F6	0xF04F0301  MOV	R3, #1
0x16FA	0x4083    LSLS	R3, R0
0x16FC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x16FE	0x462F    MOV	R7, R5
0x1700	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x1702	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x1704	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x1706	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x1708	0xFA1FF088  UXTH	R0, R8
0x170C	0x460F    MOV	R7, R1
0x170E	0x4631    MOV	R1, R6
0x1710	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x1712	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x1714	0x460F    MOV	R7, R1
0x1716	0x4629    MOV	R1, R5
0x1718	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x171A	0xF1B00FFF  CMP	R0, #255
0x171E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1720	0x1D33    ADDS	R3, R6, #4
0x1722	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x1726	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x1728	0x2A08    CMP	R2, #8
0x172A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x172C	0xF2020408  ADDW	R4, R2, #8
0x1730	0xF04F0301  MOV	R3, #1
0x1734	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x1738	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x173C	0x42A3    CMP	R3, R4
0x173E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1740	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1742	0xF04F030F  MOV	R3, #15
0x1746	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x1748	0x43DB    MVN	R3, R3
0x174A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x174E	0xFA07F305  LSL	R3, R7, R5
0x1752	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x1756	0xF4017381  AND	R3, R1, #258
0x175A	0xF5B37F81  CMP	R3, #258
0x175E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x1760	0xF2060514  ADDW	R5, R6, #20
0x1764	0xF2020408  ADDW	R4, R2, #8
0x1768	0xF04F0301  MOV	R3, #1
0x176C	0x40A3    LSLS	R3, R4
0x176E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x1770	0xF0010382  AND	R3, R1, #130
0x1774	0x2B82    CMP	R3, #130
0x1776	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x1778	0xF2060510  ADDW	R5, R6, #16
0x177C	0xF2020408  ADDW	R4, R2, #8
0x1780	0xF04F0301  MOV	R3, #1
0x1784	0x40A3    LSLS	R3, R4
0x1786	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x1788	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x178A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x178C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x178E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x1790	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x1794	0xF8DDE000  LDR	LR, [SP, #0]
0x1798	0xB001    ADD	SP, SP, #4
0x179A	0x4770    BX	LR
0x179C	0xFC00FFFF  	#-1024
0x17A0	0x00140008  	#524308
0x17A4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0566	0x4919    LDR	R1, [PC, #100]
0x0568	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x056C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x056E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0570	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0572	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0574	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0576	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0578	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x057A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x057C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x057E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0580	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0582	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0584	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0586	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0588	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x058A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x058E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0590	0x490F    LDR	R1, [PC, #60]
0x0592	0x4288    CMP	R0, R1
0x0594	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0596	0x490F    LDR	R1, [PC, #60]
0x0598	0x4288    CMP	R0, R1
0x059A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x059C	0x490E    LDR	R1, [PC, #56]
0x059E	0x4288    CMP	R0, R1
0x05A0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x05A2	0x490E    LDR	R1, [PC, #56]
0x05A4	0x4288    CMP	R0, R1
0x05A6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x05A8	0x490D    LDR	R1, [PC, #52]
0x05AA	0x4288    CMP	R0, R1
0x05AC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x05AE	0x490D    LDR	R1, [PC, #52]
0x05B0	0x4288    CMP	R0, R1
0x05B2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x05B4	0x490C    LDR	R1, [PC, #48]
0x05B6	0x4288    CMP	R0, R1
0x05B8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x05BA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x05BC	0x490B    LDR	R1, [PC, #44]
0x05BE	0x6809    LDR	R1, [R1, #0]
0x05C0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x05C4	0x4909    LDR	R1, [PC, #36]
0x05C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x05C8	0xB001    ADD	SP, SP, #4
0x05CA	0x4770    BX	LR
0x05CC	0xFC00FFFF  	#-1024
0x05D0	0x08004001  	#1073809408
0x05D4	0x0C004001  	#1073810432
0x05D8	0x10004001  	#1073811456
0x05DC	0x14004001  	#1073812480
0x05E0	0x18004001  	#1073813504
0x05E4	0x1C004001  	#1073814528
0x05E8	0x20004001  	#1073815552
0x05EC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_config_USART1:
;P7_final_project_main.c, 399 :: 		void config_USART1() {
0x6D30	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 400 :: 		GPIOA_CRH &= ~(0xFF << 4);                  // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x6D32	0x482C    LDR	R0, [PC, #176]
0x6D34	0x6801    LDR	R1, [R0, #0]
0x6D36	0xF24F000F  MOVW	R0, #61455
0x6D3A	0x4001    ANDS	R1, R0
0x6D3C	0x4829    LDR	R0, [PC, #164]
0x6D3E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 401 :: 		GPIOA_CRH |=  (0x0B << 4);                  // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x6D40	0x4828    LDR	R0, [PC, #160]
0x6D42	0x6800    LDR	R0, [R0, #0]
0x6D44	0xF04001B0  ORR	R1, R0, #176
0x6D48	0x4826    LDR	R0, [PC, #152]
0x6D4A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 402 :: 		GPIOA_CRH |=  (0x04 << 8);                  // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x6D4C	0x4825    LDR	R0, [PC, #148]
0x6D4E	0x6800    LDR	R0, [R0, #0]
0x6D50	0xF4406180  ORR	R1, R0, #1024
0x6D54	0x4823    LDR	R0, [PC, #140]
0x6D56	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 405 :: 		USART1_BRR = 0x00000506;                    // Clock=72MHz, oversample=16; 72MHz / (16*56,000) = 80.357
0x6D58	0xF2405106  MOVW	R1, #1286
0x6D5C	0x4822    LDR	R0, [PC, #136]
0x6D5E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 409 :: 		USART1_CR1 &= ~(1 << 13);                   // Disable USART for configuration
0x6D60	0x4822    LDR	R0, [PC, #136]
0x6D62	0x6801    LDR	R1, [R0, #0]
0x6D64	0xF46F5000  MVN	R0, #8192
0x6D68	0x4001    ANDS	R1, R0
0x6D6A	0x4820    LDR	R0, [PC, #128]
0x6D6C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 411 :: 		USART1_CR1 &= ~(1 << 12);                   // Force 8 data bits. Mbit set to 0
0x6D6E	0x481F    LDR	R0, [PC, #124]
0x6D70	0x6801    LDR	R1, [R0, #0]
0x6D72	0xF46F5080  MVN	R0, #4096
0x6D76	0x4001    ANDS	R1, R0
0x6D78	0x481C    LDR	R0, [PC, #112]
0x6D7A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 412 :: 		USART1_CR1 &= ~(3 << 9);                    // Force no Parity & no parity control
0x6D7C	0x481B    LDR	R0, [PC, #108]
0x6D7E	0x6801    LDR	R1, [R0, #0]
0x6D80	0xF46F60C0  MVN	R0, #1536
0x6D84	0x4001    ANDS	R1, R0
0x6D86	0x4819    LDR	R0, [PC, #100]
0x6D88	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 413 :: 		USART1_CR2 &= ~(3 << 12);                   // Force 1 stop bit
0x6D8A	0x4819    LDR	R0, [PC, #100]
0x6D8C	0x6801    LDR	R1, [R0, #0]
0x6D8E	0xF46F5040  MVN	R0, #12288
0x6D92	0x4001    ANDS	R1, R0
0x6D94	0x4816    LDR	R0, [PC, #88]
0x6D96	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 414 :: 		USART1_CR3 &= ~(3 << 8);                    // Force no flow control and no DMA for USART1
0x6D98	0x4816    LDR	R0, [PC, #88]
0x6D9A	0x6801    LDR	R1, [R0, #0]
0x6D9C	0xF46F7040  MVN	R0, #768
0x6DA0	0x4001    ANDS	R1, R0
0x6DA2	0x4814    LDR	R0, [PC, #80]
0x6DA4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 416 :: 		USART1_CR1 |=   1 << 3;                     // Tx Enable
0x6DA6	0x4811    LDR	R0, [PC, #68]
0x6DA8	0x6800    LDR	R0, [R0, #0]
0x6DAA	0xF0400108  ORR	R1, R0, #8
0x6DAE	0x480F    LDR	R0, [PC, #60]
0x6DB0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 417 :: 		USART1_CR1 |=   1 << 2;                     // Rx Enable
0x6DB2	0x480E    LDR	R0, [PC, #56]
0x6DB4	0x6800    LDR	R0, [R0, #0]
0x6DB6	0xF0400104  ORR	R1, R0, #4
0x6DBA	0x480C    LDR	R0, [PC, #48]
0x6DBC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 419 :: 		Delay_ms(100);                              // Allow time for USART1 to complete initialization
0x6DBE	0xF644777F  MOVW	R7, #20351
0x6DC2	0xF2C00712  MOVT	R7, #18
0x6DC6	0xBF00    NOP
0x6DC8	0xBF00    NOP
L_config_USART1342:
0x6DCA	0x1E7F    SUBS	R7, R7, #1
0x6DCC	0xD1FD    BNE	L_config_USART1342
0x6DCE	0xBF00    NOP
0x6DD0	0xBF00    NOP
0x6DD2	0xBF00    NOP
;P7_final_project_main.c, 420 :: 		USART1_CR1 |= 1 << 13;                      // **NOTE: USART1 Enable must be done after configuration is complete.
0x6DD4	0x4805    LDR	R0, [PC, #20]
0x6DD6	0x6800    LDR	R0, [R0, #0]
0x6DD8	0xF4405100  ORR	R1, R0, #8192
0x6DDC	0x4803    LDR	R0, [PC, #12]
0x6DDE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 423 :: 		}
L_end_config_USART1:
0x6DE0	0xB001    ADD	SP, SP, #4
0x6DE2	0x4770    BX	LR
0x6DE4	0x08044001  	GPIOA_CRH+0
0x6DE8	0x38084001  	USART1_BRR+0
0x6DEC	0x380C4001  	USART1_CR1+0
0x6DF0	0x38104001  	USART1_CR2+0
0x6DF4	0x38144001  	USART1_CR3+0
; end of _config_USART1
_init_timer2:
;P7_final_project_main.c, 429 :: 		void init_timer2() {
0x6DF8	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 430 :: 		RCC_APB1ENR |= 1 << 0;                      // Enable Clock for TIMER2
0x6DFA	0x480C    LDR	R0, [PC, #48]
0x6DFC	0x6800    LDR	R0, [R0, #0]
0x6DFE	0xF0400101  ORR	R1, R0, #1
0x6E02	0x480A    LDR	R0, [PC, #40]
0x6E04	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 431 :: 		TIM2_CR1     = 0x0000;                      // Disable the timer for config setup
0x6E06	0x2100    MOVS	R1, #0
0x6E08	0x4809    LDR	R0, [PC, #36]
0x6E0A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 432 :: 		TIM2_PSC     = 7999;                        // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1) from datasheet
0x6E0C	0xF641713F  MOVW	R1, #7999
0x6E10	0x4808    LDR	R0, [PC, #32]
0x6E12	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 434 :: 		TIM2_ARR     = 9000;                        // Set the auto-reload register to calclated value
0x6E14	0xF2423128  MOVW	R1, #9000
0x6E18	0x4807    LDR	R0, [PC, #28]
0x6E1A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 435 :: 		TIM2_DIER   |= 1 << 0;                      // Enable TIMER2 Interrupt
0x6E1C	0x4807    LDR	R0, [PC, #28]
0x6E1E	0x6800    LDR	R0, [R0, #0]
0x6E20	0xF0400101  ORR	R1, R0, #1
0x6E24	0x4805    LDR	R0, [PC, #20]
0x6E26	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 437 :: 		}
L_end_init_timer2:
0x6E28	0xB001    ADD	SP, SP, #4
0x6E2A	0x4770    BX	LR
0x6E2C	0x101C4002  	RCC_APB1ENR+0
0x6E30	0x00004000  	TIM2_CR1+0
0x6E34	0x00284000  	TIM2_PSC+0
0x6E38	0x002C4000  	TIM2_ARR+0
0x6E3C	0x000C4000  	TIM2_DIER+0
; end of _init_timer2
_init_timer3:
;P7_final_project_main.c, 441 :: 		void init_timer3() {
0x65F8	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 442 :: 		RCC_APB1ENR |= (1 << 1);                    // Enable TIMER3 Clock
0x65FA	0x480C    LDR	R0, [PC, #48]
0x65FC	0x6800    LDR	R0, [R0, #0]
0x65FE	0xF0400102  ORR	R1, R0, #2
0x6602	0x480A    LDR	R0, [PC, #40]
0x6604	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 443 :: 		TIM3_CR1     = 0x0000;                      // Disable time for setup
0x6606	0x2100    MOVS	R1, #0
0x6608	0x4809    LDR	R0, [PC, #36]
0x660A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 444 :: 		TIM3_PSC     = 7999;                        // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1) from datasheet
0x660C	0xF641713F  MOVW	R1, #7999
0x6610	0x4808    LDR	R0, [PC, #32]
0x6612	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 446 :: 		TIM3_ARR     = g_game_speed;                // auto-reload reg. 2 seconds so  double it = 9000*2 = 18000
0x6614	0x4808    LDR	R0, [PC, #32]
0x6616	0x6801    LDR	R1, [R0, #0]
0x6618	0x4808    LDR	R0, [PC, #32]
0x661A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 447 :: 		TIM3_DIER   |= 1 << 0;                      // Enable interrupt
0x661C	0x4808    LDR	R0, [PC, #32]
0x661E	0x6800    LDR	R0, [R0, #0]
0x6620	0xF0400101  ORR	R1, R0, #1
0x6624	0x4806    LDR	R0, [PC, #24]
0x6626	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 450 :: 		}
L_end_init_timer3:
0x6628	0xB001    ADD	SP, SP, #4
0x662A	0x4770    BX	LR
0x662C	0x101C4002  	RCC_APB1ENR+0
0x6630	0x04004000  	TIM3_CR1+0
0x6634	0x04284000  	TIM3_PSC+0
0x6638	0x00B82000  	P7_final_project_main_g_game_speed+0
0x663C	0x042C4000  	TIM3_ARR+0
0x6640	0x040C4000  	TIM3_DIER+0
; end of _init_timer3
_init_interrupt:
;P7_final_project_main.c, 454 :: 		void init_interrupt() {
0x6644	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 457 :: 		AFIO_EXTICR2 = 0x0000;
0x6646	0x2100    MOVS	R1, #0
0x6648	0x4843    LDR	R0, [PC, #268]
0x664A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 458 :: 		NVIC_ISER0   = 0x00000000;
0x664C	0x2100    MOVS	R1, #0
0x664E	0x4843    LDR	R0, [PC, #268]
0x6650	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 462 :: 		AFIO_EXTICR1 &= ~(0xF << 0);                // PD2 = EXTI0[3:0];  PortA = b0000;
0x6652	0x4843    LDR	R0, [PC, #268]
0x6654	0x6801    LDR	R1, [R0, #0]
0x6656	0xF06F000F  MVN	R0, #15
0x665A	0x4001    ANDS	R1, R0
0x665C	0x4840    LDR	R0, [PC, #256]
0x665E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 463 :: 		AFIO_EXTICR1 |= 3 << 8;                     // PD2 = EXTI2[11:8]; PortD = b0011;
0x6660	0x483F    LDR	R0, [PC, #252]
0x6662	0x6800    LDR	R0, [R0, #0]
0x6664	0xF4407140  ORR	R1, R0, #768
0x6668	0x483D    LDR	R0, [PC, #244]
0x666A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 464 :: 		AFIO_EXTICR2 |= 3 << 0;                     // PD4 = EXTI4[3:0];  PortD = b0011;
0x666C	0x483A    LDR	R0, [PC, #232]
0x666E	0x6800    LDR	R0, [R0, #0]
0x6670	0xF0400103  ORR	R1, R0, #3
0x6674	0x4838    LDR	R0, [PC, #224]
0x6676	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 465 :: 		AFIO_EXTICR2 |= 1 << 4;                     // PB5 = EXTI5[7:4];  PortB = b0001;
0x6678	0x4837    LDR	R0, [PC, #220]
0x667A	0x6800    LDR	R0, [R0, #0]
0x667C	0xF0400110  ORR	R1, R0, #16
0x6680	0x4835    LDR	R0, [PC, #212]
0x6682	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 466 :: 		AFIO_EXTICR2 &= ~(0xF << 8);                // PA6 = EXTI6[3:0];  PortA = b0000;
0x6684	0x4834    LDR	R0, [PC, #208]
0x6686	0x6801    LDR	R1, [R0, #0]
0x6688	0xF46F6070  MVN	R0, #3840
0x668C	0x4001    ANDS	R1, R0
0x668E	0x4832    LDR	R0, [PC, #200]
0x6690	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 467 :: 		AFIO_EXTICR4 |= 2 << 4;                     // PC13  EXTI13[7:4]; PortC = b0010;
0x6692	0x4834    LDR	R0, [PC, #208]
0x6694	0x6800    LDR	R0, [R0, #0]
0x6696	0xF0400120  ORR	R1, R0, #32
0x669A	0x4832    LDR	R0, [PC, #200]
0x669C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 471 :: 		EXTI_FTSR |= 1 << 2;                        // EXTI2 is FALLING EDGE
0x669E	0x4832    LDR	R0, [PC, #200]
0x66A0	0x6800    LDR	R0, [R0, #0]
0x66A2	0xF0400104  ORR	R1, R0, #4
0x66A6	0x4830    LDR	R0, [PC, #192]
0x66A8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 472 :: 		EXTI_FTSR |= 1 << 4;                        // EXTI4 is FALLING EDGE
0x66AA	0x482F    LDR	R0, [PC, #188]
0x66AC	0x6800    LDR	R0, [R0, #0]
0x66AE	0xF0400110  ORR	R1, R0, #16
0x66B2	0x482D    LDR	R0, [PC, #180]
0x66B4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 473 :: 		EXTI_FTSR |= 1 << 5;                        // EXTI5 is FALLING EDGE
0x66B6	0x482C    LDR	R0, [PC, #176]
0x66B8	0x6800    LDR	R0, [R0, #0]
0x66BA	0xF0400120  ORR	R1, R0, #32
0x66BE	0x482A    LDR	R0, [PC, #168]
0x66C0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 474 :: 		EXTI_FTSR |= 1 << 6;                        // EXTI6 is FALLING EDGE
0x66C2	0x4829    LDR	R0, [PC, #164]
0x66C4	0x6800    LDR	R0, [R0, #0]
0x66C6	0xF0400140  ORR	R1, R0, #64
0x66CA	0x4827    LDR	R0, [PC, #156]
0x66CC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 475 :: 		EXTI_FTSR |= 1 << 13;                       // EXTI13 is FALLING EDGE
0x66CE	0x4826    LDR	R0, [PC, #152]
0x66D0	0x6800    LDR	R0, [R0, #0]
0x66D2	0xF4405100  ORR	R1, R0, #8192
0x66D6	0x4824    LDR	R0, [PC, #144]
0x66D8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 476 :: 		EXTI_RTSR |= 1 << 0;                        // EXIT0 is RISING Edge
0x66DA	0x4824    LDR	R0, [PC, #144]
0x66DC	0x6800    LDR	R0, [R0, #0]
0x66DE	0xF0400101  ORR	R1, R0, #1
0x66E2	0x4822    LDR	R0, [PC, #136]
0x66E4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 477 :: 		EXTI_IMR  |= 0x00002075;                    // Set EXTI 0,2,4,5,6,13 to not-maskable
0x66E6	0x4822    LDR	R0, [PC, #136]
0x66E8	0x6801    LDR	R1, [R0, #0]
0x66EA	0xF2420075  MOVW	R0, #8309
0x66EE	0x4301    ORRS	R1, R0
0x66F0	0x481F    LDR	R0, [PC, #124]
0x66F2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 482 :: 		NVIC_ISER0 |= (uint32_t) 1 << 6;            // EXTI0  NVIC Pos=6:
0x66F4	0x4819    LDR	R0, [PC, #100]
0x66F6	0x6800    LDR	R0, [R0, #0]
0x66F8	0xF0400140  ORR	R1, R0, #64
0x66FC	0x4817    LDR	R0, [PC, #92]
0x66FE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 483 :: 		NVIC_ISER0 |= (uint32_t) 1 << 8;            // EXTI2  NVIC Pos=8:
0x6700	0x4816    LDR	R0, [PC, #88]
0x6702	0x6800    LDR	R0, [R0, #0]
0x6704	0xF4407180  ORR	R1, R0, #256
0x6708	0x4814    LDR	R0, [PC, #80]
0x670A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 484 :: 		NVIC_ISER0 |= (uint32_t) 1 << 10;           // EXTI4  NVIC Pos=10:
0x670C	0x4813    LDR	R0, [PC, #76]
0x670E	0x6800    LDR	R0, [R0, #0]
0x6710	0xF4406180  ORR	R1, R0, #1024
0x6714	0x4811    LDR	R0, [PC, #68]
0x6716	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 485 :: 		NVIC_ISER0 |= (uint32_t) 1 << 23;           // EXTI5  NVIC Pos=23: EXTI9_5
0x6718	0x4810    LDR	R0, [PC, #64]
0x671A	0x6800    LDR	R0, [R0, #0]
0x671C	0xF4400100  ORR	R1, R0, #8388608
0x6720	0x480E    LDR	R0, [PC, #56]
0x6722	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 486 :: 		NVIC_ISER0 |= (uint32_t) 1 << 28;           // TIMER2  NVIC Pos=28
0x6724	0x480D    LDR	R0, [PC, #52]
0x6726	0x6800    LDR	R0, [R0, #0]
0x6728	0xF0405180  ORR	R1, R0, #268435456
0x672C	0x480B    LDR	R0, [PC, #44]
0x672E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 487 :: 		NVIC_ISER0 |= (uint32_t) 1 << 29;           // TIMER3  NVIC Pos=29
0x6730	0x480A    LDR	R0, [PC, #40]
0x6732	0x6800    LDR	R0, [R0, #0]
0x6734	0xF0405100  ORR	R1, R0, #536870912
0x6738	0x4808    LDR	R0, [PC, #32]
0x673A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 488 :: 		NVIC_ISER1 |= (uint32_t) 1 << 8;            // EXTI13 NVIC Pos=40: EXTI15_10
0x673C	0x480D    LDR	R0, [PC, #52]
0x673E	0x6800    LDR	R0, [R0, #0]
0x6740	0xF4407180  ORR	R1, R0, #256
0x6744	0x480B    LDR	R0, [PC, #44]
0x6746	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 489 :: 		NVIC_ISER1 |= (uint32_t) 1 << 5;            // USART1 NVIC Pos=37: ISER1[63:32]; 32+5 =37
0x6748	0x480A    LDR	R0, [PC, #40]
0x674A	0x6800    LDR	R0, [R0, #0]
0x674C	0xF0400120  ORR	R1, R0, #32
0x6750	0x4808    LDR	R0, [PC, #32]
0x6752	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 500 :: 		}
L_end_init_interrupt:
0x6754	0xB001    ADD	SP, SP, #4
0x6756	0x4770    BX	LR
0x6758	0x000C4001  	AFIO_EXTICR2+0
0x675C	0xE100E000  	NVIC_ISER0+0
0x6760	0x00084001  	AFIO_EXTICR1+0
0x6764	0x00144001  	AFIO_EXTICR4+0
0x6768	0x040C4001  	EXTI_FTSR+0
0x676C	0x04084001  	EXTI_RTSR+0
0x6770	0x04004001  	EXTI_IMR+0
0x6774	0xE104E000  	NVIC_ISER1+0
; end of _init_interrupt
_Start_TP:
;P7_final_project_driver.c, 198 :: 		void Start_TP() {
0x6A28	0xB081    SUB	SP, SP, #4
0x6A2A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 199 :: 		Init_MCU();
0x6A2E	0xF7FFFB97  BL	_Init_MCU+0
;P7_final_project_driver.c, 201 :: 		InitializeTouchPanel();        // Must be enabled to work. This enables the display not just the touch
0x6A32	0xF7FFFB69  BL	P7_final_project_driver_InitializeTouchPanel+0
;P7_final_project_driver.c, 203 :: 		Delay_ms(1000);
0x6A36	0xF64127FF  MOVW	R7, #6911
0x6A3A	0xF2C007B7  MOVT	R7, #183
0x6A3E	0xBF00    NOP
0x6A40	0xBF00    NOP
L_Start_TP24:
0x6A42	0x1E7F    SUBS	R7, R7, #1
0x6A44	0xD1FD    BNE	L_Start_TP24
0x6A46	0xBF00    NOP
0x6A48	0xBF00    NOP
0x6A4A	0xBF00    NOP
;P7_final_project_driver.c, 204 :: 		TFT_Fill_Screen(0);
0x6A4C	0x2000    MOVS	R0, #0
0x6A4E	0xF7FFFC57  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 206 :: 		TFT_Fill_Screen(0);
0x6A52	0x2000    MOVS	R0, #0
0x6A54	0xF7FFFC54  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 208 :: 		InitializeObjects();
0x6A58	0xF7FFFC38  BL	P7_final_project_driver_InitializeObjects+0
;P7_final_project_driver.c, 209 :: 		display_width = Screen1.Width;
0x6A5C	0x4807    LDR	R0, [PC, #28]
0x6A5E	0x8801    LDRH	R1, [R0, #0]
0x6A60	0x4807    LDR	R0, [PC, #28]
0x6A62	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 210 :: 		display_height = Screen1.Height;
0x6A64	0x4807    LDR	R0, [PC, #28]
0x6A66	0x8801    LDRH	R1, [R0, #0]
0x6A68	0x4807    LDR	R0, [PC, #28]
0x6A6A	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 211 :: 		DrawScreen(&Screen1);
0x6A6C	0x4807    LDR	R0, [PC, #28]
0x6A6E	0xF7FFFAD5  BL	_DrawScreen+0
;P7_final_project_driver.c, 212 :: 		}
L_end_Start_TP:
0x6A72	0xF8DDE000  LDR	LR, [SP, #0]
0x6A76	0xB001    ADD	SP, SP, #4
0x6A78	0x4770    BX	LR
0x6A7A	0xBF00    NOP
0x6A7C	0x00EE2000  	_Screen1+2
0x6A80	0x01002000  	_display_width+0
0x6A84	0x00F02000  	_Screen1+4
0x6A88	0x01022000  	_display_height+0
0x6A8C	0x00EC2000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;P7_final_project_driver.c, 190 :: 		void Init_MCU() {
0x6160	0xB081    SUB	SP, SP, #4
0x6162	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 191 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x6166	0xF2402100  MOVW	R1, #512
0x616A	0x4807    LDR	R0, [PC, #28]
0x616C	0xF000F810  BL	_GPIO_Digital_Output+0
;P7_final_project_driver.c, 193 :: 		TFT_BLED = 1;
0x6170	0x2101    MOVS	R1, #1
0x6172	0xB249    SXTB	R1, R1
0x6174	0x4805    LDR	R0, [PC, #20]
0x6176	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 194 :: 		TFT_Set_Default_Mode();
0x6178	0xF7FEFCA6  BL	_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 195 :: 		TP_TFT_Set_Default_Mode();
0x617C	0xF7FEFD08  BL	_TP_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 196 :: 		}
L_end_Init_MCU:
0x6180	0xF8DDE000  LDR	LR, [SP, #0]
0x6184	0xB001    ADD	SP, SP, #4
0x6186	0x4770    BX	LR
0x6188	0x18004001  	GPIOE_BASE+0
0x618C	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x4AC8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x4ACA	0x2100    MOVS	R1, #0
0x4ACC	0x4803    LDR	R0, [PC, #12]
0x4ACE	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x4AD0	0x2100    MOVS	R1, #0
0x4AD2	0x4803    LDR	R0, [PC, #12]
0x4AD4	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x4AD6	0xB001    ADD	SP, SP, #4
0x4AD8	0x4770    BX	LR
0x4ADA	0xBF00    NOP
0x4ADC	0x00D02000  	__Lib_TFT_Ptr_Set+0
0x4AE0	0x00B72000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x4B90	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x4B92	0x2100    MOVS	R1, #0
0x4B94	0x4801    LDR	R0, [PC, #4]
0x4B96	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x4B98	0xB001    ADD	SP, SP, #4
0x4B9A	0x4770    BX	LR
0x4B9C	0x00D62000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
P7_final_project_driver_InitializeTouchPanel:
;P7_final_project_driver.c, 42 :: 		static void InitializeTouchPanel() {
0x6108	0xB081    SUB	SP, SP, #4
0x610A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 43 :: 		Init_ADC();
0x610E	0xF7FEFD27  BL	_Init_ADC+0
;P7_final_project_driver.c, 44 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x6112	0x21F0    MOVS	R1, #240
0x6114	0xF2401040  MOVW	R0, #320
0x6118	0xF7FEF974  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 46 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x611C	0x2309    MOVS	R3, #9
0x611E	0x2208    MOVS	R2, #8
0x6120	0x21F0    MOVS	R1, #240
0x6122	0xF2401040  MOVW	R0, #320
0x6126	0xF7FEFA6F  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 47 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x612A	0xF24050DC  MOVW	R0, #1500
0x612E	0xB200    SXTH	R0, R0
0x6130	0xF7FEFC38  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 49 :: 		PenDown = 0;
0x6134	0x2100    MOVS	R1, #0
0x6136	0x4807    LDR	R0, [PC, #28]
0x6138	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 50 :: 		PressedObject = 0;
0x613A	0x2100    MOVS	R1, #0
0x613C	0x4806    LDR	R0, [PC, #24]
0x613E	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 51 :: 		PressedObjectType = -1;
0x6140	0xF64F71FF  MOVW	R1, #65535
0x6144	0xB209    SXTH	R1, R1
0x6146	0x4805    LDR	R0, [PC, #20]
0x6148	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 52 :: 		}
L_end_InitializeTouchPanel:
0x614A	0xF8DDE000  LDR	LR, [SP, #0]
0x614E	0xB001    ADD	SP, SP, #4
0x6150	0x4770    BX	LR
0x6152	0xBF00    NOP
0x6154	0x00EB2000  	_PenDown+0
0x6158	0x00F42000  	_PressedObject+0
0x615C	0x00F82000  	_PressedObjectType+0
; end of P7_final_project_driver_InitializeTouchPanel
_Init_ADC:
;P7_final_project_driver.c, 37 :: 		void Init_ADC() {
0x4B60	0xB081    SUB	SP, SP, #4
0x4B62	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 38 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x4B66	0xF2403000  MOVW	R0, #768
0x4B6A	0xF001FB1F  BL	_ADC_Set_Input_Channel+0
;P7_final_project_driver.c, 39 :: 		ADC1_Init();
0x4B6E	0xF001FC0F  BL	_ADC1_Init+0
;P7_final_project_driver.c, 40 :: 		Delay_ms(100);
0x4B72	0xF644777F  MOVW	R7, #20351
0x4B76	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x4B7A	0x1E7F    SUBS	R7, R7, #1
0x4B7C	0xD1FD    BNE	L_Init_ADC0
0x4B7E	0xBF00    NOP
0x4B80	0xBF00    NOP
0x4B82	0xBF00    NOP
0x4B84	0xBF00    NOP
0x4B86	0xBF00    NOP
;P7_final_project_driver.c, 41 :: 		}
L_end_Init_ADC:
0x4B88	0xF8DDE000  LDR	LR, [SP, #0]
0x4B8C	0xB001    ADD	SP, SP, #4
0x4B8E	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x61AC	0xB081    SUB	SP, SP, #4
0x61AE	0xF8CDE000  STR	LR, [SP, #0]
0x61B2	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x61B6	0xF3C90100  UBFX	R1, R9, #0, #1
0x61BA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x61BC	0xF2400101  MOVW	R1, #1
0x61C0	0x483F    LDR	R0, [PC, #252]
0x61C2	0xF7FEFBF7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x61C6	0xF3C90140  UBFX	R1, R9, #1, #1
0x61CA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x61CC	0xF2400102  MOVW	R1, #2
0x61D0	0x483B    LDR	R0, [PC, #236]
0x61D2	0xF7FEFBEF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x61D6	0xF3C90180  UBFX	R1, R9, #2, #1
0x61DA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x61DC	0xF2400104  MOVW	R1, #4
0x61E0	0x4837    LDR	R0, [PC, #220]
0x61E2	0xF7FEFBE7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x61E6	0xF3C901C0  UBFX	R1, R9, #3, #1
0x61EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x61EC	0xF2400108  MOVW	R1, #8
0x61F0	0x4833    LDR	R0, [PC, #204]
0x61F2	0xF7FEFBDF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x61F6	0xF3C91100  UBFX	R1, R9, #4, #1
0x61FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x61FC	0xF2400110  MOVW	R1, #16
0x6200	0x482F    LDR	R0, [PC, #188]
0x6202	0xF7FEFBD7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x6206	0xF3C91140  UBFX	R1, R9, #5, #1
0x620A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x620C	0xF2400120  MOVW	R1, #32
0x6210	0x482B    LDR	R0, [PC, #172]
0x6212	0xF7FEFBCF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x6216	0xF3C91180  UBFX	R1, R9, #6, #1
0x621A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x621C	0xF2400140  MOVW	R1, #64
0x6220	0x4827    LDR	R0, [PC, #156]
0x6222	0xF7FEFBC7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x6226	0xF3C911C0  UBFX	R1, R9, #7, #1
0x622A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x622C	0xF2400180  MOVW	R1, #128
0x6230	0x4823    LDR	R0, [PC, #140]
0x6232	0xF7FEFBBF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x6236	0xF3C92100  UBFX	R1, R9, #8, #1
0x623A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x623C	0xF2400101  MOVW	R1, #1
0x6240	0x4820    LDR	R0, [PC, #128]
0x6242	0xF7FEFBB7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x6246	0xF3C92140  UBFX	R1, R9, #9, #1
0x624A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x624C	0xF2400102  MOVW	R1, #2
0x6250	0x481C    LDR	R0, [PC, #112]
0x6252	0xF7FEFBAF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x6256	0xF3C92180  UBFX	R1, R9, #10, #1
0x625A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x625C	0xF2400101  MOVW	R1, #1
0x6260	0x4819    LDR	R0, [PC, #100]
0x6262	0xF7FEFBA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x6266	0xF3C921C0  UBFX	R1, R9, #11, #1
0x626A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x626C	0xF2400102  MOVW	R1, #2
0x6270	0x4815    LDR	R0, [PC, #84]
0x6272	0xF7FEFB9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x6276	0xF3C93100  UBFX	R1, R9, #12, #1
0x627A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x627C	0xF2400104  MOVW	R1, #4
0x6280	0x4811    LDR	R0, [PC, #68]
0x6282	0xF7FEFB97  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x6286	0xF3C93140  UBFX	R1, R9, #13, #1
0x628A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x628C	0xF2400108  MOVW	R1, #8
0x6290	0x480D    LDR	R0, [PC, #52]
0x6292	0xF7FEFB8F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x6296	0xF3C93180  UBFX	R1, R9, #14, #1
0x629A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x629C	0xF2400110  MOVW	R1, #16
0x62A0	0x4809    LDR	R0, [PC, #36]
0x62A2	0xF7FEFB87  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x62A6	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x62AA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x62AC	0xF2400120  MOVW	R1, #32
0x62B0	0x4805    LDR	R0, [PC, #20]
0x62B2	0xF7FEFB7F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x62B6	0xF8DDE000  LDR	LR, [SP, #0]
0x62BA	0xB001    ADD	SP, SP, #4
0x62BC	0x4770    BX	LR
0x62BE	0xBF00    NOP
0x62C0	0x08004001  	GPIOA_BASE+0
0x62C4	0x0C004001  	GPIOB_BASE+0
0x62C8	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x49B4	0xB081    SUB	SP, SP, #4
0x49B6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x49BA	0xF04F0201  MOV	R2, #1
0x49BE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x49C0	0xF7FCFDF8  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x49C4	0xF8DDE000  LDR	LR, [SP, #0]
0x49C8	0xB001    ADD	SP, SP, #4
0x49CA	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x6390	0xB081    SUB	SP, SP, #4
0x6392	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x6396	0x4907    LDR	R1, [PC, #28]
0x6398	0x4807    LDR	R0, [PC, #28]
0x639A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x639C	0x2101    MOVS	R1, #1
0x639E	0xB249    SXTB	R1, R1
0x63A0	0x4806    LDR	R0, [PC, #24]
0x63A2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x63A4	0x4806    LDR	R0, [PC, #24]
0x63A6	0xF7FEF89B  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x63AA	0xF8DDE000  LDR	LR, [SP, #0]
0x63AE	0xB001    ADD	SP, SP, #4
0x63B0	0x4770    BX	LR
0x63B2	0xBF00    NOP
0x63B4	0x590D0000  	_ADC1_Get_Sample+0
0x63B8	0x07E82000  	_ADC_Get_Sample_Ptr+0
0x63BC	0x03244242  	RCC_APB2ENRbits+0
0x63C0	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x44E0	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x44E2	0x1D03    ADDS	R3, R0, #4
0x44E4	0x681A    LDR	R2, [R3, #0]
0x44E6	0x4946    LDR	R1, [PC, #280]
0x44E8	0xEA020101  AND	R1, R2, R1, LSL #0
0x44EC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x44EE	0xF2000308  ADDW	R3, R0, #8
0x44F2	0x681A    LDR	R2, [R3, #0]
0x44F4	0x4943    LDR	R1, [PC, #268]
0x44F6	0xEA020101  AND	R1, R2, R1, LSL #0
0x44FA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x44FC	0x1D03    ADDS	R3, R0, #4
0x44FE	0x2200    MOVS	R2, #0
0x4500	0x6819    LDR	R1, [R3, #0]
0x4502	0xF3624110  BFI	R1, R2, #16, #1
0x4506	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x4508	0x1D03    ADDS	R3, R0, #4
0x450A	0x2200    MOVS	R2, #0
0x450C	0x6819    LDR	R1, [R3, #0]
0x450E	0xF3624151  BFI	R1, R2, #17, #1
0x4512	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x4514	0x1D03    ADDS	R3, R0, #4
0x4516	0x2200    MOVS	R2, #0
0x4518	0x6819    LDR	R1, [R3, #0]
0x451A	0xF3624192  BFI	R1, R2, #18, #1
0x451E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x4520	0x1D03    ADDS	R3, R0, #4
0x4522	0x2200    MOVS	R2, #0
0x4524	0x6819    LDR	R1, [R3, #0]
0x4526	0xF36241D3  BFI	R1, R2, #19, #1
0x452A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x452C	0x1D03    ADDS	R3, R0, #4
0x452E	0x2200    MOVS	R2, #0
0x4530	0x6819    LDR	R1, [R3, #0]
0x4532	0xF3622108  BFI	R1, R2, #8, #1
0x4536	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x4538	0xF2000308  ADDW	R3, R0, #8
0x453C	0x2200    MOVS	R2, #0
0x453E	0x6819    LDR	R1, [R3, #0]
0x4540	0xF3620141  BFI	R1, R2, #1, #1
0x4544	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x4546	0xF2000308  ADDW	R3, R0, #8
0x454A	0x2200    MOVS	R2, #0
0x454C	0x6819    LDR	R1, [R3, #0]
0x454E	0xF36221CB  BFI	R1, R2, #11, #1
0x4552	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x4554	0xF2000308  ADDW	R3, R0, #8
0x4558	0x2201    MOVS	R2, #1
0x455A	0x6819    LDR	R1, [R3, #0]
0x455C	0xF3624151  BFI	R1, R2, #17, #1
0x4560	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x4562	0xF2000308  ADDW	R3, R0, #8
0x4566	0x2201    MOVS	R2, #1
0x4568	0x6819    LDR	R1, [R3, #0]
0x456A	0xF3624192  BFI	R1, R2, #18, #1
0x456E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x4570	0xF2000308  ADDW	R3, R0, #8
0x4574	0x2201    MOVS	R2, #1
0x4576	0x6819    LDR	R1, [R3, #0]
0x4578	0xF36241D3  BFI	R1, R2, #19, #1
0x457C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x457E	0xF200032C  ADDW	R3, R0, #44
0x4582	0x2200    MOVS	R2, #0
0x4584	0x6819    LDR	R1, [R3, #0]
0x4586	0xF3625114  BFI	R1, R2, #20, #1
0x458A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x458C	0xF200032C  ADDW	R3, R0, #44
0x4590	0x2200    MOVS	R2, #0
0x4592	0x6819    LDR	R1, [R3, #0]
0x4594	0xF3625155  BFI	R1, R2, #21, #1
0x4598	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x459A	0xF200032C  ADDW	R3, R0, #44
0x459E	0x2200    MOVS	R2, #0
0x45A0	0x6819    LDR	R1, [R3, #0]
0x45A2	0xF3625196  BFI	R1, R2, #22, #1
0x45A6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x45A8	0xF200032C  ADDW	R3, R0, #44
0x45AC	0x2200    MOVS	R2, #0
0x45AE	0x6819    LDR	R1, [R3, #0]
0x45B0	0xF36251D7  BFI	R1, R2, #23, #1
0x45B4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x45B6	0xF2000308  ADDW	R3, R0, #8
0x45BA	0x2201    MOVS	R2, #1
0x45BC	0x6819    LDR	R1, [R3, #0]
0x45BE	0xF3620100  BFI	R1, R2, #0, #1
0x45C2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x45C4	0xF2000308  ADDW	R3, R0, #8
0x45C8	0x2201    MOVS	R2, #1
0x45CA	0x6819    LDR	R1, [R3, #0]
0x45CC	0xF36201C3  BFI	R1, R2, #3, #1
0x45D0	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x45D2	0xF2000108  ADDW	R1, R0, #8
0x45D6	0x680A    LDR	R2, [R1, #0]
0x45D8	0xF3C201C0  UBFX	R1, R2, #3, #1
0x45DC	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x45DE	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x45E0	0xF2000308  ADDW	R3, R0, #8
0x45E4	0x2201    MOVS	R2, #1
0x45E6	0x6819    LDR	R1, [R3, #0]
0x45E8	0xF3620182  BFI	R1, R2, #2, #1
0x45EC	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x45EE	0xF2000108  ADDW	R1, R0, #8
0x45F2	0x680A    LDR	R2, [R1, #0]
0x45F4	0xF3C20180  UBFX	R1, R2, #2, #1
0x45F8	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x45FA	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x45FC	0xB001    ADD	SP, SP, #4
0x45FE	0x4770    BX	LR
0x4600	0xFEFFFFF0  	#-983297
0x4604	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4404	0xB081    SUB	SP, SP, #4
0x4406	0xF8CDE000  STR	LR, [SP, #0]
0x440A	0xB28C    UXTH	R4, R1
0x440C	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x440E	0xF24003FF  MOVW	R3, #255
0x4412	0x4A24    LDR	R2, [PC, #144]
0x4414	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x4416	0xF7FDFCEF  BL	_Is_TFT_Set+0
0x441A	0x2801    CMP	R0, #1
0x441C	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x441E	0x4B22    LDR	R3, [PC, #136]
0x4420	0x4A22    LDR	R2, [PC, #136]
0x4422	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x4424	0x4B22    LDR	R3, [PC, #136]
0x4426	0x4A23    LDR	R2, [PC, #140]
0x4428	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x442A	0x4B23    LDR	R3, [PC, #140]
0x442C	0x4A23    LDR	R2, [PC, #140]
0x442E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x4430	0x4A23    LDR	R2, [PC, #140]
0x4432	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x4434	0x4A23    LDR	R2, [PC, #140]
0x4436	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x4438	0x42A1    CMP	R1, R4
0x443A	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x443C	0x2300    MOVS	R3, #0
0x443E	0x4A22    LDR	R2, [PC, #136]
0x4440	0x7013    STRB	R3, [R2, #0]
0x4442	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x4444	0x235A    MOVS	R3, #90
0x4446	0x4A20    LDR	R2, [PC, #128]
0x4448	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x444A	0x2101    MOVS	R1, #1
0x444C	0xF2400000  MOVW	R0, #0
0x4450	0xF7FDFC34  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x4454	0x2300    MOVS	R3, #0
0x4456	0x2200    MOVS	R2, #0
0x4458	0xB408    PUSH	(R3)
0x445A	0xB404    PUSH	(R2)
0x445C	0x2300    MOVS	R3, #0
0x445E	0x2200    MOVS	R2, #0
0x4460	0x2100    MOVS	R1, #0
0x4462	0x2000    MOVS	R0, #0
0x4464	0xF7FDFC0A  BL	_TFT_Set_Brush+0
0x4468	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x446A	0x2100    MOVS	R1, #0
0x446C	0x2000    MOVS	R0, #0
0x446E	0xF7FFFFBD  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x4472	0x2300    MOVS	R3, #0
0x4474	0x4A15    LDR	R2, [PC, #84]
0x4476	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x4478	0xF7FDFC2C  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x447C	0xF7FDFE28  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x4480	0x4A13    LDR	R2, [PC, #76]
0x4482	0x4290    CMP	R0, R2
0x4484	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x4486	0xF7FCFC51  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x448A	0x4B12    LDR	R3, [PC, #72]
0x448C	0x4A12    LDR	R2, [PC, #72]
0x448E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x4490	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x4492	0xF7FCFA4D  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x4496	0x4B11    LDR	R3, [PC, #68]
0x4498	0x4A0F    LDR	R2, [PC, #60]
0x449A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x449C	0xF8DDE000  LDR	LR, [SP, #0]
0x44A0	0xB001    ADD	SP, SP, #4
0x44A2	0x4770    BX	LR
0x44A4	0x00D22000  	__Lib_TFT_Defs___controller+0
0x44A8	0x25390000  	_TFT_Set_Index+0
0x44AC	0x08502000  	_TFT_Set_Index_Ptr+0
0x44B0	0x25BD0000  	_TFT_Write_Command+0
0x44B4	0x08542000  	_TFT_Write_Command_Ptr+0
0x44B8	0x4C890000  	_TFT_Write_Data+0
0x44BC	0x081C2000  	_TFT_Write_Data_Ptr+0
0x44C0	0x07F22000  	_TFT_DISP_WIDTH+0
0x44C4	0x08102000  	_TFT_DISP_HEIGHT+0
0x44C8	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x44CC	0x082C2000  	_ExternalFontSet+0
0x44D0	0x85005285  	#1384482048
0x44D4	0x50650000  	_TFT_Set_Address_SST7715R+0
0x44D8	0x08182000  	_TFT_Set_Address_Ptr+0
0x44DC	0x52090000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x1DF8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x1DFA	0x4802    LDR	R0, [PC, #8]
0x1DFC	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x1DFE	0xB001    ADD	SP, SP, #4
0x1E00	0x4770    BX	LR
0x1E02	0xBF00    NOP
0x1E04	0x00D02000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x1CBC	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x1CBE	0x4A03    LDR	R2, [PC, #12]
0x1CC0	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x1CC2	0x4A03    LDR	R2, [PC, #12]
0x1CC4	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x1CC6	0xB001    ADD	SP, SP, #4
0x1CC8	0x4770    BX	LR
0x1CCA	0xBF00    NOP
0x1CCC	0x08122000  	__Lib_TFT_PenColor+0
0x1CD0	0x00FB2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1C7C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1C7E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1C82	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x1C86	0x4C07    LDR	R4, [PC, #28]
0x1C88	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x1C8A	0x4C07    LDR	R4, [PC, #28]
0x1C8C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x1C8E	0x4C07    LDR	R4, [PC, #28]
0x1C90	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x1C92	0x4C07    LDR	R4, [PC, #28]
0x1C94	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x1C96	0x4C07    LDR	R4, [PC, #28]
0x1C98	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x1C9A	0x4C07    LDR	R4, [PC, #28]
0x1C9C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x1C9E	0xB001    ADD	SP, SP, #4
0x1CA0	0x4770    BX	LR
0x1CA2	0xBF00    NOP
0x1CA4	0x07E72000  	__Lib_TFT_BrushEnabled+0
0x1CA8	0x08262000  	__Lib_TFT_BrushColor+0
0x1CAC	0x08202000  	__Lib_TFT_GradientEnabled+0
0x1CB0	0x08212000  	__Lib_TFT_GradientOrientation+0
0x1CB4	0x08222000  	__Lib_TFT_GradColorFrom+0
0x1CB8	0x08242000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x43EC	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x43EE	0x4A03    LDR	R2, [PC, #12]
0x43F0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x43F2	0x4A03    LDR	R2, [PC, #12]
0x43F4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x43F6	0xB001    ADD	SP, SP, #4
0x43F8	0x4770    BX	LR
0x43FA	0xBF00    NOP
0x43FC	0x08282000  	__Lib_TFT_x_cord+0
0x4400	0x082A2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x1CD4	0xB082    SUB	SP, SP, #8
0x1CD6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x1CDA	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1CDE	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x1CE2	0x4806    LDR	R0, [PC, #24]
0x1CE4	0x8800    LDRH	R0, [R0, #0]
0x1CE6	0x9101    STR	R1, [SP, #4]
0x1CE8	0x4A05    LDR	R2, [PC, #20]
0x1CEA	0xB281    UXTH	R1, R0
0x1CEC	0x9801    LDR	R0, [SP, #4]
0x1CEE	0xF7FFFC61  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x1CF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF6	0xB002    ADD	SP, SP, #8
0x1CF8	0x4770    BX	LR
0x1CFA	0xBF00    NOP
0x1CFC	0x00D22000  	__Lib_TFT_Defs___controller+0
0x1D00	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x20D0	0xB082    SUB	SP, SP, #8
0x20D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x20D6	0xF04F0000  MOV	R0, #0
0x20DA	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x20DC	0xF7FEF8C2  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x20E0	0xF7FFFDF8  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x20E4	0x2101    MOVS	R1, #1
0x20E6	0xB249    SXTB	R1, R1
0x20E8	0x481F    LDR	R0, [PC, #124]
0x20EA	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x20EC	0xF644777F  MOVW	R7, #20351
0x20F0	0xF2C00712  MOVT	R7, #18
0x20F4	0xBF00    NOP
0x20F6	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x20F8	0x1E7F    SUBS	R7, R7, #1
0x20FA	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x20FC	0xBF00    NOP
0x20FE	0xBF00    NOP
0x2100	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x2102	0x2100    MOVS	R1, #0
0x2104	0xB249    SXTB	R1, R1
0x2106	0x4819    LDR	R0, [PC, #100]
0x2108	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x210A	0x2004    MOVS	R0, #4
0x210C	0x4C18    LDR	R4, [PC, #96]
0x210E	0x6824    LDR	R4, [R4, #0]
0x2110	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x2112	0xF7FEF873  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x2116	0xF7FEF835  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x211A	0xF7FEF833  BL	__Lib_TFT_Defs_Read_From_Port+0
0x211E	0xF00000FF  AND	R0, R0, #255
0x2122	0xB280    UXTH	R0, R0
0x2124	0x0201    LSLS	R1, R0, #8
0x2126	0x9801    LDR	R0, [SP, #4]
0x2128	0x4308    ORRS	R0, R1
0x212A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x212C	0xF7FEF82A  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2130	0xF00000FF  AND	R0, R0, #255
0x2134	0xB280    UXTH	R0, R0
0x2136	0x0401    LSLS	R1, R0, #16
0x2138	0x9801    LDR	R0, [SP, #4]
0x213A	0x4308    ORRS	R0, R1
0x213C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x213E	0xF7FEF821  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2142	0xF00000FF  AND	R0, R0, #255
0x2146	0xB280    UXTH	R0, R0
0x2148	0x0601    LSLS	R1, R0, #24
0x214A	0x9801    LDR	R0, [SP, #4]
0x214C	0x4308    ORRS	R0, R1
0x214E	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x2150	0x2101    MOVS	R1, #1
0x2152	0xB249    SXTB	R1, R1
0x2154	0x4805    LDR	R0, [PC, #20]
0x2156	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x2158	0xF7FFFDBC  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x215C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x215E	0xF8DDE000  LDR	LR, [SP, #0]
0x2162	0xB002    ADD	SP, SP, #8
0x2164	0x4770    BX	LR
0x2166	0xBF00    NOP
0x2168	0x01A04223  	TFT_RST+0
0x216C	0x01BC4223  	TFT_CS+0
0x2170	0x08502000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x2538	0xB081    SUB	SP, SP, #4
0x253A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x253E	0x2200    MOVS	R2, #0
0x2540	0xB252    SXTB	R2, R2
0x2542	0x4908    LDR	R1, [PC, #32]
0x2544	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x2546	0xF7FDFE6F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x254A	0x2200    MOVS	R2, #0
0x254C	0xB252    SXTB	R2, R2
0x254E	0x4906    LDR	R1, [PC, #24]
0x2550	0x600A    STR	R2, [R1, #0]
0x2552	0xBF00    NOP
0x2554	0x2201    MOVS	R2, #1
0x2556	0xB252    SXTB	R2, R2
0x2558	0x4903    LDR	R1, [PC, #12]
0x255A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x255C	0xF8DDE000  LDR	LR, [SP, #0]
0x2560	0xB001    ADD	SP, SP, #4
0x2562	0x4770    BX	LR
0x2564	0x01B04223  	TFT_RS+0
0x2568	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x0228	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x022A	0x4A05    LDR	R2, [PC, #20]
0x022C	0x8811    LDRH	R1, [R2, #0]
0x022E	0xF401417F  AND	R1, R1, #65280
0x0232	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0234	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0238	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x023A	0xB001    ADD	SP, SP, #4
0x023C	0x4770    BX	LR
0x023E	0xBF00    NOP
0x0240	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x25BC	0xB081    SUB	SP, SP, #4
0x25BE	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x25C2	0x2201    MOVS	R2, #1
0x25C4	0xB252    SXTB	R2, R2
0x25C6	0x4908    LDR	R1, [PC, #32]
0x25C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x25CA	0xF7FDFE2D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x25CE	0x2200    MOVS	R2, #0
0x25D0	0xB252    SXTB	R2, R2
0x25D2	0x4906    LDR	R1, [PC, #24]
0x25D4	0x600A    STR	R2, [R1, #0]
0x25D6	0xBF00    NOP
0x25D8	0x2201    MOVS	R2, #1
0x25DA	0xB252    SXTB	R2, R2
0x25DC	0x4903    LDR	R1, [PC, #12]
0x25DE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x25E0	0xF8DDE000  LDR	LR, [SP, #0]
0x25E4	0xB001    ADD	SP, SP, #4
0x25E6	0x4770    BX	LR
0x25E8	0x01B04223  	TFT_RS+0
0x25EC	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x256C	0xB081    SUB	SP, SP, #4
0x256E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x2572	0xF7FDFE69  BL	_Delay_1us+0
0x2576	0xF7FDFE67  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x257A	0x2300    MOVS	R3, #0
0x257C	0xB25B    SXTB	R3, R3
0x257E	0x490B    LDR	R1, [PC, #44]
0x2580	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x2582	0x2201    MOVS	R2, #1
0x2584	0xB252    SXTB	R2, R2
0x2586	0x490A    LDR	R1, [PC, #40]
0x2588	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x258A	0x490A    LDR	R1, [PC, #40]
0x258C	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x258E	0xF7FDFE4B  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x2592	0x2200    MOVS	R2, #0
0x2594	0xB252    SXTB	R2, R2
0x2596	0x4908    LDR	R1, [PC, #32]
0x2598	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x259A	0x2201    MOVS	R2, #1
0x259C	0xB252    SXTB	R2, R2
0x259E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x25A0	0x4902    LDR	R1, [PC, #8]
0x25A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x25A4	0xF8DDE000  LDR	LR, [SP, #0]
0x25A8	0xB001    ADD	SP, SP, #4
0x25AA	0x4770    BX	LR
0x25AC	0x01BC4223  	TFT_CS+0
0x25B0	0x01A84223  	TFT_RD+0
0x25B4	0x01B04223  	TFT_RS+0
0x25B8	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0248	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x024A	0xF240070B  MOVW	R7, #11
0x024E	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0252	0x1E7F    SUBS	R7, R7, #1
0x0254	0xD1FD    BNE	L_Delay_1us0
0x0256	0xBF00    NOP
0x0258	0xBF00    NOP
0x025A	0xBF00    NOP
0x025C	0xBF00    NOP
0x025E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0260	0xB001    ADD	SP, SP, #4
0x0262	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x223C	0xB081    SUB	SP, SP, #4
0x223E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x2242	0x2200    MOVS	R2, #0
0x2244	0xB252    SXTB	R2, R2
0x2246	0x490D    LDR	R1, [PC, #52]
0x2248	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x224A	0x2201    MOVS	R2, #1
0x224C	0xB252    SXTB	R2, R2
0x224E	0x490C    LDR	R1, [PC, #48]
0x2250	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x2252	0x490C    LDR	R1, [PC, #48]
0x2254	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x2256	0xF7FDFFE7  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x225A	0x2200    MOVS	R2, #0
0x225C	0xB252    SXTB	R2, R2
0x225E	0x490A    LDR	R1, [PC, #40]
0x2260	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x2262	0x2201    MOVS	R2, #1
0x2264	0xB252    SXTB	R2, R2
0x2266	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x2268	0x4904    LDR	R1, [PC, #16]
0x226A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x226C	0xF7FDFFEC  BL	_Delay_1us+0
0x2270	0xF7FDFFEA  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x2274	0xF8DDE000  LDR	LR, [SP, #0]
0x2278	0xB001    ADD	SP, SP, #4
0x227A	0x4770    BX	LR
0x227C	0x01BC4223  	TFT_CS+0
0x2280	0x01A84223  	TFT_RD+0
0x2284	0x01B04223  	TFT_RS+0
0x2288	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0264	0xB081    SUB	SP, SP, #4
0x0266	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x026A	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x026E	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0272	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0276	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x027A	0x4A25    LDR	R2, [PC, #148]
0x027C	0xB289    UXTH	R1, R1
0x027E	0xF001F999  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0282	0x2100    MOVS	R1, #0
0x0284	0xB249    SXTB	R1, R1
0x0286	0x4823    LDR	R0, [PC, #140]
0x0288	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x028A	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x028E	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0292	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0296	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x029A	0x4A1D    LDR	R2, [PC, #116]
0x029C	0xB289    UXTH	R1, R1
0x029E	0xF001F989  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x02A2	0x2101    MOVS	R1, #1
0x02A4	0xB249    SXTB	R1, R1
0x02A6	0x481C    LDR	R0, [PC, #112]
0x02A8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x02AA	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x02AE	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x02B2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x02B6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02BA	0x4A15    LDR	R2, [PC, #84]
0x02BC	0xB289    UXTH	R1, R1
0x02BE	0xF001F979  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x02C2	0x2101    MOVS	R1, #1
0x02C4	0xB249    SXTB	R1, R1
0x02C6	0x4815    LDR	R0, [PC, #84]
0x02C8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x02CA	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x02CE	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x02D2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x02D6	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02DA	0x4A0D    LDR	R2, [PC, #52]
0x02DC	0xB289    UXTH	R1, R1
0x02DE	0xF001F969  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x02E2	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x02E6	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x02EA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x02EE	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02F2	0x4A07    LDR	R2, [PC, #28]
0x02F4	0xB289    UXTH	R1, R1
0x02F6	0xF001F95D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x02FA	0x2101    MOVS	R1, #1
0x02FC	0xB249    SXTB	R1, R1
0x02FE	0x4808    LDR	R0, [PC, #32]
0x0300	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0302	0x4808    LDR	R0, [PC, #32]
0x0304	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0306	0xF8DDE000  LDR	LR, [SP, #0]
0x030A	0xB001    ADD	SP, SP, #4
0x030C	0x4770    BX	LR
0x030E	0xBF00    NOP
0x0310	0x00140008  	#524308
0x0314	0x01A04223  	TFT_RST+0
0x0318	0x01B04223  	TFT_RS+0
0x031C	0x01BC4223  	TFT_CS+0
0x0320	0x01A84223  	TFT_RD+0
0x0324	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x01FC	0xB082    SUB	SP, SP, #8
0x01FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0202	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0206	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x020A	0x4806    LDR	R0, [PC, #24]
0x020C	0x8800    LDRH	R0, [R0, #0]
0x020E	0x9101    STR	R1, [SP, #4]
0x0210	0xF04F0242  MOV	R2, #66
0x0214	0xB281    UXTH	R1, R0
0x0216	0x9801    LDR	R0, [SP, #4]
0x0218	0xF001F9CC  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x021C	0xF8DDE000  LDR	LR, [SP, #0]
0x0220	0xB002    ADD	SP, SP, #8
0x0222	0x4770    BX	LR
0x0224	0x00D22000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
0x0184	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0186	0x4A0A    LDR	R2, [PC, #40]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0188	0x2101    MOVS	R1, #1
0x018A	0xB249    SXTB	R1, R1
0x018C	0x4809    LDR	R0, [PC, #36]
0x018E	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x0190	0x2100    MOVS	R1, #0
0x0192	0xB249    SXTB	R1, R1
0x0194	0x4808    LDR	R0, [PC, #32]
0x0196	0x6001    STR	R1, [R0, #0]
0x0198	0xBF00    NOP
0x019A	0xBF00    NOP
0x019C	0xBF00    NOP
0x019E	0xBF00    NOP
0x01A0	0xBF00    NOP
0x01A2	0x2101    MOVS	R1, #1
0x01A4	0xB249    SXTB	R1, R1
0x01A6	0x4804    LDR	R0, [PC, #16]
0x01A8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x01AA	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x01AC	0xB001    ADD	SP, SP, #4
0x01AE	0x4770    BX	LR
0x01B0	0x18084001  	TFT_DataPort+-4
0x01B4	0x01B04223  	TFT_RS+0
0x01B8	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0D2C	0xB081    SUB	SP, SP, #4
0x0D2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0D32	0xF7FFFA97  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0D36	0x2101    MOVS	R1, #1
0x0D38	0xB249    SXTB	R1, R1
0x0D3A	0x4894    LDR	R0, [PC, #592]
0x0D3C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0D3E	0xF7FFFA4F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0D42	0x2100    MOVS	R1, #0
0x0D44	0xB249    SXTB	R1, R1
0x0D46	0x4891    LDR	R0, [PC, #580]
0x0D48	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0D4A	0xF7FFFA39  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0D4E	0x2101    MOVS	R1, #1
0x0D50	0xB249    SXTB	R1, R1
0x0D52	0x488E    LDR	R0, [PC, #568]
0x0D54	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0D56	0xF7FFFA33  BL	_Delay_100ms+0
0x0D5A	0xF7FFFA41  BL	_Delay_10ms+0
0x0D5E	0xF7FFFA3F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0D62	0x2100    MOVS	R1, #0
0x0D64	0xB249    SXTB	R1, R1
0x0D66	0x488A    LDR	R0, [PC, #552]
0x0D68	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0D6A	0x2011    MOVS	R0, #17
0x0D6C	0x4C89    LDR	R4, [PC, #548]
0x0D6E	0x6824    LDR	R4, [R4, #0]
0x0D70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0D72	0xF7FFFA25  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0D76	0xF7FFFA33  BL	_Delay_10ms+0
0x0D7A	0xF7FFFA31  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0D7E	0x2036    MOVS	R0, #54
0x0D80	0x4C84    LDR	R4, [PC, #528]
0x0D82	0x6824    LDR	R4, [R4, #0]
0x0D84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0D86	0x2000    MOVS	R0, #0
0x0D88	0x4C83    LDR	R4, [PC, #524]
0x0D8A	0x6824    LDR	R4, [R4, #0]
0x0D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0D8E	0x203A    MOVS	R0, #58
0x0D90	0x4C80    LDR	R4, [PC, #512]
0x0D92	0x6824    LDR	R4, [R4, #0]
0x0D94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0D96	0x2005    MOVS	R0, #5
0x0D98	0x4C7F    LDR	R4, [PC, #508]
0x0D9A	0x6824    LDR	R4, [R4, #0]
0x0D9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0D9E	0x20B2    MOVS	R0, #178
0x0DA0	0x4C7C    LDR	R4, [PC, #496]
0x0DA2	0x6824    LDR	R4, [R4, #0]
0x0DA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0DA6	0x200C    MOVS	R0, #12
0x0DA8	0x4C7B    LDR	R4, [PC, #492]
0x0DAA	0x6824    LDR	R4, [R4, #0]
0x0DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0DAE	0x200C    MOVS	R0, #12
0x0DB0	0x4C79    LDR	R4, [PC, #484]
0x0DB2	0x6824    LDR	R4, [R4, #0]
0x0DB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0DB6	0x2000    MOVS	R0, #0
0x0DB8	0x4C77    LDR	R4, [PC, #476]
0x0DBA	0x6824    LDR	R4, [R4, #0]
0x0DBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0DBE	0x2033    MOVS	R0, #51
0x0DC0	0x4C75    LDR	R4, [PC, #468]
0x0DC2	0x6824    LDR	R4, [R4, #0]
0x0DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0DC6	0x2033    MOVS	R0, #51
0x0DC8	0x4C73    LDR	R4, [PC, #460]
0x0DCA	0x6824    LDR	R4, [R4, #0]
0x0DCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0DCE	0x20B7    MOVS	R0, #183
0x0DD0	0x4C70    LDR	R4, [PC, #448]
0x0DD2	0x6824    LDR	R4, [R4, #0]
0x0DD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0DD6	0x2070    MOVS	R0, #112
0x0DD8	0x4C6F    LDR	R4, [PC, #444]
0x0DDA	0x6824    LDR	R4, [R4, #0]
0x0DDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0DDE	0x20BB    MOVS	R0, #187
0x0DE0	0x4C6C    LDR	R4, [PC, #432]
0x0DE2	0x6824    LDR	R4, [R4, #0]
0x0DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0DE6	0x201B    MOVS	R0, #27
0x0DE8	0x4C6B    LDR	R4, [PC, #428]
0x0DEA	0x6824    LDR	R4, [R4, #0]
0x0DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0DEE	0x20C0    MOVS	R0, #192
0x0DF0	0x4C68    LDR	R4, [PC, #416]
0x0DF2	0x6824    LDR	R4, [R4, #0]
0x0DF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0DF6	0x202C    MOVS	R0, #44
0x0DF8	0x4C67    LDR	R4, [PC, #412]
0x0DFA	0x6824    LDR	R4, [R4, #0]
0x0DFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0DFE	0x20C2    MOVS	R0, #194
0x0E00	0x4C64    LDR	R4, [PC, #400]
0x0E02	0x6824    LDR	R4, [R4, #0]
0x0E04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0E06	0x2001    MOVS	R0, #1
0x0E08	0x4C63    LDR	R4, [PC, #396]
0x0E0A	0x6824    LDR	R4, [R4, #0]
0x0E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0E0E	0x20C3    MOVS	R0, #195
0x0E10	0x4C60    LDR	R4, [PC, #384]
0x0E12	0x6824    LDR	R4, [R4, #0]
0x0E14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0E16	0x200B    MOVS	R0, #11
0x0E18	0x4C5F    LDR	R4, [PC, #380]
0x0E1A	0x6824    LDR	R4, [R4, #0]
0x0E1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0E1E	0x20C4    MOVS	R0, #196
0x0E20	0x4C5C    LDR	R4, [PC, #368]
0x0E22	0x6824    LDR	R4, [R4, #0]
0x0E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0E26	0x2027    MOVS	R0, #39
0x0E28	0x4C5B    LDR	R4, [PC, #364]
0x0E2A	0x6824    LDR	R4, [R4, #0]
0x0E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0E2E	0x20C6    MOVS	R0, #198
0x0E30	0x4C58    LDR	R4, [PC, #352]
0x0E32	0x6824    LDR	R4, [R4, #0]
0x0E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0E36	0x200F    MOVS	R0, #15
0x0E38	0x4C57    LDR	R4, [PC, #348]
0x0E3A	0x6824    LDR	R4, [R4, #0]
0x0E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0E3E	0x20D0    MOVS	R0, #208
0x0E40	0x4C54    LDR	R4, [PC, #336]
0x0E42	0x6824    LDR	R4, [R4, #0]
0x0E44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0E46	0x20A4    MOVS	R0, #164
0x0E48	0x4C53    LDR	R4, [PC, #332]
0x0E4A	0x6824    LDR	R4, [R4, #0]
0x0E4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0E4E	0x20A1    MOVS	R0, #161
0x0E50	0x4C51    LDR	R4, [PC, #324]
0x0E52	0x6824    LDR	R4, [R4, #0]
0x0E54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0E56	0x20E0    MOVS	R0, #224
0x0E58	0x4C4E    LDR	R4, [PC, #312]
0x0E5A	0x6824    LDR	R4, [R4, #0]
0x0E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0E5E	0x20D0    MOVS	R0, #208
0x0E60	0x4C4D    LDR	R4, [PC, #308]
0x0E62	0x6824    LDR	R4, [R4, #0]
0x0E64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0E66	0x2006    MOVS	R0, #6
0x0E68	0x4C4B    LDR	R4, [PC, #300]
0x0E6A	0x6824    LDR	R4, [R4, #0]
0x0E6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0E6E	0x200B    MOVS	R0, #11
0x0E70	0x4C49    LDR	R4, [PC, #292]
0x0E72	0x6824    LDR	R4, [R4, #0]
0x0E74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0E76	0x2009    MOVS	R0, #9
0x0E78	0x4C47    LDR	R4, [PC, #284]
0x0E7A	0x6824    LDR	R4, [R4, #0]
0x0E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0E7E	0x2008    MOVS	R0, #8
0x0E80	0x4C45    LDR	R4, [PC, #276]
0x0E82	0x6824    LDR	R4, [R4, #0]
0x0E84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0E86	0x2030    MOVS	R0, #48
0x0E88	0x4C43    LDR	R4, [PC, #268]
0x0E8A	0x6824    LDR	R4, [R4, #0]
0x0E8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0E8E	0x2030    MOVS	R0, #48
0x0E90	0x4C41    LDR	R4, [PC, #260]
0x0E92	0x6824    LDR	R4, [R4, #0]
0x0E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0E96	0x205B    MOVS	R0, #91
0x0E98	0x4C3F    LDR	R4, [PC, #252]
0x0E9A	0x6824    LDR	R4, [R4, #0]
0x0E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0E9E	0x204B    MOVS	R0, #75
0x0EA0	0x4C3D    LDR	R4, [PC, #244]
0x0EA2	0x6824    LDR	R4, [R4, #0]
0x0EA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0EA6	0x2018    MOVS	R0, #24
0x0EA8	0x4C3B    LDR	R4, [PC, #236]
0x0EAA	0x6824    LDR	R4, [R4, #0]
0x0EAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0EAE	0x2014    MOVS	R0, #20
0x0EB0	0x4C39    LDR	R4, [PC, #228]
0x0EB2	0x6824    LDR	R4, [R4, #0]
0x0EB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0EB6	0x2014    MOVS	R0, #20
0x0EB8	0x4C37    LDR	R4, [PC, #220]
0x0EBA	0x6824    LDR	R4, [R4, #0]
0x0EBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0EBE	0x202C    MOVS	R0, #44
0x0EC0	0x4C35    LDR	R4, [PC, #212]
0x0EC2	0x6824    LDR	R4, [R4, #0]
0x0EC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0EC6	0x2032    MOVS	R0, #50
0x0EC8	0x4C33    LDR	R4, [PC, #204]
0x0ECA	0x6824    LDR	R4, [R4, #0]
0x0ECC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0ECE	0x20E1    MOVS	R0, #225
0x0ED0	0x4C30    LDR	R4, [PC, #192]
0x0ED2	0x6824    LDR	R4, [R4, #0]
0x0ED4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0ED6	0x20D0    MOVS	R0, #208
0x0ED8	0x4C2F    LDR	R4, [PC, #188]
0x0EDA	0x6824    LDR	R4, [R4, #0]
0x0EDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0EDE	0x2005    MOVS	R0, #5
0x0EE0	0x4C2D    LDR	R4, [PC, #180]
0x0EE2	0x6824    LDR	R4, [R4, #0]
0x0EE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0EE6	0x200A    MOVS	R0, #10
0x0EE8	0x4C2B    LDR	R4, [PC, #172]
0x0EEA	0x6824    LDR	R4, [R4, #0]
0x0EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0EEE	0x200A    MOVS	R0, #10
0x0EF0	0x4C29    LDR	R4, [PC, #164]
0x0EF2	0x6824    LDR	R4, [R4, #0]
0x0EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0EF6	0x2007    MOVS	R0, #7
0x0EF8	0x4C27    LDR	R4, [PC, #156]
0x0EFA	0x6824    LDR	R4, [R4, #0]
0x0EFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0EFE	0x2028    MOVS	R0, #40
0x0F00	0x4C25    LDR	R4, [PC, #148]
0x0F02	0x6824    LDR	R4, [R4, #0]
0x0F04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0F06	0x2032    MOVS	R0, #50
0x0F08	0x4C23    LDR	R4, [PC, #140]
0x0F0A	0x6824    LDR	R4, [R4, #0]
0x0F0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0F0E	0x202C    MOVS	R0, #44
0x0F10	0x4C21    LDR	R4, [PC, #132]
0x0F12	0x6824    LDR	R4, [R4, #0]
0x0F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0F16	0x2049    MOVS	R0, #73
0x0F18	0x4C1F    LDR	R4, [PC, #124]
0x0F1A	0x6824    LDR	R4, [R4, #0]
0x0F1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0F1E	0x2018    MOVS	R0, #24
0x0F20	0x4C1D    LDR	R4, [PC, #116]
0x0F22	0x6824    LDR	R4, [R4, #0]
0x0F24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0F26	0x2013    MOVS	R0, #19
0x0F28	0x4C1B    LDR	R4, [PC, #108]
0x0F2A	0x6824    LDR	R4, [R4, #0]
0x0F2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0F2E	0x2013    MOVS	R0, #19
0x0F30	0x4C19    LDR	R4, [PC, #100]
0x0F32	0x6824    LDR	R4, [R4, #0]
0x0F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0F36	0x202C    MOVS	R0, #44
0x0F38	0x4C17    LDR	R4, [PC, #92]
0x0F3A	0x6824    LDR	R4, [R4, #0]
0x0F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0F3E	0x2033    MOVS	R0, #51
0x0F40	0x4C15    LDR	R4, [PC, #84]
0x0F42	0x6824    LDR	R4, [R4, #0]
0x0F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0F46	0x2021    MOVS	R0, #33
0x0F48	0x4C12    LDR	R4, [PC, #72]
0x0F4A	0x6824    LDR	R4, [R4, #0]
0x0F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0F4E	0x202A    MOVS	R0, #42
0x0F50	0x4C10    LDR	R4, [PC, #64]
0x0F52	0x6824    LDR	R4, [R4, #0]
0x0F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0F56	0x2000    MOVS	R0, #0
0x0F58	0x4C0F    LDR	R4, [PC, #60]
0x0F5A	0x6824    LDR	R4, [R4, #0]
0x0F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0F5E	0x2000    MOVS	R0, #0
0x0F60	0x4C0D    LDR	R4, [PC, #52]
0x0F62	0x6824    LDR	R4, [R4, #0]
0x0F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0F66	0x480D    LDR	R0, [PC, #52]
0x0F68	0x8800    LDRH	R0, [R0, #0]
0x0F6A	0x0A04    LSRS	R4, R0, #8
0x0F6C	0xB2E0    UXTB	R0, R4
0x0F6E	0x4C0A    LDR	R4, [PC, #40]
0x0F70	0x6824    LDR	R4, [R4, #0]
0x0F72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0F74	0x4809    LDR	R0, [PC, #36]
0x0F76	0x8804    LDRH	R4, [R0, #0]
0x0F78	0xB2E0    UXTB	R0, R4
0x0F7A	0x4C07    LDR	R4, [PC, #28]
0x0F7C	0x6824    LDR	R4, [R4, #0]
0x0F7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0F80	0x202B    MOVS	R0, #43
0x0F82	0x4C04    LDR	R4, [PC, #16]
0x0F84	0x6824    LDR	R4, [R4, #0]
0x0F86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0F88	0x2000    MOVS	R0, #0
0x0F8A	0xE009    B	#18
0x0F8C	0x01A04223  	TFT_RST+0
0x0F90	0x01BC4223  	TFT_CS+0
0x0F94	0x08502000  	_TFT_Set_Index_Ptr+0
0x0F98	0x08542000  	_TFT_Write_Command_Ptr+0
0x0F9C	0x07F22000  	_TFT_DISP_WIDTH+0
0x0FA0	0x4C22    LDR	R4, [PC, #136]
0x0FA2	0x6824    LDR	R4, [R4, #0]
0x0FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0FA6	0x2000    MOVS	R0, #0
0x0FA8	0x4C20    LDR	R4, [PC, #128]
0x0FAA	0x6824    LDR	R4, [R4, #0]
0x0FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0FAE	0x4820    LDR	R0, [PC, #128]
0x0FB0	0x8800    LDRH	R0, [R0, #0]
0x0FB2	0x0A04    LSRS	R4, R0, #8
0x0FB4	0xB2E0    UXTB	R0, R4
0x0FB6	0x4C1D    LDR	R4, [PC, #116]
0x0FB8	0x6824    LDR	R4, [R4, #0]
0x0FBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0FBC	0x481C    LDR	R0, [PC, #112]
0x0FBE	0x8804    LDRH	R4, [R0, #0]
0x0FC0	0xB2E0    UXTB	R0, R4
0x0FC2	0x4C1A    LDR	R4, [PC, #104]
0x0FC4	0x6824    LDR	R4, [R4, #0]
0x0FC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0FC8	0x2036    MOVS	R0, #54
0x0FCA	0x4C1A    LDR	R4, [PC, #104]
0x0FCC	0x6824    LDR	R4, [R4, #0]
0x0FCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0FD0	0x4819    LDR	R0, [PC, #100]
0x0FD2	0x7800    LDRB	R0, [R0, #0]
0x0FD4	0x285A    CMP	R0, #90
0x0FD6	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0FD8	0xF000F832  BL	_Is_TFT_Rotated_180+0
0x0FDC	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0FDE	0x20C0    MOVS	R0, #192
0x0FE0	0x4C12    LDR	R4, [PC, #72]
0x0FE2	0x6824    LDR	R4, [R4, #0]
0x0FE4	0x47A0    BLX	R4
0x0FE6	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0FE8	0x2000    MOVS	R0, #0
0x0FEA	0x4C10    LDR	R4, [PC, #64]
0x0FEC	0x6824    LDR	R4, [R4, #0]
0x0FEE	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0FF0	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0FF2	0xF000F825  BL	_Is_TFT_Rotated_180+0
0x0FF6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0FF8	0x20A0    MOVS	R0, #160
0x0FFA	0x4C0C    LDR	R4, [PC, #48]
0x0FFC	0x6824    LDR	R4, [R4, #0]
0x0FFE	0x47A0    BLX	R4
0x1000	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x1002	0x2060    MOVS	R0, #96
0x1004	0x4C09    LDR	R4, [PC, #36]
0x1006	0x6824    LDR	R4, [R4, #0]
0x1008	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x100A	0x2029    MOVS	R0, #41
0x100C	0x4C09    LDR	R4, [PC, #36]
0x100E	0x6824    LDR	R4, [R4, #0]
0x1010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x1012	0x202C    MOVS	R0, #44
0x1014	0x4C07    LDR	R4, [PC, #28]
0x1016	0x6824    LDR	R4, [R4, #0]
0x1018	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x101A	0x2101    MOVS	R1, #1
0x101C	0xB249    SXTB	R1, R1
0x101E	0x4807    LDR	R0, [PC, #28]
0x1020	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x1022	0xF8DDE000  LDR	LR, [SP, #0]
0x1026	0xB001    ADD	SP, SP, #4
0x1028	0x4770    BX	LR
0x102A	0xBF00    NOP
0x102C	0x08542000  	_TFT_Write_Command_Ptr+0
0x1030	0x08102000  	_TFT_DISP_HEIGHT+0
0x1034	0x08502000  	_TFT_Set_Index_Ptr+0
0x1038	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x103C	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
0x01E0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x01E2	0xF24D47BF  MOVW	R7, #54463
0x01E6	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x01EA	0x1E7F    SUBS	R7, R7, #1
0x01EC	0xD1FD    BNE	L_Delay_10ms22
0x01EE	0xBF00    NOP
0x01F0	0xBF00    NOP
0x01F2	0xBF00    NOP
0x01F4	0xBF00    NOP
0x01F6	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x01F8	0xB001    ADD	SP, SP, #4
0x01FA	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x01C0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x01C2	0xF644777F  MOVW	R7, #20351
0x01C6	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x01CA	0x1E7F    SUBS	R7, R7, #1
0x01CC	0xD1FD    BNE	L_Delay_100ms20
0x01CE	0xBF00    NOP
0x01D0	0xBF00    NOP
0x01D2	0xBF00    NOP
0x01D4	0xBF00    NOP
0x01D6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x01D8	0xB001    ADD	SP, SP, #4
0x01DA	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
0x1040	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x1042	0x4802    LDR	R0, [PC, #8]
0x1044	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x1046	0xB001    ADD	SP, SP, #4
0x1048	0x4770    BX	LR
0x104A	0xBF00    NOP
0x104C	0x00D52000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x0930	0xB081    SUB	SP, SP, #4
0x0932	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x0936	0xF7FFFC95  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x093A	0xF7FFFC41  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x093E	0x2101    MOVS	R1, #1
0x0940	0xB249    SXTB	R1, R1
0x0942	0x4895    LDR	R0, [PC, #596]
0x0944	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x0946	0xF7FFFC3B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x094A	0xF7FFFC39  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x094E	0x2100    MOVS	R1, #0
0x0950	0xB249    SXTB	R1, R1
0x0952	0x4892    LDR	R0, [PC, #584]
0x0954	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x0956	0x2001    MOVS	R0, #1
0x0958	0x4C91    LDR	R4, [PC, #580]
0x095A	0x6824    LDR	R4, [R4, #0]
0x095C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x095E	0xF7FFFCE3  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x0962	0x2028    MOVS	R0, #40
0x0964	0x4C8E    LDR	R4, [PC, #568]
0x0966	0x6824    LDR	R4, [R4, #0]
0x0968	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x096A	0x20CF    MOVS	R0, #207
0x096C	0x4C8C    LDR	R4, [PC, #560]
0x096E	0x6824    LDR	R4, [R4, #0]
0x0970	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x0972	0x2000    MOVS	R0, #0
0x0974	0x4C8B    LDR	R4, [PC, #556]
0x0976	0x6824    LDR	R4, [R4, #0]
0x0978	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x097A	0x2083    MOVS	R0, #131
0x097C	0x4C89    LDR	R4, [PC, #548]
0x097E	0x6824    LDR	R4, [R4, #0]
0x0980	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x0982	0x2030    MOVS	R0, #48
0x0984	0x4C87    LDR	R4, [PC, #540]
0x0986	0x6824    LDR	R4, [R4, #0]
0x0988	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x098A	0x20ED    MOVS	R0, #237
0x098C	0x4C84    LDR	R4, [PC, #528]
0x098E	0x6824    LDR	R4, [R4, #0]
0x0990	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x0992	0x2064    MOVS	R0, #100
0x0994	0x4C83    LDR	R4, [PC, #524]
0x0996	0x6824    LDR	R4, [R4, #0]
0x0998	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x099A	0x2003    MOVS	R0, #3
0x099C	0x4C81    LDR	R4, [PC, #516]
0x099E	0x6824    LDR	R4, [R4, #0]
0x09A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x09A2	0x2012    MOVS	R0, #18
0x09A4	0x4C7F    LDR	R4, [PC, #508]
0x09A6	0x6824    LDR	R4, [R4, #0]
0x09A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x09AA	0x2081    MOVS	R0, #129
0x09AC	0x4C7D    LDR	R4, [PC, #500]
0x09AE	0x6824    LDR	R4, [R4, #0]
0x09B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x09B2	0x20E8    MOVS	R0, #232
0x09B4	0x4C7A    LDR	R4, [PC, #488]
0x09B6	0x6824    LDR	R4, [R4, #0]
0x09B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x09BA	0x2085    MOVS	R0, #133
0x09BC	0x4C79    LDR	R4, [PC, #484]
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x09C2	0x2001    MOVS	R0, #1
0x09C4	0x4C77    LDR	R4, [PC, #476]
0x09C6	0x6824    LDR	R4, [R4, #0]
0x09C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x09CA	0x2079    MOVS	R0, #121
0x09CC	0x4C75    LDR	R4, [PC, #468]
0x09CE	0x6824    LDR	R4, [R4, #0]
0x09D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x09D2	0x20CB    MOVS	R0, #203
0x09D4	0x4C72    LDR	R4, [PC, #456]
0x09D6	0x6824    LDR	R4, [R4, #0]
0x09D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x09DA	0x2039    MOVS	R0, #57
0x09DC	0x4C71    LDR	R4, [PC, #452]
0x09DE	0x6824    LDR	R4, [R4, #0]
0x09E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x09E2	0x202C    MOVS	R0, #44
0x09E4	0x4C6F    LDR	R4, [PC, #444]
0x09E6	0x6824    LDR	R4, [R4, #0]
0x09E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x09EA	0x2000    MOVS	R0, #0
0x09EC	0x4C6D    LDR	R4, [PC, #436]
0x09EE	0x6824    LDR	R4, [R4, #0]
0x09F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x09F2	0x2034    MOVS	R0, #52
0x09F4	0x4C6B    LDR	R4, [PC, #428]
0x09F6	0x6824    LDR	R4, [R4, #0]
0x09F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x09FA	0x2002    MOVS	R0, #2
0x09FC	0x4C69    LDR	R4, [PC, #420]
0x09FE	0x6824    LDR	R4, [R4, #0]
0x0A00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x0A02	0x20F7    MOVS	R0, #247
0x0A04	0x4C66    LDR	R4, [PC, #408]
0x0A06	0x6824    LDR	R4, [R4, #0]
0x0A08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x0A0A	0x2020    MOVS	R0, #32
0x0A0C	0x4C65    LDR	R4, [PC, #404]
0x0A0E	0x6824    LDR	R4, [R4, #0]
0x0A10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x0A12	0x20EA    MOVS	R0, #234
0x0A14	0x4C62    LDR	R4, [PC, #392]
0x0A16	0x6824    LDR	R4, [R4, #0]
0x0A18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x0A1A	0x2000    MOVS	R0, #0
0x0A1C	0x4C61    LDR	R4, [PC, #388]
0x0A1E	0x6824    LDR	R4, [R4, #0]
0x0A20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x0A22	0x2000    MOVS	R0, #0
0x0A24	0x4C5F    LDR	R4, [PC, #380]
0x0A26	0x6824    LDR	R4, [R4, #0]
0x0A28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x0A2A	0x20C0    MOVS	R0, #192
0x0A2C	0x4C5C    LDR	R4, [PC, #368]
0x0A2E	0x6824    LDR	R4, [R4, #0]
0x0A30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x0A32	0x2026    MOVS	R0, #38
0x0A34	0x4C5B    LDR	R4, [PC, #364]
0x0A36	0x6824    LDR	R4, [R4, #0]
0x0A38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x0A3A	0x20C1    MOVS	R0, #193
0x0A3C	0x4C58    LDR	R4, [PC, #352]
0x0A3E	0x6824    LDR	R4, [R4, #0]
0x0A40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x0A42	0x2011    MOVS	R0, #17
0x0A44	0x4C57    LDR	R4, [PC, #348]
0x0A46	0x6824    LDR	R4, [R4, #0]
0x0A48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x0A4A	0x20C5    MOVS	R0, #197
0x0A4C	0x4C54    LDR	R4, [PC, #336]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x0A52	0x2035    MOVS	R0, #53
0x0A54	0x4C53    LDR	R4, [PC, #332]
0x0A56	0x6824    LDR	R4, [R4, #0]
0x0A58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x0A5A	0x203E    MOVS	R0, #62
0x0A5C	0x4C51    LDR	R4, [PC, #324]
0x0A5E	0x6824    LDR	R4, [R4, #0]
0x0A60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x0A62	0x20C7    MOVS	R0, #199
0x0A64	0x4C4E    LDR	R4, [PC, #312]
0x0A66	0x6824    LDR	R4, [R4, #0]
0x0A68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x0A6A	0x20BE    MOVS	R0, #190
0x0A6C	0x4C4D    LDR	R4, [PC, #308]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0A72	0x2036    MOVS	R0, #54
0x0A74	0x4C4A    LDR	R4, [PC, #296]
0x0A76	0x6824    LDR	R4, [R4, #0]
0x0A78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x0A7A	0x484B    LDR	R0, [PC, #300]
0x0A7C	0x7800    LDRB	R0, [R0, #0]
0x0A7E	0x285A    CMP	R0, #90
0x0A80	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x0A82	0xF000FADD  BL	_Is_TFT_Rotated_180+0
0x0A86	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x0A88	0x2088    MOVS	R0, #136
0x0A8A	0x4C46    LDR	R4, [PC, #280]
0x0A8C	0x6824    LDR	R4, [R4, #0]
0x0A8E	0x47A0    BLX	R4
0x0A90	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x0A92	0x2048    MOVS	R0, #72
0x0A94	0x4C43    LDR	R4, [PC, #268]
0x0A96	0x6824    LDR	R4, [R4, #0]
0x0A98	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x0A9A	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x0A9C	0xF000FAD0  BL	_Is_TFT_Rotated_180+0
0x0AA0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x0AA2	0x20E8    MOVS	R0, #232
0x0AA4	0x4C3F    LDR	R4, [PC, #252]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0x47A0    BLX	R4
0x0AAA	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x0AAC	0x2028    MOVS	R0, #40
0x0AAE	0x4C3D    LDR	R4, [PC, #244]
0x0AB0	0x6824    LDR	R4, [R4, #0]
0x0AB2	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x0AB4	0x203A    MOVS	R0, #58
0x0AB6	0x4C3A    LDR	R4, [PC, #232]
0x0AB8	0x6824    LDR	R4, [R4, #0]
0x0ABA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x0ABC	0x2055    MOVS	R0, #85
0x0ABE	0x4C39    LDR	R4, [PC, #228]
0x0AC0	0x6824    LDR	R4, [R4, #0]
0x0AC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x0AC4	0x20B1    MOVS	R0, #177
0x0AC6	0x4C36    LDR	R4, [PC, #216]
0x0AC8	0x6824    LDR	R4, [R4, #0]
0x0ACA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x0ACC	0x2000    MOVS	R0, #0
0x0ACE	0x4C35    LDR	R4, [PC, #212]
0x0AD0	0x6824    LDR	R4, [R4, #0]
0x0AD2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x0AD4	0x201B    MOVS	R0, #27
0x0AD6	0x4C33    LDR	R4, [PC, #204]
0x0AD8	0x6824    LDR	R4, [R4, #0]
0x0ADA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x0ADC	0x20F2    MOVS	R0, #242
0x0ADE	0x4C30    LDR	R4, [PC, #192]
0x0AE0	0x6824    LDR	R4, [R4, #0]
0x0AE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x0AE4	0x2008    MOVS	R0, #8
0x0AE6	0x4C2F    LDR	R4, [PC, #188]
0x0AE8	0x6824    LDR	R4, [R4, #0]
0x0AEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x0AEC	0x2026    MOVS	R0, #38
0x0AEE	0x4C2C    LDR	R4, [PC, #176]
0x0AF0	0x6824    LDR	R4, [R4, #0]
0x0AF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x0AF4	0x2001    MOVS	R0, #1
0x0AF6	0x4C2B    LDR	R4, [PC, #172]
0x0AF8	0x6824    LDR	R4, [R4, #0]
0x0AFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x0AFC	0x20E0    MOVS	R0, #224
0x0AFE	0x4C28    LDR	R4, [PC, #160]
0x0B00	0x6824    LDR	R4, [R4, #0]
0x0B02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x0B04	0x201F    MOVS	R0, #31
0x0B06	0x4C27    LDR	R4, [PC, #156]
0x0B08	0x6824    LDR	R4, [R4, #0]
0x0B0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x0B0C	0x201A    MOVS	R0, #26
0x0B0E	0x4C25    LDR	R4, [PC, #148]
0x0B10	0x6824    LDR	R4, [R4, #0]
0x0B12	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x0B14	0x2018    MOVS	R0, #24
0x0B16	0x4C23    LDR	R4, [PC, #140]
0x0B18	0x6824    LDR	R4, [R4, #0]
0x0B1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x0B1C	0x200A    MOVS	R0, #10
0x0B1E	0x4C21    LDR	R4, [PC, #132]
0x0B20	0x6824    LDR	R4, [R4, #0]
0x0B22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x0B24	0x200F    MOVS	R0, #15
0x0B26	0x4C1F    LDR	R4, [PC, #124]
0x0B28	0x6824    LDR	R4, [R4, #0]
0x0B2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x0B2C	0x2006    MOVS	R0, #6
0x0B2E	0x4C1D    LDR	R4, [PC, #116]
0x0B30	0x6824    LDR	R4, [R4, #0]
0x0B32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x0B34	0x2045    MOVS	R0, #69
0x0B36	0x4C1B    LDR	R4, [PC, #108]
0x0B38	0x6824    LDR	R4, [R4, #0]
0x0B3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x0B3C	0x2087    MOVS	R0, #135
0x0B3E	0x4C19    LDR	R4, [PC, #100]
0x0B40	0x6824    LDR	R4, [R4, #0]
0x0B42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x0B44	0x2032    MOVS	R0, #50
0x0B46	0x4C17    LDR	R4, [PC, #92]
0x0B48	0x6824    LDR	R4, [R4, #0]
0x0B4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x0B4C	0x200A    MOVS	R0, #10
0x0B4E	0x4C15    LDR	R4, [PC, #84]
0x0B50	0x6824    LDR	R4, [R4, #0]
0x0B52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x0B54	0x2007    MOVS	R0, #7
0x0B56	0x4C13    LDR	R4, [PC, #76]
0x0B58	0x6824    LDR	R4, [R4, #0]
0x0B5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x0B5C	0x2002    MOVS	R0, #2
0x0B5E	0x4C11    LDR	R4, [PC, #68]
0x0B60	0x6824    LDR	R4, [R4, #0]
0x0B62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x0B64	0x2007    MOVS	R0, #7
0x0B66	0x4C0F    LDR	R4, [PC, #60]
0x0B68	0x6824    LDR	R4, [R4, #0]
0x0B6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x0B6C	0x2005    MOVS	R0, #5
0x0B6E	0x4C0D    LDR	R4, [PC, #52]
0x0B70	0x6824    LDR	R4, [R4, #0]
0x0B72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x0B74	0x2000    MOVS	R0, #0
0x0B76	0x4C0B    LDR	R4, [PC, #44]
0x0B78	0x6824    LDR	R4, [R4, #0]
0x0B7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x0B7C	0x20E1    MOVS	R0, #225
0x0B7E	0x4C08    LDR	R4, [PC, #32]
0x0B80	0x6824    LDR	R4, [R4, #0]
0x0B82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x0B84	0x2000    MOVS	R0, #0
0x0B86	0x4C07    LDR	R4, [PC, #28]
0x0B88	0x6824    LDR	R4, [R4, #0]
0x0B8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x0B8C	0x2025    MOVS	R0, #37
0x0B8E	0x4C05    LDR	R4, [PC, #20]
0x0B90	0x6824    LDR	R4, [R4, #0]
0x0B92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x0B94	0x2027    MOVS	R0, #39
0x0B96	0xE009    B	#18
0x0B98	0x01A04223  	TFT_RST+0
0x0B9C	0x01BC4223  	TFT_CS+0
0x0BA0	0x08502000  	_TFT_Set_Index_Ptr+0
0x0BA4	0x08542000  	_TFT_Write_Command_Ptr+0
0x0BA8	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0BAC	0x4C4F    LDR	R4, [PC, #316]
0x0BAE	0x6824    LDR	R4, [R4, #0]
0x0BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x0BB2	0x2005    MOVS	R0, #5
0x0BB4	0x4C4D    LDR	R4, [PC, #308]
0x0BB6	0x6824    LDR	R4, [R4, #0]
0x0BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x0BBA	0x2010    MOVS	R0, #16
0x0BBC	0x4C4B    LDR	R4, [PC, #300]
0x0BBE	0x6824    LDR	R4, [R4, #0]
0x0BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x0BC2	0x2009    MOVS	R0, #9
0x0BC4	0x4C49    LDR	R4, [PC, #292]
0x0BC6	0x6824    LDR	R4, [R4, #0]
0x0BC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x0BCA	0x203A    MOVS	R0, #58
0x0BCC	0x4C47    LDR	R4, [PC, #284]
0x0BCE	0x6824    LDR	R4, [R4, #0]
0x0BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x0BD2	0x2078    MOVS	R0, #120
0x0BD4	0x4C45    LDR	R4, [PC, #276]
0x0BD6	0x6824    LDR	R4, [R4, #0]
0x0BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x0BDA	0x204D    MOVS	R0, #77
0x0BDC	0x4C43    LDR	R4, [PC, #268]
0x0BDE	0x6824    LDR	R4, [R4, #0]
0x0BE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x0BE2	0x2005    MOVS	R0, #5
0x0BE4	0x4C41    LDR	R4, [PC, #260]
0x0BE6	0x6824    LDR	R4, [R4, #0]
0x0BE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x0BEA	0x2018    MOVS	R0, #24
0x0BEC	0x4C3F    LDR	R4, [PC, #252]
0x0BEE	0x6824    LDR	R4, [R4, #0]
0x0BF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x0BF2	0x200D    MOVS	R0, #13
0x0BF4	0x4C3D    LDR	R4, [PC, #244]
0x0BF6	0x6824    LDR	R4, [R4, #0]
0x0BF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x0BFA	0x2038    MOVS	R0, #56
0x0BFC	0x4C3B    LDR	R4, [PC, #236]
0x0BFE	0x6824    LDR	R4, [R4, #0]
0x0C00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x0C02	0x203A    MOVS	R0, #58
0x0C04	0x4C39    LDR	R4, [PC, #228]
0x0C06	0x6824    LDR	R4, [R4, #0]
0x0C08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x0C0A	0x201F    MOVS	R0, #31
0x0C0C	0x4C37    LDR	R4, [PC, #220]
0x0C0E	0x6824    LDR	R4, [R4, #0]
0x0C10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x0C12	0x202A    MOVS	R0, #42
0x0C14	0x4C36    LDR	R4, [PC, #216]
0x0C16	0x6824    LDR	R4, [R4, #0]
0x0C18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x0C1A	0x2000    MOVS	R0, #0
0x0C1C	0x4C33    LDR	R4, [PC, #204]
0x0C1E	0x6824    LDR	R4, [R4, #0]
0x0C20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x0C22	0x2000    MOVS	R0, #0
0x0C24	0x4C31    LDR	R4, [PC, #196]
0x0C26	0x6824    LDR	R4, [R4, #0]
0x0C28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x0C2A	0x4832    LDR	R0, [PC, #200]
0x0C2C	0x8800    LDRH	R0, [R0, #0]
0x0C2E	0x1E40    SUBS	R0, R0, #1
0x0C30	0xB280    UXTH	R0, R0
0x0C32	0x0A04    LSRS	R4, R0, #8
0x0C34	0xB2E0    UXTB	R0, R4
0x0C36	0x4C2D    LDR	R4, [PC, #180]
0x0C38	0x6824    LDR	R4, [R4, #0]
0x0C3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x0C3C	0x482D    LDR	R0, [PC, #180]
0x0C3E	0x8800    LDRH	R0, [R0, #0]
0x0C40	0x1E44    SUBS	R4, R0, #1
0x0C42	0xB2E0    UXTB	R0, R4
0x0C44	0x4C29    LDR	R4, [PC, #164]
0x0C46	0x6824    LDR	R4, [R4, #0]
0x0C48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x0C4A	0x202B    MOVS	R0, #43
0x0C4C	0x4C28    LDR	R4, [PC, #160]
0x0C4E	0x6824    LDR	R4, [R4, #0]
0x0C50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x0C52	0x2000    MOVS	R0, #0
0x0C54	0x4C25    LDR	R4, [PC, #148]
0x0C56	0x6824    LDR	R4, [R4, #0]
0x0C58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x0C5A	0x2000    MOVS	R0, #0
0x0C5C	0x4C23    LDR	R4, [PC, #140]
0x0C5E	0x6824    LDR	R4, [R4, #0]
0x0C60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x0C62	0x4825    LDR	R0, [PC, #148]
0x0C64	0x8800    LDRH	R0, [R0, #0]
0x0C66	0x1E40    SUBS	R0, R0, #1
0x0C68	0xB280    UXTH	R0, R0
0x0C6A	0x0A04    LSRS	R4, R0, #8
0x0C6C	0xB2E0    UXTB	R0, R4
0x0C6E	0x4C1F    LDR	R4, [PC, #124]
0x0C70	0x6824    LDR	R4, [R4, #0]
0x0C72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x0C74	0x4820    LDR	R0, [PC, #128]
0x0C76	0x8800    LDRH	R0, [R0, #0]
0x0C78	0x1E44    SUBS	R4, R0, #1
0x0C7A	0xB2E0    UXTB	R0, R4
0x0C7C	0x4C1B    LDR	R4, [PC, #108]
0x0C7E	0x6824    LDR	R4, [R4, #0]
0x0C80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x0C82	0x20B7    MOVS	R0, #183
0x0C84	0x4C1A    LDR	R4, [PC, #104]
0x0C86	0x6824    LDR	R4, [R4, #0]
0x0C88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x0C8A	0x2007    MOVS	R0, #7
0x0C8C	0x4C17    LDR	R4, [PC, #92]
0x0C8E	0x6824    LDR	R4, [R4, #0]
0x0C90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x0C92	0x20B6    MOVS	R0, #182
0x0C94	0x4C16    LDR	R4, [PC, #88]
0x0C96	0x6824    LDR	R4, [R4, #0]
0x0C98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x0C9A	0x200A    MOVS	R0, #10
0x0C9C	0x4C13    LDR	R4, [PC, #76]
0x0C9E	0x6824    LDR	R4, [R4, #0]
0x0CA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x0CA2	0x2082    MOVS	R0, #130
0x0CA4	0x4C11    LDR	R4, [PC, #68]
0x0CA6	0x6824    LDR	R4, [R4, #0]
0x0CA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x0CAA	0x2027    MOVS	R0, #39
0x0CAC	0x4C0F    LDR	R4, [PC, #60]
0x0CAE	0x6824    LDR	R4, [R4, #0]
0x0CB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x0CB2	0x2000    MOVS	R0, #0
0x0CB4	0x4C0D    LDR	R4, [PC, #52]
0x0CB6	0x6824    LDR	R4, [R4, #0]
0x0CB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x0CBA	0x2011    MOVS	R0, #17
0x0CBC	0x4C0C    LDR	R4, [PC, #48]
0x0CBE	0x6824    LDR	R4, [R4, #0]
0x0CC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x0CC2	0xF7FFFA7D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x0CC6	0x2029    MOVS	R0, #41
0x0CC8	0x4C09    LDR	R4, [PC, #36]
0x0CCA	0x6824    LDR	R4, [R4, #0]
0x0CCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x0CCE	0xF7FFFA77  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x0CD2	0x202C    MOVS	R0, #44
0x0CD4	0x4C06    LDR	R4, [PC, #24]
0x0CD6	0x6824    LDR	R4, [R4, #0]
0x0CD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x0CDA	0x2101    MOVS	R1, #1
0x0CDC	0xB249    SXTB	R1, R1
0x0CDE	0x4807    LDR	R0, [PC, #28]
0x0CE0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x0CE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE6	0xB001    ADD	SP, SP, #4
0x0CE8	0x4770    BX	LR
0x0CEA	0xBF00    NOP
0x0CEC	0x08542000  	_TFT_Write_Command_Ptr+0
0x0CF0	0x08502000  	_TFT_Set_Index_Ptr+0
0x0CF4	0x07F22000  	_TFT_DISP_WIDTH+0
0x0CF8	0x08102000  	_TFT_DISP_HEIGHT+0
0x0CFC	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x0328	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x032A	0xF64E275F  MOVW	R7, #59999
0x032E	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0332	0x1E7F    SUBS	R7, R7, #1
0x0334	0xD1FD    BNE	L_Delay_5ms16
0x0336	0xBF00    NOP
0x0338	0xBF00    NOP
0x033A	0xBF00    NOP
0x033C	0xBF00    NOP
0x033E	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0340	0xB001    ADD	SP, SP, #4
0x0342	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4608	0xB083    SUB	SP, SP, #12
0x460A	0xF8CDE000  STR	LR, [SP, #0]
0x460E	0xFA1FFB80  UXTH	R11, R0
0x4612	0xFA1FFC81  UXTH	R12, R1
0x4616	0xF88D2004  STRB	R2, [SP, #4]
0x461A	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x461E	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x4622	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x4626	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x462A	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x462E	0x4A27    LDR	R2, [PC, #156]
0x4630	0xB289    UXTH	R1, R1
0x4632	0xF7FCFFBF  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x4636	0x2500    MOVS	R5, #0
0x4638	0xB26D    SXTB	R5, R5
0x463A	0x4C25    LDR	R4, [PC, #148]
0x463C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x463E	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x4642	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x4646	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x464A	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x464E	0x4A1F    LDR	R2, [PC, #124]
0x4650	0xB289    UXTH	R1, R1
0x4652	0xF7FCFFAF  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x4656	0x2500    MOVS	R5, #0
0x4658	0xB26D    SXTB	R5, R5
0x465A	0x4C1E    LDR	R4, [PC, #120]
0x465C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x465E	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x4662	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x4666	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x466A	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x466E	0xF04F0241  MOV	R2, #65
0x4672	0xB289    UXTH	R1, R1
0x4674	0xF7FCFF9E  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x4678	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x467C	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x4680	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x4684	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x4688	0xF04F0241  MOV	R2, #65
0x468C	0xB289    UXTH	R1, R1
0x468E	0xF7FCFF91  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x4692	0xF2403584  MOVW	R5, #900
0x4696	0xB22D    SXTH	R5, R5
0x4698	0x4C0F    LDR	R4, [PC, #60]
0x469A	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x469C	0x4C0F    LDR	R4, [PC, #60]
0x469E	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x46A2	0x4C0F    LDR	R4, [PC, #60]
0x46A4	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x46A8	0xF89D5004  LDRB	R5, [SP, #4]
0x46AC	0x4C0D    LDR	R4, [PC, #52]
0x46AE	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x46B0	0xF89D5008  LDRB	R5, [SP, #8]
0x46B4	0x4C0C    LDR	R4, [PC, #48]
0x46B6	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x46B8	0x2500    MOVS	R5, #0
0x46BA	0x4C0C    LDR	R4, [PC, #48]
0x46BC	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x46BE	0x2500    MOVS	R5, #0
0x46C0	0x4C0B    LDR	R4, [PC, #44]
0x46C2	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x46C4	0xF8DDE000  LDR	LR, [SP, #0]
0x46C8	0xB003    ADD	SP, SP, #12
0x46CA	0x4770    BX	LR
0x46CC	0x00140008  	#524308
0x46D0	0x81A04221  	DriveX_Right+0
0x46D4	0x81A44221  	DriveY_Up+0
0x46D8	0x083A2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x46DC	0x084A2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x46E0	0x08582000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x46E4	0x085A2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x46E8	0x085B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x46EC	0x085C2000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x46F0	0x085E2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x49A4	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x49A6	0x4902    LDR	R1, [PC, #8]
0x49A8	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x49AA	0xB001    ADD	SP, SP, #4
0x49AC	0x4770    BX	LR
0x49AE	0xBF00    NOP
0x49B0	0x083A2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x6300	0xB084    SUB	SP, SP, #16
0x6302	0xF8CDE000  STR	LR, [SP, #0]
0x6306	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x630A	0x2200    MOVS	R2, #0
0x630C	0xB252    SXTB	R2, R2
0x630E	0x491A    LDR	R1, [PC, #104]
0x6310	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x6312	0xF7FEFCB1  BL	__Lib_TFT_Is_SSD1963_Set+0
0x6316	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x6318	0x4918    LDR	R1, [PC, #96]
0x631A	0x8809    LDRH	R1, [R1, #0]
0x631C	0x1E4C    SUBS	R4, R1, #1
0x631E	0x4918    LDR	R1, [PC, #96]
0x6320	0x8809    LDRH	R1, [R1, #0]
0x6322	0x1E49    SUBS	R1, R1, #1
0x6324	0xB2A3    UXTH	R3, R4
0x6326	0xB28A    UXTH	R2, R1
0x6328	0x2100    MOVS	R1, #0
0x632A	0x2000    MOVS	R0, #0
0x632C	0x4C15    LDR	R4, [PC, #84]
0x632E	0x6824    LDR	R4, [R4, #0]
0x6330	0x47A0    BLX	R4
0x6332	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x6334	0x2100    MOVS	R1, #0
0x6336	0x2000    MOVS	R0, #0
0x6338	0x4C13    LDR	R4, [PC, #76]
0x633A	0x6824    LDR	R4, [R4, #0]
0x633C	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x633E	0x4910    LDR	R1, [PC, #64]
0x6340	0x880A    LDRH	R2, [R1, #0]
0x6342	0x490E    LDR	R1, [PC, #56]
0x6344	0x8809    LDRH	R1, [R1, #0]
0x6346	0x4351    MULS	R1, R2, R1
0x6348	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x634A	0x2100    MOVS	R1, #0
0x634C	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x634E	0x9A02    LDR	R2, [SP, #8]
0x6350	0x9901    LDR	R1, [SP, #4]
0x6352	0x4291    CMP	R1, R2
0x6354	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x6356	0xF8BD000C  LDRH	R0, [SP, #12]
0x635A	0x4C0C    LDR	R4, [PC, #48]
0x635C	0x6824    LDR	R4, [R4, #0]
0x635E	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x6360	0x9901    LDR	R1, [SP, #4]
0x6362	0x1C49    ADDS	R1, R1, #1
0x6364	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x6366	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x6368	0x2201    MOVS	R2, #1
0x636A	0xB252    SXTB	R2, R2
0x636C	0x4902    LDR	R1, [PC, #8]
0x636E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x6370	0xF8DDE000  LDR	LR, [SP, #0]
0x6374	0xB004    ADD	SP, SP, #16
0x6376	0x4770    BX	LR
0x6378	0x01BC4223  	TFT_CS+0
0x637C	0x08102000  	_TFT_DISP_HEIGHT+0
0x6380	0x07F22000  	_TFT_DISP_WIDTH+0
0x6384	0x08142000  	_TFT_SSD1963_Set_Address_Ptr+0
0x6388	0x08182000  	_TFT_Set_Address_Ptr+0
0x638C	0x081C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x485C	0xB083    SUB	SP, SP, #12
0x485E	0xF8CDE000  STR	LR, [SP, #0]
0x4862	0xB29E    UXTH	R6, R3
0x4864	0xB293    UXTH	R3, R2
0x4866	0xB28A    UXTH	R2, R1
0x4868	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x486A	0x4C49    LDR	R4, [PC, #292]
0x486C	0x8824    LDRH	R4, [R4, #0]
0x486E	0xF5B47FF0  CMP	R4, #480
0x4872	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x4874	0x4C47    LDR	R4, [PC, #284]
0x4876	0x8824    LDRH	R4, [R4, #0]
0x4878	0xF5B47FF0  CMP	R4, #480
0x487C	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x487E	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x4880	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x4884	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x4888	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x488A	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x488E	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x4892	0x4C41    LDR	R4, [PC, #260]
0x4894	0x7824    LDRB	R4, [R4, #0]
0x4896	0x2C5A    CMP	R4, #90
0x4898	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x489A	0xF7FCFBD1  BL	_Is_TFT_Rotated_180+0
0x489E	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x48A0	0xF1A80501  SUB	R5, R8, #1
0x48A4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x48A6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x48A8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x48AC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x48AE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x48B2	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x48B6	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x48BA	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x48BC	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x48C0	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x48C4	0x1E7D    SUBS	R5, R7, #1
0x48C6	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x48C8	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x48CA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x48CE	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x48D0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x48D4	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x48D6	0xF7FCFBB3  BL	_Is_TFT_Rotated_180+0
0x48DA	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x48DC	0xF1A80501  SUB	R5, R8, #1
0x48E0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x48E2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x48E4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x48E8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x48EA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x48EE	0x1E7D    SUBS	R5, R7, #1
0x48F0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x48F2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x48F4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x48F8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x48FA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x48FE	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x4900	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x4904	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x4908	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x490C	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x4910	0x202A    MOVS	R0, #42
0x4912	0x4C22    LDR	R4, [PC, #136]
0x4914	0x6824    LDR	R4, [R4, #0]
0x4916	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x4918	0xF8BD4004  LDRH	R4, [SP, #4]
0x491C	0x0A24    LSRS	R4, R4, #8
0x491E	0xB2E0    UXTB	R0, R4
0x4920	0x4C1F    LDR	R4, [PC, #124]
0x4922	0x6824    LDR	R4, [R4, #0]
0x4924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x4926	0xF8BD0004  LDRH	R0, [SP, #4]
0x492A	0x4C1D    LDR	R4, [PC, #116]
0x492C	0x6824    LDR	R4, [R4, #0]
0x492E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x4930	0xF8BD4006  LDRH	R4, [SP, #6]
0x4934	0x0A24    LSRS	R4, R4, #8
0x4936	0xB2E0    UXTB	R0, R4
0x4938	0x4C19    LDR	R4, [PC, #100]
0x493A	0x6824    LDR	R4, [R4, #0]
0x493C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x493E	0xF8BD0006  LDRH	R0, [SP, #6]
0x4942	0x4C17    LDR	R4, [PC, #92]
0x4944	0x6824    LDR	R4, [R4, #0]
0x4946	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x4948	0x202B    MOVS	R0, #43
0x494A	0x4C14    LDR	R4, [PC, #80]
0x494C	0x6824    LDR	R4, [R4, #0]
0x494E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x4950	0xF8BD4008  LDRH	R4, [SP, #8]
0x4954	0x0A24    LSRS	R4, R4, #8
0x4956	0xB2E0    UXTB	R0, R4
0x4958	0x4C11    LDR	R4, [PC, #68]
0x495A	0x6824    LDR	R4, [R4, #0]
0x495C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x495E	0xF8BD0008  LDRH	R0, [SP, #8]
0x4962	0x4C0F    LDR	R4, [PC, #60]
0x4964	0x6824    LDR	R4, [R4, #0]
0x4966	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x4968	0xF8BD400A  LDRH	R4, [SP, #10]
0x496C	0x0A24    LSRS	R4, R4, #8
0x496E	0xB2E0    UXTB	R0, R4
0x4970	0x4C0B    LDR	R4, [PC, #44]
0x4972	0x6824    LDR	R4, [R4, #0]
0x4974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x4976	0xF8BD000A  LDRH	R0, [SP, #10]
0x497A	0x4C09    LDR	R4, [PC, #36]
0x497C	0x6824    LDR	R4, [R4, #0]
0x497E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x4980	0x202C    MOVS	R0, #44
0x4982	0x4C06    LDR	R4, [PC, #24]
0x4984	0x6824    LDR	R4, [R4, #0]
0x4986	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x4988	0xF8DDE000  LDR	LR, [SP, #0]
0x498C	0xB003    ADD	SP, SP, #12
0x498E	0x4770    BX	LR
0x4990	0x07F22000  	_TFT_DISP_WIDTH+0
0x4994	0x08102000  	_TFT_DISP_HEIGHT+0
0x4998	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x499C	0x08502000  	_TFT_Set_Index_Ptr+0
0x49A0	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x46F4	0xB083    SUB	SP, SP, #12
0x46F6	0xF8CDE000  STR	LR, [SP, #0]
0x46FA	0xB29E    UXTH	R6, R3
0x46FC	0xB293    UXTH	R3, R2
0x46FE	0xB28A    UXTH	R2, R1
0x4700	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x4702	0x4C51    LDR	R4, [PC, #324]
0x4704	0x8824    LDRH	R4, [R4, #0]
0x4706	0xF5B47FF0  CMP	R4, #480
0x470A	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x470C	0x4C4F    LDR	R4, [PC, #316]
0x470E	0x8824    LDRH	R4, [R4, #0]
0x4710	0xF5B47FF0  CMP	R4, #480
0x4714	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x4716	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x4718	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x471C	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x4720	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x4722	0x4C49    LDR	R4, [PC, #292]
0x4724	0x8824    LDRH	R4, [R4, #0]
0x4726	0xF5B47FA0  CMP	R4, #320
0x472A	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x472C	0x4C47    LDR	R4, [PC, #284]
0x472E	0x8824    LDRH	R4, [R4, #0]
0x4730	0xF5B47FA0  CMP	R4, #320
0x4734	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x4736	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x4738	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x473C	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x4740	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x4742	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x4746	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x4748	0x4C41    LDR	R4, [PC, #260]
0x474A	0x7824    LDRB	R4, [R4, #0]
0x474C	0x2C5A    CMP	R4, #90
0x474E	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x4750	0xF7FCFC76  BL	_Is_TFT_Rotated_180+0
0x4754	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x4756	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x475A	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x475E	0x1E7D    SUBS	R5, R7, #1
0x4760	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x4762	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x4764	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x4768	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x476A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x476E	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x4770	0xF1A80501  SUB	R5, R8, #1
0x4774	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x4776	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x4778	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x477C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x477E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x4782	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x4786	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x478A	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x478C	0xF7FCFC58  BL	_Is_TFT_Rotated_180+0
0x4790	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x4792	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x4796	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x479A	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x479E	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x47A2	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x47A4	0xF1A80501  SUB	R5, R8, #1
0x47A8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x47AA	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x47AC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x47B0	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x47B2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x47B6	0x1E7D    SUBS	R5, R7, #1
0x47B8	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x47BA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x47BC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x47C0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x47C2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x47C6	0x202A    MOVS	R0, #42
0x47C8	0x4C22    LDR	R4, [PC, #136]
0x47CA	0x6824    LDR	R4, [R4, #0]
0x47CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x47CE	0xF8BD4004  LDRH	R4, [SP, #4]
0x47D2	0x0A24    LSRS	R4, R4, #8
0x47D4	0xB2E0    UXTB	R0, R4
0x47D6	0x4C20    LDR	R4, [PC, #128]
0x47D8	0x6824    LDR	R4, [R4, #0]
0x47DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x47DC	0xF8BD0004  LDRH	R0, [SP, #4]
0x47E0	0x4C1D    LDR	R4, [PC, #116]
0x47E2	0x6824    LDR	R4, [R4, #0]
0x47E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x47E6	0xF8BD4006  LDRH	R4, [SP, #6]
0x47EA	0x0A24    LSRS	R4, R4, #8
0x47EC	0xB2E0    UXTB	R0, R4
0x47EE	0x4C1A    LDR	R4, [PC, #104]
0x47F0	0x6824    LDR	R4, [R4, #0]
0x47F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x47F4	0xF8BD0006  LDRH	R0, [SP, #6]
0x47F8	0x4C17    LDR	R4, [PC, #92]
0x47FA	0x6824    LDR	R4, [R4, #0]
0x47FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x47FE	0x202B    MOVS	R0, #43
0x4800	0x4C14    LDR	R4, [PC, #80]
0x4802	0x6824    LDR	R4, [R4, #0]
0x4804	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x4806	0xF8BD4008  LDRH	R4, [SP, #8]
0x480A	0x0A24    LSRS	R4, R4, #8
0x480C	0xB2E0    UXTB	R0, R4
0x480E	0x4C12    LDR	R4, [PC, #72]
0x4810	0x6824    LDR	R4, [R4, #0]
0x4812	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x4814	0xF8BD0008  LDRH	R0, [SP, #8]
0x4818	0x4C0F    LDR	R4, [PC, #60]
0x481A	0x6824    LDR	R4, [R4, #0]
0x481C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x481E	0xF8BD400A  LDRH	R4, [SP, #10]
0x4822	0x0A24    LSRS	R4, R4, #8
0x4824	0xB2E0    UXTB	R0, R4
0x4826	0x4C0C    LDR	R4, [PC, #48]
0x4828	0x6824    LDR	R4, [R4, #0]
0x482A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x482C	0xF8BD000A  LDRH	R0, [SP, #10]
0x4830	0x4C09    LDR	R4, [PC, #36]
0x4832	0x6824    LDR	R4, [R4, #0]
0x4834	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x4836	0x202C    MOVS	R0, #44
0x4838	0x4C06    LDR	R4, [PC, #24]
0x483A	0x6824    LDR	R4, [R4, #0]
0x483C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x483E	0xF8DDE000  LDR	LR, [SP, #0]
0x4842	0xB003    ADD	SP, SP, #12
0x4844	0x4770    BX	LR
0x4846	0xBF00    NOP
0x4848	0x07F22000  	_TFT_DISP_WIDTH+0
0x484C	0x08102000  	_TFT_DISP_HEIGHT+0
0x4850	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4854	0x08502000  	_TFT_Set_Index_Ptr+0
0x4858	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x4BA0	0xB083    SUB	SP, SP, #12
0x4BA2	0xF8CDE000  STR	LR, [SP, #0]
0x4BA6	0xF8AD0004  STRH	R0, [SP, #4]
0x4BAA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x4BAE	0x2002    MOVS	R0, #2
0x4BB0	0x4C17    LDR	R4, [PC, #92]
0x4BB2	0x6824    LDR	R4, [R4, #0]
0x4BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x4BB6	0xF8BD2004  LDRH	R2, [SP, #4]
0x4BBA	0x0A14    LSRS	R4, R2, #8
0x4BBC	0xB2E0    UXTB	R0, R4
0x4BBE	0x4C15    LDR	R4, [PC, #84]
0x4BC0	0x6824    LDR	R4, [R4, #0]
0x4BC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x4BC4	0x2003    MOVS	R0, #3
0x4BC6	0x4C12    LDR	R4, [PC, #72]
0x4BC8	0x6824    LDR	R4, [R4, #0]
0x4BCA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x4BCC	0xF8BD0004  LDRH	R0, [SP, #4]
0x4BD0	0x4C10    LDR	R4, [PC, #64]
0x4BD2	0x6824    LDR	R4, [R4, #0]
0x4BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x4BD6	0x2006    MOVS	R0, #6
0x4BD8	0x4C0D    LDR	R4, [PC, #52]
0x4BDA	0x6824    LDR	R4, [R4, #0]
0x4BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x4BDE	0xF8BD2008  LDRH	R2, [SP, #8]
0x4BE2	0x0A14    LSRS	R4, R2, #8
0x4BE4	0xB2E0    UXTB	R0, R4
0x4BE6	0x4C0B    LDR	R4, [PC, #44]
0x4BE8	0x6824    LDR	R4, [R4, #0]
0x4BEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x4BEC	0x2007    MOVS	R0, #7
0x4BEE	0x4C08    LDR	R4, [PC, #32]
0x4BF0	0x6824    LDR	R4, [R4, #0]
0x4BF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x4BF4	0xF8BD0008  LDRH	R0, [SP, #8]
0x4BF8	0x4C06    LDR	R4, [PC, #24]
0x4BFA	0x6824    LDR	R4, [R4, #0]
0x4BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x4BFE	0x2022    MOVS	R0, #34
0x4C00	0x4C03    LDR	R4, [PC, #12]
0x4C02	0x6824    LDR	R4, [R4, #0]
0x4C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x4C06	0xF8DDE000  LDR	LR, [SP, #0]
0x4C0A	0xB003    ADD	SP, SP, #12
0x4C0C	0x4770    BX	LR
0x4C0E	0xBF00    NOP
0x4C10	0x08502000  	_TFT_Set_Index_Ptr+0
0x4C14	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x5064	0xB083    SUB	SP, SP, #12
0x5066	0xF8CDE000  STR	LR, [SP, #0]
0x506A	0xF8AD0004  STRH	R0, [SP, #4]
0x506E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x5072	0x202A    MOVS	R0, #42
0x5074	0x4C13    LDR	R4, [PC, #76]
0x5076	0x6824    LDR	R4, [R4, #0]
0x5078	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x507A	0xF8BD2004  LDRH	R2, [SP, #4]
0x507E	0x0A14    LSRS	R4, R2, #8
0x5080	0xB2E0    UXTB	R0, R4
0x5082	0x4C11    LDR	R4, [PC, #68]
0x5084	0x6824    LDR	R4, [R4, #0]
0x5086	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x5088	0xF8BD0004  LDRH	R0, [SP, #4]
0x508C	0x4C0E    LDR	R4, [PC, #56]
0x508E	0x6824    LDR	R4, [R4, #0]
0x5090	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x5092	0x202B    MOVS	R0, #43
0x5094	0x4C0B    LDR	R4, [PC, #44]
0x5096	0x6824    LDR	R4, [R4, #0]
0x5098	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x509A	0xF8BD2008  LDRH	R2, [SP, #8]
0x509E	0x0A14    LSRS	R4, R2, #8
0x50A0	0xB2E0    UXTB	R0, R4
0x50A2	0x4C09    LDR	R4, [PC, #36]
0x50A4	0x6824    LDR	R4, [R4, #0]
0x50A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x50A8	0xF8BD0008  LDRH	R0, [SP, #8]
0x50AC	0x4C06    LDR	R4, [PC, #24]
0x50AE	0x6824    LDR	R4, [R4, #0]
0x50B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x50B2	0x202C    MOVS	R0, #44
0x50B4	0x4C03    LDR	R4, [PC, #12]
0x50B6	0x6824    LDR	R4, [R4, #0]
0x50B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x50BA	0xF8DDE000  LDR	LR, [SP, #0]
0x50BE	0xB003    ADD	SP, SP, #12
0x50C0	0x4770    BX	LR
0x50C2	0xBF00    NOP
0x50C4	0x08502000  	_TFT_Set_Index_Ptr+0
0x50C8	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x5134	0xB083    SUB	SP, SP, #12
0x5136	0xF8CDE000  STR	LR, [SP, #0]
0x513A	0xF8AD0004  STRH	R0, [SP, #4]
0x513E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x5142	0x4A2E    LDR	R2, [PC, #184]
0x5144	0x7812    LDRB	R2, [R2, #0]
0x5146	0x2A5A    CMP	R2, #90
0x5148	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x514A	0x2002    MOVS	R0, #2
0x514C	0x4C2C    LDR	R4, [PC, #176]
0x514E	0x6824    LDR	R4, [R4, #0]
0x5150	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x5152	0xF8BD2004  LDRH	R2, [SP, #4]
0x5156	0x0A14    LSRS	R4, R2, #8
0x5158	0xB2E0    UXTB	R0, R4
0x515A	0x4C2A    LDR	R4, [PC, #168]
0x515C	0x6824    LDR	R4, [R4, #0]
0x515E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x5160	0x2003    MOVS	R0, #3
0x5162	0x4C27    LDR	R4, [PC, #156]
0x5164	0x6824    LDR	R4, [R4, #0]
0x5166	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x5168	0xF8BD0004  LDRH	R0, [SP, #4]
0x516C	0x4C25    LDR	R4, [PC, #148]
0x516E	0x6824    LDR	R4, [R4, #0]
0x5170	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x5172	0x2006    MOVS	R0, #6
0x5174	0x4C22    LDR	R4, [PC, #136]
0x5176	0x6824    LDR	R4, [R4, #0]
0x5178	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x517A	0xF8BD2008  LDRH	R2, [SP, #8]
0x517E	0x0A14    LSRS	R4, R2, #8
0x5180	0xB2E0    UXTB	R0, R4
0x5182	0x4C20    LDR	R4, [PC, #128]
0x5184	0x6824    LDR	R4, [R4, #0]
0x5186	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x5188	0x2007    MOVS	R0, #7
0x518A	0x4C1D    LDR	R4, [PC, #116]
0x518C	0x6824    LDR	R4, [R4, #0]
0x518E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x5190	0xF8BD0008  LDRH	R0, [SP, #8]
0x5194	0x4C1B    LDR	R4, [PC, #108]
0x5196	0x6824    LDR	R4, [R4, #0]
0x5198	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x519A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x519C	0x2002    MOVS	R0, #2
0x519E	0x4C18    LDR	R4, [PC, #96]
0x51A0	0x6824    LDR	R4, [R4, #0]
0x51A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x51A4	0xF8BD2008  LDRH	R2, [SP, #8]
0x51A8	0x0A14    LSRS	R4, R2, #8
0x51AA	0xB2E0    UXTB	R0, R4
0x51AC	0x4C15    LDR	R4, [PC, #84]
0x51AE	0x6824    LDR	R4, [R4, #0]
0x51B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x51B2	0x2003    MOVS	R0, #3
0x51B4	0x4C12    LDR	R4, [PC, #72]
0x51B6	0x6824    LDR	R4, [R4, #0]
0x51B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x51BA	0xF8BD0008  LDRH	R0, [SP, #8]
0x51BE	0x4C11    LDR	R4, [PC, #68]
0x51C0	0x6824    LDR	R4, [R4, #0]
0x51C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x51C4	0x2006    MOVS	R0, #6
0x51C6	0x4C0E    LDR	R4, [PC, #56]
0x51C8	0x6824    LDR	R4, [R4, #0]
0x51CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x51CC	0xF8BD2004  LDRH	R2, [SP, #4]
0x51D0	0x0A14    LSRS	R4, R2, #8
0x51D2	0xB2E0    UXTB	R0, R4
0x51D4	0x4C0B    LDR	R4, [PC, #44]
0x51D6	0x6824    LDR	R4, [R4, #0]
0x51D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x51DA	0x2007    MOVS	R0, #7
0x51DC	0x4C08    LDR	R4, [PC, #32]
0x51DE	0x6824    LDR	R4, [R4, #0]
0x51E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x51E2	0xF8BD0004  LDRH	R0, [SP, #4]
0x51E6	0x4C07    LDR	R4, [PC, #28]
0x51E8	0x6824    LDR	R4, [R4, #0]
0x51EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x51EC	0x2022    MOVS	R0, #34
0x51EE	0x4C04    LDR	R4, [PC, #16]
0x51F0	0x6824    LDR	R4, [R4, #0]
0x51F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x51F4	0xF8DDE000  LDR	LR, [SP, #0]
0x51F8	0xB003    ADD	SP, SP, #12
0x51FA	0x4770    BX	LR
0x51FC	0x00D42000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x5200	0x08502000  	_TFT_Set_Index_Ptr+0
0x5204	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x50CC	0xB083    SUB	SP, SP, #12
0x50CE	0xF8CDE000  STR	LR, [SP, #0]
0x50D2	0xF8AD0004  STRH	R0, [SP, #4]
0x50D6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x50DA	0x202A    MOVS	R0, #42
0x50DC	0x4C13    LDR	R4, [PC, #76]
0x50DE	0x6824    LDR	R4, [R4, #0]
0x50E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x50E2	0xF8BD2004  LDRH	R2, [SP, #4]
0x50E6	0x0A14    LSRS	R4, R2, #8
0x50E8	0xB2E0    UXTB	R0, R4
0x50EA	0x4C11    LDR	R4, [PC, #68]
0x50EC	0x6824    LDR	R4, [R4, #0]
0x50EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x50F0	0xF8BD0004  LDRH	R0, [SP, #4]
0x50F4	0x4C0E    LDR	R4, [PC, #56]
0x50F6	0x6824    LDR	R4, [R4, #0]
0x50F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x50FA	0x202B    MOVS	R0, #43
0x50FC	0x4C0B    LDR	R4, [PC, #44]
0x50FE	0x6824    LDR	R4, [R4, #0]
0x5100	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x5102	0xF8BD2008  LDRH	R2, [SP, #8]
0x5106	0x0A14    LSRS	R4, R2, #8
0x5108	0xB2E0    UXTB	R0, R4
0x510A	0x4C09    LDR	R4, [PC, #36]
0x510C	0x6824    LDR	R4, [R4, #0]
0x510E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x5110	0xF8BD0008  LDRH	R0, [SP, #8]
0x5114	0x4C06    LDR	R4, [PC, #24]
0x5116	0x6824    LDR	R4, [R4, #0]
0x5118	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x511A	0x202C    MOVS	R0, #44
0x511C	0x4C03    LDR	R4, [PC, #12]
0x511E	0x6824    LDR	R4, [R4, #0]
0x5120	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x5122	0xF8DDE000  LDR	LR, [SP, #0]
0x5126	0xB003    ADD	SP, SP, #12
0x5128	0x4770    BX	LR
0x512A	0xBF00    NOP
0x512C	0x08502000  	_TFT_Set_Index_Ptr+0
0x5130	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x5270	0xB083    SUB	SP, SP, #12
0x5272	0xF8CDE000  STR	LR, [SP, #0]
0x5276	0xF8AD0004  STRH	R0, [SP, #4]
0x527A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x527E	0x202A    MOVS	R0, #42
0x5280	0x4C13    LDR	R4, [PC, #76]
0x5282	0x6824    LDR	R4, [R4, #0]
0x5284	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x5286	0xF8BD2004  LDRH	R2, [SP, #4]
0x528A	0x0A14    LSRS	R4, R2, #8
0x528C	0xB2E0    UXTB	R0, R4
0x528E	0x4C11    LDR	R4, [PC, #68]
0x5290	0x6824    LDR	R4, [R4, #0]
0x5292	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x5294	0xF8BD0004  LDRH	R0, [SP, #4]
0x5298	0x4C0E    LDR	R4, [PC, #56]
0x529A	0x6824    LDR	R4, [R4, #0]
0x529C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x529E	0x202B    MOVS	R0, #43
0x52A0	0x4C0B    LDR	R4, [PC, #44]
0x52A2	0x6824    LDR	R4, [R4, #0]
0x52A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x52A6	0xF8BD2008  LDRH	R2, [SP, #8]
0x52AA	0x0A14    LSRS	R4, R2, #8
0x52AC	0xB2E0    UXTB	R0, R4
0x52AE	0x4C09    LDR	R4, [PC, #36]
0x52B0	0x6824    LDR	R4, [R4, #0]
0x52B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x52B4	0xF8BD0008  LDRH	R0, [SP, #8]
0x52B8	0x4C06    LDR	R4, [PC, #24]
0x52BA	0x6824    LDR	R4, [R4, #0]
0x52BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x52BE	0x202C    MOVS	R0, #44
0x52C0	0x4C03    LDR	R4, [PC, #12]
0x52C2	0x6824    LDR	R4, [R4, #0]
0x52C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x52C6	0xF8DDE000  LDR	LR, [SP, #0]
0x52CA	0xB003    ADD	SP, SP, #12
0x52CC	0x4770    BX	LR
0x52CE	0xBF00    NOP
0x52D0	0x08502000  	_TFT_Set_Index_Ptr+0
0x52D4	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x5208	0xB083    SUB	SP, SP, #12
0x520A	0xF8CDE000  STR	LR, [SP, #0]
0x520E	0xF8AD0004  STRH	R0, [SP, #4]
0x5212	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x5216	0x202A    MOVS	R0, #42
0x5218	0x4C13    LDR	R4, [PC, #76]
0x521A	0x6824    LDR	R4, [R4, #0]
0x521C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x521E	0xF8BD2004  LDRH	R2, [SP, #4]
0x5222	0x0A14    LSRS	R4, R2, #8
0x5224	0xB2E0    UXTB	R0, R4
0x5226	0x4C11    LDR	R4, [PC, #68]
0x5228	0x6824    LDR	R4, [R4, #0]
0x522A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x522C	0xF8BD0004  LDRH	R0, [SP, #4]
0x5230	0x4C0E    LDR	R4, [PC, #56]
0x5232	0x6824    LDR	R4, [R4, #0]
0x5234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x5236	0x202B    MOVS	R0, #43
0x5238	0x4C0B    LDR	R4, [PC, #44]
0x523A	0x6824    LDR	R4, [R4, #0]
0x523C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x523E	0xF8BD2008  LDRH	R2, [SP, #8]
0x5242	0x0A14    LSRS	R4, R2, #8
0x5244	0xB2E0    UXTB	R0, R4
0x5246	0x4C09    LDR	R4, [PC, #36]
0x5248	0x6824    LDR	R4, [R4, #0]
0x524A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x524C	0xF8BD0008  LDRH	R0, [SP, #8]
0x5250	0x4C06    LDR	R4, [PC, #24]
0x5252	0x6824    LDR	R4, [R4, #0]
0x5254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x5256	0x202C    MOVS	R0, #44
0x5258	0x4C03    LDR	R4, [PC, #12]
0x525A	0x6824    LDR	R4, [R4, #0]
0x525C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x525E	0xF8DDE000  LDR	LR, [SP, #0]
0x5262	0xB003    ADD	SP, SP, #12
0x5264	0x4770    BX	LR
0x5266	0xBF00    NOP
0x5268	0x08502000  	_TFT_Set_Index_Ptr+0
0x526C	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x4FFC	0xB083    SUB	SP, SP, #12
0x4FFE	0xF8CDE000  STR	LR, [SP, #0]
0x5002	0xF8AD0004  STRH	R0, [SP, #4]
0x5006	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x500A	0x202A    MOVS	R0, #42
0x500C	0x4C13    LDR	R4, [PC, #76]
0x500E	0x6824    LDR	R4, [R4, #0]
0x5010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x5012	0xF8BD2004  LDRH	R2, [SP, #4]
0x5016	0x0A14    LSRS	R4, R2, #8
0x5018	0xB2E0    UXTB	R0, R4
0x501A	0x4C11    LDR	R4, [PC, #68]
0x501C	0x6824    LDR	R4, [R4, #0]
0x501E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x5020	0xF8BD0004  LDRH	R0, [SP, #4]
0x5024	0x4C0E    LDR	R4, [PC, #56]
0x5026	0x6824    LDR	R4, [R4, #0]
0x5028	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x502A	0x202B    MOVS	R0, #43
0x502C	0x4C0B    LDR	R4, [PC, #44]
0x502E	0x6824    LDR	R4, [R4, #0]
0x5030	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x5032	0xF8BD2008  LDRH	R2, [SP, #8]
0x5036	0x0A14    LSRS	R4, R2, #8
0x5038	0xB2E0    UXTB	R0, R4
0x503A	0x4C09    LDR	R4, [PC, #36]
0x503C	0x6824    LDR	R4, [R4, #0]
0x503E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x5040	0xF8BD0008  LDRH	R0, [SP, #8]
0x5044	0x4C06    LDR	R4, [PC, #24]
0x5046	0x6824    LDR	R4, [R4, #0]
0x5048	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x504A	0x202C    MOVS	R0, #44
0x504C	0x4C03    LDR	R4, [PC, #12]
0x504E	0x6824    LDR	R4, [R4, #0]
0x5050	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x5052	0xF8DDE000  LDR	LR, [SP, #0]
0x5056	0xB003    ADD	SP, SP, #12
0x5058	0x4770    BX	LR
0x505A	0xBF00    NOP
0x505C	0x08502000  	_TFT_Set_Index_Ptr+0
0x5060	0x08542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x4C88	0xB082    SUB	SP, SP, #8
0x4C8A	0xF8CDE000  STR	LR, [SP, #0]
0x4C8E	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x4C92	0x2201    MOVS	R2, #1
0x4C94	0xB252    SXTB	R2, R2
0x4C96	0x4911    LDR	R1, [PC, #68]
0x4C98	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x4C9A	0xA901    ADD	R1, SP, #4
0x4C9C	0x1C49    ADDS	R1, R1, #1
0x4C9E	0x7809    LDRB	R1, [R1, #0]
0x4CA0	0xB2C8    UXTB	R0, R1
0x4CA2	0xF7FBFAC1  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x4CA6	0x2200    MOVS	R2, #0
0x4CA8	0xB252    SXTB	R2, R2
0x4CAA	0x490D    LDR	R1, [PC, #52]
0x4CAC	0x600A    STR	R2, [R1, #0]
0x4CAE	0xBF00    NOP
0x4CB0	0x2201    MOVS	R2, #1
0x4CB2	0xB252    SXTB	R2, R2
0x4CB4	0x490A    LDR	R1, [PC, #40]
0x4CB6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x4CB8	0xA901    ADD	R1, SP, #4
0x4CBA	0x7809    LDRB	R1, [R1, #0]
0x4CBC	0xB2C8    UXTB	R0, R1
0x4CBE	0xF7FBFAB3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x4CC2	0x2200    MOVS	R2, #0
0x4CC4	0xB252    SXTB	R2, R2
0x4CC6	0x4906    LDR	R1, [PC, #24]
0x4CC8	0x600A    STR	R2, [R1, #0]
0x4CCA	0xBF00    NOP
0x4CCC	0x2201    MOVS	R2, #1
0x4CCE	0xB252    SXTB	R2, R2
0x4CD0	0x4903    LDR	R1, [PC, #12]
0x4CD2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x4CD4	0xF8DDE000  LDR	LR, [SP, #0]
0x4CD8	0xB002    ADD	SP, SP, #8
0x4CDA	0x4770    BX	LR
0x4CDC	0x01B04223  	TFT_RS+0
0x4CE0	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x4CE4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x4CE6	0x2201    MOVS	R2, #1
0x4CE8	0xB252    SXTB	R2, R2
0x4CEA	0x4907    LDR	R1, [PC, #28]
0x4CEC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x4CEE	0x4907    LDR	R1, [PC, #28]
0x4CF0	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x4CF2	0x2200    MOVS	R2, #0
0x4CF4	0xB252    SXTB	R2, R2
0x4CF6	0x4906    LDR	R1, [PC, #24]
0x4CF8	0x600A    STR	R2, [R1, #0]
0x4CFA	0xBF00    NOP
0x4CFC	0x2201    MOVS	R2, #1
0x4CFE	0xB252    SXTB	R2, R2
0x4D00	0x4903    LDR	R1, [PC, #12]
0x4D02	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x4D04	0xB001    ADD	SP, SP, #4
0x4D06	0x4770    BX	LR
0x4D08	0x01B04223  	TFT_RS+0
0x4D0C	0x180C4001  	TFT_DataPort+0
0x4D10	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x4C18	0xB081    SUB	SP, SP, #4
0x4C1A	0xF8CDE000  STR	LR, [SP, #0]
0x4C1E	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x4C20	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x4C22	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x4C24	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x4C26	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x4C28	0x09E1    LSRS	R1, R4, #7
0x4C2A	0xB2C9    UXTB	R1, R1
0x4C2C	0x2901    CMP	R1, #1
0x4C2E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x4C30	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x4C32	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x4C34	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x4C36	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x4C38	0xF7FDFB00  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x4C3C	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x4C3E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x4C40	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x4C42	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x4C44	0x09E1    LSRS	R1, R4, #7
0x4C46	0xB2C9    UXTB	R1, R1
0x4C48	0x2901    CMP	R1, #1
0x4C4A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x4C4C	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x4C4E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x4C50	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x4C52	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x4C54	0xF7FDFAF2  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x4C58	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x4C5A	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x4C5C	0x09D9    LSRS	R1, R3, #7
0x4C5E	0xB2C9    UXTB	R1, R1
0x4C60	0x2901    CMP	R1, #1
0x4C62	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x4C64	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x4C66	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x4C68	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x4C6A	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x4C6C	0xF7FDFAE6  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x4C70	0xF8DDE000  LDR	LR, [SP, #0]
0x4C74	0xB001    ADD	SP, SP, #4
0x4C76	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x4C78	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x4C7A	0x4802    LDR	R0, [PC, #8]
0x4C7C	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x4C7E	0xB001    ADD	SP, SP, #4
0x4C80	0x4770    BX	LR
0x4C82	0xBF00    NOP
0x4C84	0x00B62000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
P7_final_project_driver_InitializeObjects:
;P7_final_project_driver.c, 92 :: 		static void InitializeObjects() {
0x62CC	0xB081    SUB	SP, SP, #4
;P7_final_project_driver.c, 93 :: 		Screen1.Color                     = 0x5AEB;
0x62CE	0xF64521EB  MOVW	R1, #23275
0x62D2	0x4807    LDR	R0, [PC, #28]
0x62D4	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 94 :: 		Screen1.Width                     = 320;
0x62D6	0xF2401140  MOVW	R1, #320
0x62DA	0x4806    LDR	R0, [PC, #24]
0x62DC	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 95 :: 		Screen1.Height                    = 240;
0x62DE	0x21F0    MOVS	R1, #240
0x62E0	0x4805    LDR	R0, [PC, #20]
0x62E2	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 96 :: 		Screen1.ObjectsCount              = 0;
0x62E4	0x2100    MOVS	R1, #0
0x62E6	0x4805    LDR	R0, [PC, #20]
0x62E8	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 98 :: 		}
L_end_InitializeObjects:
0x62EA	0xB001    ADD	SP, SP, #4
0x62EC	0x4770    BX	LR
0x62EE	0xBF00    NOP
0x62F0	0x00EC2000  	_Screen1+0
0x62F4	0x00EE2000  	_Screen1+2
0x62F8	0x00F02000  	_Screen1+4
0x62FC	0x00F22000  	_Screen1+6
; end of P7_final_project_driver_InitializeObjects
_DrawScreen:
;P7_final_project_driver.c, 111 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x601C	0xB082    SUB	SP, SP, #8
0x601E	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;P7_final_project_driver.c, 115 :: 		object_pressed = 0;
0x6022	0x2200    MOVS	R2, #0
0x6024	0x4933    LDR	R1, [PC, #204]
0x6026	0x700A    STRB	R2, [R1, #0]
;P7_final_project_driver.c, 116 :: 		order = 0;
0x6028	0x2100    MOVS	R1, #0
0x602A	0xF8AD1004  STRH	R1, [SP, #4]
;P7_final_project_driver.c, 117 :: 		CurrentScreen = aScreen;
0x602E	0x4932    LDR	R1, [PC, #200]
0x6030	0x6008    STR	R0, [R1, #0]
;P7_final_project_driver.c, 119 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x6032	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x6034	0x880A    LDRH	R2, [R1, #0]
0x6036	0x4931    LDR	R1, [PC, #196]
0x6038	0x8809    LDRH	R1, [R1, #0]
0x603A	0x4291    CMP	R1, R2
0x603C	0xD108    BNE	L__DrawScreen33
0x603E	0x492E    LDR	R1, [PC, #184]
0x6040	0x6809    LDR	R1, [R1, #0]
0x6042	0x1D09    ADDS	R1, R1, #4
0x6044	0x880A    LDRH	R2, [R1, #0]
0x6046	0x492E    LDR	R1, [PC, #184]
0x6048	0x8809    LDRH	R1, [R1, #0]
0x604A	0x4291    CMP	R1, R2
0x604C	0xD100    BNE	L__DrawScreen32
0x604E	0xE03E    B	L_DrawScreen12
L__DrawScreen33:
L__DrawScreen32:
;P7_final_project_driver.c, 120 :: 		save_bled = TFT_BLED;
0x6050	0x4A2C    LDR	R2, [PC, #176]
0x6052	0x6811    LDR	R1, [R2, #0]
0x6054	0xF88D1006  STRB	R1, [SP, #6]
;P7_final_project_driver.c, 121 :: 		TFT_BLED           = 0;
0x6058	0x2100    MOVS	R1, #0
0x605A	0xB249    SXTB	R1, R1
0x605C	0x6011    STR	R1, [R2, #0]
;P7_final_project_driver.c, 122 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x605E	0x4B26    LDR	R3, [PC, #152]
0x6060	0x6819    LDR	R1, [R3, #0]
0x6062	0x1D09    ADDS	R1, R1, #4
0x6064	0x8809    LDRH	R1, [R1, #0]
0x6066	0xB28A    UXTH	R2, R1
0x6068	0x4619    MOV	R1, R3
0x606A	0x6809    LDR	R1, [R1, #0]
0x606C	0x1C89    ADDS	R1, R1, #2
0x606E	0x8809    LDRH	R1, [R1, #0]
0x6070	0xB288    UXTH	R0, R1
0x6072	0xB291    UXTH	R1, R2
0x6074	0xF7FEF9C6  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 123 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x6078	0x4B1F    LDR	R3, [PC, #124]
0x607A	0x6819    LDR	R1, [R3, #0]
0x607C	0x1D09    ADDS	R1, R1, #4
0x607E	0x8809    LDRH	R1, [R1, #0]
0x6080	0xB28A    UXTH	R2, R1
0x6082	0x4619    MOV	R1, R3
0x6084	0x6809    LDR	R1, [R1, #0]
0x6086	0x1C89    ADDS	R1, R1, #2
0x6088	0x8809    LDRH	R1, [R1, #0]
0x608A	0x2309    MOVS	R3, #9
0x608C	0xB288    UXTH	R0, R1
0x608E	0xB291    UXTH	R1, R2
0x6090	0x2208    MOVS	R2, #8
0x6092	0xF7FEFAB9  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 124 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x6096	0xF24050DC  MOVW	R0, #1500
0x609A	0xB200    SXTH	R0, R0
0x609C	0xF7FEFC82  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 125 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x60A0	0x4915    LDR	R1, [PC, #84]
0x60A2	0x6809    LDR	R1, [R1, #0]
0x60A4	0x8809    LDRH	R1, [R1, #0]
0x60A6	0xB288    UXTH	R0, R1
0x60A8	0xF000F92A  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 126 :: 		display_width = CurrentScreen->Width;
0x60AC	0x4B12    LDR	R3, [PC, #72]
0x60AE	0x6819    LDR	R1, [R3, #0]
0x60B0	0x1C89    ADDS	R1, R1, #2
0x60B2	0x880A    LDRH	R2, [R1, #0]
0x60B4	0x4911    LDR	R1, [PC, #68]
0x60B6	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 127 :: 		display_height = CurrentScreen->Height;
0x60B8	0x4619    MOV	R1, R3
0x60BA	0x6809    LDR	R1, [R1, #0]
0x60BC	0x1D09    ADDS	R1, R1, #4
0x60BE	0x880A    LDRH	R2, [R1, #0]
0x60C0	0x490F    LDR	R1, [PC, #60]
0x60C2	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 128 :: 		TFT_BLED           = save_bled;
0x60C4	0xF89D2006  LDRB	R2, [SP, #6]
0x60C8	0x490E    LDR	R1, [PC, #56]
0x60CA	0x600A    STR	R2, [R1, #0]
;P7_final_project_driver.c, 129 :: 		}
0x60CC	0xE005    B	L_DrawScreen13
L_DrawScreen12:
;P7_final_project_driver.c, 131 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x60CE	0x490A    LDR	R1, [PC, #40]
0x60D0	0x6809    LDR	R1, [R1, #0]
0x60D2	0x8809    LDRH	R1, [R1, #0]
0x60D4	0xB288    UXTH	R0, R1
0x60D6	0xF000F913  BL	_TFT_Fill_Screen+0
L_DrawScreen13:
;P7_final_project_driver.c, 134 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen14:
0x60DA	0x4907    LDR	R1, [PC, #28]
0x60DC	0x6809    LDR	R1, [R1, #0]
0x60DE	0x1D89    ADDS	R1, R1, #6
0x60E0	0x880A    LDRH	R2, [R1, #0]
0x60E2	0xF8BD1004  LDRH	R1, [SP, #4]
0x60E6	0x4291    CMP	R1, R2
0x60E8	0xD200    BCS	L_DrawScreen15
;P7_final_project_driver.c, 135 :: 		}
0x60EA	0xE7F6    B	L_DrawScreen14
L_DrawScreen15:
;P7_final_project_driver.c, 136 :: 		}
L_end_DrawScreen:
0x60EC	0xF8DDE000  LDR	LR, [SP, #0]
0x60F0	0xB002    ADD	SP, SP, #8
0x60F2	0x4770    BX	LR
0x60F4	0x00FA2000  	_object_pressed+0
0x60F8	0x00FC2000  	_CurrentScreen+0
0x60FC	0x01002000  	_display_width+0
0x6100	0x01022000  	_display_height+0
0x6104	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_load_duck_screen:
;cp_intro_screen_ctl.h, 245 :: 		void load_duck_screen() {
0x6E64	0xB082    SUB	SP, SP, #8
0x6E66	0xF8CDE000  STR	LR, [SP, #0]
;cp_intro_screen_ctl.h, 246 :: 		uint32_t x_axis = 0;
;cp_intro_screen_ctl.h, 247 :: 		uint32_t y_axis = 0;
;cp_intro_screen_ctl.h, 248 :: 		uint32_t PX_BLOCK = 16;
0x6E6A	0xF04F0010  MOV	R0, #16
0x6E6E	0x9001    STR	R0, [SP, #4]
;cp_intro_screen_ctl.h, 249 :: 		uint32_t i=0;
;cp_intro_screen_ctl.h, 251 :: 		uint32_t value = 0;
;cp_intro_screen_ctl.h, 253 :: 		intro_game_phase = PHASE_LOGO;
0x6E70	0x210F    MOVS	R1, #15
0x6E72	0x4821    LDR	R0, [PC, #132]
0x6E74	0x7001    STRB	R1, [R0, #0]
;cp_intro_screen_ctl.h, 255 :: 		init_arr(&g_DS_BUFFER, MAX_BLOCK_COUNT);
0x6E76	0xF44F7196  MOV	R1, #300
0x6E7A	0x4820    LDR	R0, [PC, #128]
0x6E7C	0xF7FFF836  BL	_init_arr+0
;cp_intro_screen_ctl.h, 259 :: 		set_cur_screen_run_flag(TRUE);
0x6E80	0x2001    MOVS	R0, #1
0x6E82	0xF7FFF82B  BL	_set_cur_screen_run_flag+0
;cp_intro_screen_ctl.h, 263 :: 		TFT_Fill_Screen(CL_NAVY);
0x6E86	0xF2400010  MOVW	R0, #16
0x6E8A	0xF7FFFA39  BL	_TFT_Fill_Screen+0
;cp_intro_screen_ctl.h, 265 :: 		TFT_SET_PEN(m_BLACK, 0);
0x6E8E	0x2100    MOVS	R1, #0
0x6E90	0x2000    MOVS	R0, #0
0x6E92	0xF7FAFF13  BL	_TFT_Set_Pen+0
;cp_intro_screen_ctl.h, 266 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x6E96	0x2100    MOVS	R1, #0
0x6E98	0x2000    MOVS	R0, #0
0x6E9A	0xB402    PUSH	(R1)
0x6E9C	0xB401    PUSH	(R0)
0x6E9E	0x2300    MOVS	R3, #0
0x6EA0	0x2200    MOVS	R2, #0
0x6EA2	0xF64071FF  MOVW	R1, #4095
0x6EA6	0x2001    MOVS	R0, #1
0x6EA8	0xF7FAFEE8  BL	_TFT_Set_Brush+0
0x6EAC	0xB002    ADD	SP, SP, #8
;cp_intro_screen_ctl.h, 271 :: 		duck_sprite();
0x6EAE	0xF7FEFDA1  BL	_duck_sprite+0
;cp_intro_screen_ctl.h, 272 :: 		set_sprite_offset(0, 6);
0x6EB2	0x2106    MOVS	R1, #6
0x6EB4	0x2000    MOVS	R0, #0
0x6EB6	0xF7FFF829  BL	_set_sprite_offset+0
;cp_intro_screen_ctl.h, 273 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x6EBA	0x2200    MOVS	R2, #0
0x6EBC	0xF64F71FF  MOVW	R1, #65535
0x6EC0	0x480F    LDR	R0, [PC, #60]
0x6EC2	0xF7FAFCD7  BL	_TFT_Set_Font+0
;cp_intro_screen_ctl.h, 274 :: 		TFT_Write_Text("A PUDDLE ProDUCKtions ", 6*PX_BLOCK, 13*PX_BLOCK);
0x6EC6	0x9901    LDR	R1, [SP, #4]
0x6EC8	0x200D    MOVS	R0, #13
0x6ECA	0xFB00F201  MUL	R2, R0, R1
0x6ECE	0x9901    LDR	R1, [SP, #4]
0x6ED0	0x2006    MOVS	R0, #6
0x6ED2	0x4341    MULS	R1, R0, R1
0x6ED4	0x480B    LDR	R0, [PC, #44]
0x6ED6	0xB292    UXTH	R2, R2
0x6ED8	0xB289    UXTH	R1, R1
0x6EDA	0xF7FFF85B  BL	_TFT_Write_Text+0
;cp_intro_screen_ctl.h, 294 :: 		while (cur_screen_run_flag == TRUE) {};
L_load_duck_screen90:
0x6EDE	0x480A    LDR	R0, [PC, #40]
0x6EE0	0x7800    LDRB	R0, [R0, #0]
0x6EE2	0x2801    CMP	R0, #1
0x6EE4	0xD100    BNE	L_load_duck_screen91
0x6EE6	0xE7FA    B	L_load_duck_screen90
L_load_duck_screen91:
;cp_intro_screen_ctl.h, 297 :: 		set_sprite_offset(0,0);
0x6EE8	0x2100    MOVS	R1, #0
0x6EEA	0x2000    MOVS	R0, #0
0x6EEC	0xF7FFF80E  BL	_set_sprite_offset+0
;cp_intro_screen_ctl.h, 299 :: 		}
L_end_load_duck_screen:
0x6EF0	0xF8DDE000  LDR	LR, [SP, #0]
0x6EF4	0xB002    ADD	SP, SP, #8
0x6EF6	0x4770    BX	LR
0x6EF8	0x00302000  	_intro_game_phase+0
0x6EFC	0x06BB2000  	_g_DS_BUFFER+0
0x6F00	0x7ECC0000  	_TFT_defaultFont+0
0x6F04	0x00312000  	?lstr1_P7_final_project_main+0
0x6F08	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_duck_screen
_init_arr:
;cp_pix_render.h, 58 :: 		void init_arr(uint8_t *in_arr, uint32_t a_size) {
; a_size start address is: 4 (R1)
; in_arr start address is: 0 (R0)
0x5EEC	0xB081    SUB	SP, SP, #4
0x5EEE	0x460A    MOV	R2, R1
0x5EF0	0x4601    MOV	R1, R0
; a_size end address is: 4 (R1)
; in_arr end address is: 0 (R0)
; in_arr start address is: 4 (R1)
; a_size start address is: 8 (R2)
;cp_pix_render.h, 59 :: 		uint32_t i=0;
;cp_pix_render.h, 61 :: 		for (i=0; i < a_size; i++) {
; i start address is: 0 (R0)
0x5EF2	0x2000    MOVS	R0, #0
; a_size end address is: 8 (R2)
; i end address is: 0 (R0)
0x5EF4	0x4604    MOV	R4, R0
0x5EF6	0x4610    MOV	R0, R2
L_init_arr6:
; i start address is: 16 (R4)
; a_size start address is: 0 (R0)
; in_arr start address is: 4 (R1)
; in_arr end address is: 4 (R1)
0x5EF8	0x4284    CMP	R4, R0
0x5EFA	0xD204    BCS	L_init_arr7
; in_arr end address is: 4 (R1)
;cp_pix_render.h, 62 :: 		in_arr[i]=0xFF;
; in_arr start address is: 4 (R1)
0x5EFC	0x190B    ADDS	R3, R1, R4
0x5EFE	0x22FF    MOVS	R2, #255
0x5F00	0x701A    STRB	R2, [R3, #0]
;cp_pix_render.h, 61 :: 		for (i=0; i < a_size; i++) {
0x5F02	0x1C64    ADDS	R4, R4, #1
;cp_pix_render.h, 63 :: 		}
; a_size end address is: 0 (R0)
; in_arr end address is: 4 (R1)
; i end address is: 16 (R4)
0x5F04	0xE7F8    B	L_init_arr6
L_init_arr7:
;cp_pix_render.h, 64 :: 		}
L_end_init_arr:
0x5F06	0xB001    ADD	SP, SP, #4
0x5F08	0x4770    BX	LR
; end of _init_arr
_set_cur_screen_run_flag:
;cp_const_def.h, 84 :: 		void set_cur_screen_run_flag(uint8_t run_flag) {
; run_flag start address is: 0 (R0)
0x5EDC	0xB081    SUB	SP, SP, #4
; run_flag end address is: 0 (R0)
; run_flag start address is: 0 (R0)
;cp_const_def.h, 85 :: 		cur_screen_run_flag = run_flag;
0x5EDE	0x4902    LDR	R1, [PC, #8]
0x5EE0	0x7008    STRB	R0, [R1, #0]
; run_flag end address is: 0 (R0)
;cp_const_def.h, 86 :: 		}
L_end_set_cur_screen_run_flag:
0x5EE2	0xB001    ADD	SP, SP, #4
0x5EE4	0x4770    BX	LR
0x5EE6	0xBF00    NOP
0x5EE8	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _set_cur_screen_run_flag
_duck_sprite:
;cp_intro_screen_ctl.h, 305 :: 		void duck_sprite() {
0x59F4	0xB083    SUB	SP, SP, #12
0x59F6	0xF8CDE000  STR	LR, [SP, #0]
;cp_intro_screen_ctl.h, 313 :: 		int32_t xfs = 3;
0x59FA	0xF10D0B04  ADD	R11, SP, #4
0x59FE	0xF10B0A08  ADD	R10, R11, #8
0x5A02	0xF8DFC3FC  LDR	R12, [PC, #1020]
0x5A06	0xF001F917  BL	___CC2DW+0
;cp_intro_screen_ctl.h, 314 :: 		int32_t yfs = 2;
;cp_intro_screen_ctl.h, 317 :: 		draw_cell_xy(8 + xfs,0 + yfs, m_YELLOW);
0x5A0A	0x9801    LDR	R0, [SP, #4]
0x5A0C	0x3008    ADDS	R0, #8
0x5A0E	0x2201    MOVS	R2, #1
0x5A10	0x9902    LDR	R1, [SP, #8]
0x5A12	0xB200    SXTH	R0, R0
0x5A14	0xF7FCFD60  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 318 :: 		draw_cell_xy(9 + xfs,0 + yfs, m_YELLOW);
0x5A18	0x9801    LDR	R0, [SP, #4]
0x5A1A	0x3009    ADDS	R0, #9
0x5A1C	0x2201    MOVS	R2, #1
0x5A1E	0x9902    LDR	R1, [SP, #8]
0x5A20	0xB200    SXTH	R0, R0
0x5A22	0xF7FCFD59  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 319 :: 		draw_cell_xy(10 + xfs,0 + yfs, m_YELLOW);
0x5A26	0x9801    LDR	R0, [SP, #4]
0x5A28	0x300A    ADDS	R0, #10
0x5A2A	0x2201    MOVS	R2, #1
0x5A2C	0x9902    LDR	R1, [SP, #8]
0x5A2E	0xB200    SXTH	R0, R0
0x5A30	0xF7FCFD52  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 322 :: 		draw_cell_xy(2 + xfs, 2+yfs, m_YELLOW); //face
0x5A34	0x9802    LDR	R0, [SP, #8]
0x5A36	0x1C81    ADDS	R1, R0, #2
0x5A38	0x9801    LDR	R0, [SP, #4]
0x5A3A	0x1C80    ADDS	R0, R0, #2
0x5A3C	0x2201    MOVS	R2, #1
0x5A3E	0xB209    SXTH	R1, R1
0x5A40	0xB200    SXTH	R0, R0
0x5A42	0xF7FCFD49  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 323 :: 		draw_cell_xy(3 + xfs, 2+yfs, m_YELLOW);
0x5A46	0x9802    LDR	R0, [SP, #8]
0x5A48	0x1C81    ADDS	R1, R0, #2
0x5A4A	0x9801    LDR	R0, [SP, #4]
0x5A4C	0x1CC0    ADDS	R0, R0, #3
0x5A4E	0x2201    MOVS	R2, #1
0x5A50	0xB209    SXTH	R1, R1
0x5A52	0xB200    SXTH	R0, R0
0x5A54	0xF7FCFD40  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 324 :: 		draw_cell_xy(7 + xfs, 2+yfs, m_YELLOW);
0x5A58	0x9802    LDR	R0, [SP, #8]
0x5A5A	0x1C81    ADDS	R1, R0, #2
0x5A5C	0x9801    LDR	R0, [SP, #4]
0x5A5E	0x1DC0    ADDS	R0, R0, #7
0x5A60	0x2201    MOVS	R2, #1
0x5A62	0xB209    SXTH	R1, R1
0x5A64	0xB200    SXTH	R0, R0
0x5A66	0xF7FCFD37  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 325 :: 		draw_cell_xy(8 + xfs, 2+yfs, m_YELLOW);
0x5A6A	0x9802    LDR	R0, [SP, #8]
0x5A6C	0x1C81    ADDS	R1, R0, #2
0x5A6E	0x9801    LDR	R0, [SP, #4]
0x5A70	0x3008    ADDS	R0, #8
0x5A72	0x2201    MOVS	R2, #1
0x5A74	0xB209    SXTH	R1, R1
0x5A76	0xB200    SXTH	R0, R0
0x5A78	0xF7FCFD2E  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 330 :: 		draw_cell_xy(7 + xfs,1+yfs, m_BLACK); // Sunglasses
0x5A7C	0x9802    LDR	R0, [SP, #8]
0x5A7E	0x1C41    ADDS	R1, R0, #1
0x5A80	0x9801    LDR	R0, [SP, #4]
0x5A82	0x1DC0    ADDS	R0, R0, #7
0x5A84	0x2200    MOVS	R2, #0
0x5A86	0xB209    SXTH	R1, R1
0x5A88	0xB200    SXTH	R0, R0
0x5A8A	0xF7FCFD25  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 331 :: 		draw_cell_xy(8 + xfs,1+yfs, m_BLACK);
0x5A8E	0x9802    LDR	R0, [SP, #8]
0x5A90	0x1C41    ADDS	R1, R0, #1
0x5A92	0x9801    LDR	R0, [SP, #4]
0x5A94	0x3008    ADDS	R0, #8
0x5A96	0x2200    MOVS	R2, #0
0x5A98	0xB209    SXTH	R1, R1
0x5A9A	0xB200    SXTH	R0, R0
0x5A9C	0xF7FCFD1C  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 332 :: 		draw_cell_xy(9 + xfs,1+yfs, m_BLACK);
0x5AA0	0x9802    LDR	R0, [SP, #8]
0x5AA2	0x1C41    ADDS	R1, R0, #1
0x5AA4	0x9801    LDR	R0, [SP, #4]
0x5AA6	0x3009    ADDS	R0, #9
0x5AA8	0x2200    MOVS	R2, #0
0x5AAA	0xB209    SXTH	R1, R1
0x5AAC	0xB200    SXTH	R0, R0
0x5AAE	0xF7FCFD13  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 333 :: 		draw_cell_xy(10 + xfs, 1+yfs, m_BLACK);
0x5AB2	0x9802    LDR	R0, [SP, #8]
0x5AB4	0x1C41    ADDS	R1, R0, #1
0x5AB6	0x9801    LDR	R0, [SP, #4]
0x5AB8	0x300A    ADDS	R0, #10
0x5ABA	0x2200    MOVS	R2, #0
0x5ABC	0xB209    SXTH	R1, R1
0x5ABE	0xB200    SXTH	R0, R0
0x5AC0	0xF7FCFD0A  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 334 :: 		draw_cell_xy(11 + xfs, 1+yfs, m_BLACK);
0x5AC4	0x9802    LDR	R0, [SP, #8]
0x5AC6	0x1C41    ADDS	R1, R0, #1
0x5AC8	0x9801    LDR	R0, [SP, #4]
0x5ACA	0x300B    ADDS	R0, #11
0x5ACC	0x2200    MOVS	R2, #0
0x5ACE	0xB209    SXTH	R1, R1
0x5AD0	0xB200    SXTH	R0, R0
0x5AD2	0xF7FCFD01  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 335 :: 		draw_cell_xy(9 + xfs,2+yfs, m_BLACK);
0x5AD6	0x9802    LDR	R0, [SP, #8]
0x5AD8	0x1C81    ADDS	R1, R0, #2
0x5ADA	0x9801    LDR	R0, [SP, #4]
0x5ADC	0x3009    ADDS	R0, #9
0x5ADE	0x2200    MOVS	R2, #0
0x5AE0	0xB209    SXTH	R1, R1
0x5AE2	0xB200    SXTH	R0, R0
0x5AE4	0xF7FCFCF8  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 336 :: 		draw_cell_xy(10+xfs,2+yfs, m_BLACK);
0x5AE8	0x9802    LDR	R0, [SP, #8]
0x5AEA	0x1C81    ADDS	R1, R0, #2
0x5AEC	0x9801    LDR	R0, [SP, #4]
0x5AEE	0x300A    ADDS	R0, #10
0x5AF0	0x2200    MOVS	R2, #0
0x5AF2	0xB209    SXTH	R1, R1
0x5AF4	0xB200    SXTH	R0, R0
0x5AF6	0xF7FCFCEF  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 341 :: 		draw_cell_xy(11+xfs,2+yfs, m_RED);
0x5AFA	0x9802    LDR	R0, [SP, #8]
0x5AFC	0x1C81    ADDS	R1, R0, #2
0x5AFE	0x9801    LDR	R0, [SP, #4]
0x5B00	0x300B    ADDS	R0, #11
0x5B02	0x2202    MOVS	R2, #2
0x5B04	0xB209    SXTH	R1, R1
0x5B06	0xB200    SXTH	R0, R0
0x5B08	0xF7FCFCE6  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 342 :: 		draw_cell_xy(12+xfs,2+yfs, m_RED);
0x5B0C	0x9802    LDR	R0, [SP, #8]
0x5B0E	0x1C81    ADDS	R1, R0, #2
0x5B10	0x9801    LDR	R0, [SP, #4]
0x5B12	0x300C    ADDS	R0, #12
0x5B14	0x2202    MOVS	R2, #2
0x5B16	0xB209    SXTH	R1, R1
0x5B18	0xB200    SXTH	R0, R0
0x5B1A	0xF7FCFCDD  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 343 :: 		draw_cell_xy(13+xfs,2+yfs, m_RED);
0x5B1E	0x9802    LDR	R0, [SP, #8]
0x5B20	0x1C81    ADDS	R1, R0, #2
0x5B22	0x9801    LDR	R0, [SP, #4]
0x5B24	0x300D    ADDS	R0, #13
0x5B26	0x2202    MOVS	R2, #2
0x5B28	0xB209    SXTH	R1, R1
0x5B2A	0xB200    SXTH	R0, R0
0x5B2C	0xF7FCFCD4  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 344 :: 		draw_cell_xy(11+xfs,3+yfs, m_RED);
0x5B30	0x9802    LDR	R0, [SP, #8]
0x5B32	0x1CC1    ADDS	R1, R0, #3
0x5B34	0x9801    LDR	R0, [SP, #4]
0x5B36	0x300B    ADDS	R0, #11
0x5B38	0x2202    MOVS	R2, #2
0x5B3A	0xB209    SXTH	R1, R1
0x5B3C	0xB200    SXTH	R0, R0
0x5B3E	0xF7FCFCCB  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 345 :: 		draw_cell_xy(12+xfs,3+yfs, m_RED);
0x5B42	0x9802    LDR	R0, [SP, #8]
0x5B44	0x1CC1    ADDS	R1, R0, #3
0x5B46	0x9801    LDR	R0, [SP, #4]
0x5B48	0x300C    ADDS	R0, #12
0x5B4A	0x2202    MOVS	R2, #2
0x5B4C	0xB209    SXTH	R1, R1
0x5B4E	0xB200    SXTH	R0, R0
0x5B50	0xF7FCFCC2  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 348 :: 		draw_cell_xy(1+xfs,3+yfs, m_YELLOW);
0x5B54	0x9802    LDR	R0, [SP, #8]
0x5B56	0x1CC1    ADDS	R1, R0, #3
0x5B58	0x9801    LDR	R0, [SP, #4]
0x5B5A	0x1C40    ADDS	R0, R0, #1
0x5B5C	0x2201    MOVS	R2, #1
0x5B5E	0xB209    SXTH	R1, R1
0x5B60	0xB200    SXTH	R0, R0
0x5B62	0xF7FCFCB9  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 349 :: 		draw_cell_xy(2+xfs,3+yfs, m_YELLOW);
0x5B66	0x9802    LDR	R0, [SP, #8]
0x5B68	0x1CC1    ADDS	R1, R0, #3
0x5B6A	0x9801    LDR	R0, [SP, #4]
0x5B6C	0x1C80    ADDS	R0, R0, #2
0x5B6E	0x2201    MOVS	R2, #1
0x5B70	0xB209    SXTH	R1, R1
0x5B72	0xB200    SXTH	R0, R0
0x5B74	0xF7FCFCB0  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 350 :: 		draw_cell_xy(3+xfs,3+yfs, m_YELLOW);
0x5B78	0x9802    LDR	R0, [SP, #8]
0x5B7A	0x1CC1    ADDS	R1, R0, #3
0x5B7C	0x9801    LDR	R0, [SP, #4]
0x5B7E	0x1CC0    ADDS	R0, R0, #3
0x5B80	0x2201    MOVS	R2, #1
0x5B82	0xB209    SXTH	R1, R1
0x5B84	0xB200    SXTH	R0, R0
0x5B86	0xF7FCFCA7  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 351 :: 		draw_cell_xy(4+xfs,3+yfs, m_YELLOW);
0x5B8A	0x9802    LDR	R0, [SP, #8]
0x5B8C	0x1CC1    ADDS	R1, R0, #3
0x5B8E	0x9801    LDR	R0, [SP, #4]
0x5B90	0x1D00    ADDS	R0, R0, #4
0x5B92	0x2201    MOVS	R2, #1
0x5B94	0xB209    SXTH	R1, R1
0x5B96	0xB200    SXTH	R0, R0
0x5B98	0xF7FCFC9E  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 352 :: 		draw_cell_xy(8+xfs,3+yfs, m_YELLOW);
0x5B9C	0x9802    LDR	R0, [SP, #8]
0x5B9E	0x1CC1    ADDS	R1, R0, #3
0x5BA0	0x9801    LDR	R0, [SP, #4]
0x5BA2	0x3008    ADDS	R0, #8
0x5BA4	0x2201    MOVS	R2, #1
0x5BA6	0xB209    SXTH	R1, R1
0x5BA8	0xB200    SXTH	R0, R0
0x5BAA	0xF7FCFC95  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 353 :: 		draw_cell_xy(9+xfs,3+yfs, m_YELLOW);
0x5BAE	0x9802    LDR	R0, [SP, #8]
0x5BB0	0x1CC1    ADDS	R1, R0, #3
0x5BB2	0x9801    LDR	R0, [SP, #4]
0x5BB4	0x3009    ADDS	R0, #9
0x5BB6	0x2201    MOVS	R2, #1
0x5BB8	0xB209    SXTH	R1, R1
0x5BBA	0xB200    SXTH	R0, R0
0x5BBC	0xF7FCFC8C  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 354 :: 		draw_cell_xy(10+xfs,3+yfs, m_YELLOW);
0x5BC0	0x9802    LDR	R0, [SP, #8]
0x5BC2	0x1CC1    ADDS	R1, R0, #3
0x5BC4	0x9801    LDR	R0, [SP, #4]
0x5BC6	0x300A    ADDS	R0, #10
0x5BC8	0x2201    MOVS	R2, #1
0x5BCA	0xB209    SXTH	R1, R1
0x5BCC	0xB200    SXTH	R0, R0
0x5BCE	0xF7FCFC83  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 355 :: 		draw_cell_xy(0+xfs,4+yfs, m_YELLOW);
0x5BD2	0x9802    LDR	R0, [SP, #8]
0x5BD4	0x1D00    ADDS	R0, R0, #4
0x5BD6	0x2201    MOVS	R2, #1
0x5BD8	0xB201    SXTH	R1, R0
0x5BDA	0x9801    LDR	R0, [SP, #4]
0x5BDC	0xF7FCFC7C  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 356 :: 		draw_cell_xy(1+xfs,4+yfs, m_YELLOW);
0x5BE0	0x9802    LDR	R0, [SP, #8]
0x5BE2	0x1D01    ADDS	R1, R0, #4
0x5BE4	0x9801    LDR	R0, [SP, #4]
0x5BE6	0x1C40    ADDS	R0, R0, #1
0x5BE8	0x2201    MOVS	R2, #1
0x5BEA	0xB209    SXTH	R1, R1
0x5BEC	0xB200    SXTH	R0, R0
0x5BEE	0xF7FCFC73  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 357 :: 		draw_cell_xy(2+xfs,4+yfs, m_YELLOW);
0x5BF2	0x9802    LDR	R0, [SP, #8]
0x5BF4	0x1D01    ADDS	R1, R0, #4
0x5BF6	0x9801    LDR	R0, [SP, #4]
0x5BF8	0x1C80    ADDS	R0, R0, #2
0x5BFA	0x2201    MOVS	R2, #1
0x5BFC	0xB209    SXTH	R1, R1
0x5BFE	0xB200    SXTH	R0, R0
0x5C00	0xF7FCFC6A  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 358 :: 		draw_cell_xy(3+xfs,4+yfs, m_YELLOW);
0x5C04	0x9802    LDR	R0, [SP, #8]
0x5C06	0x1D01    ADDS	R1, R0, #4
0x5C08	0x9801    LDR	R0, [SP, #4]
0x5C0A	0x1CC0    ADDS	R0, R0, #3
0x5C0C	0x2201    MOVS	R2, #1
0x5C0E	0xB209    SXTH	R1, R1
0x5C10	0xB200    SXTH	R0, R0
0x5C12	0xF7FCFC61  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 359 :: 		draw_cell_xy(4+xfs,4+yfs, m_YELLOW);
0x5C16	0x9802    LDR	R0, [SP, #8]
0x5C18	0x1D01    ADDS	R1, R0, #4
0x5C1A	0x9801    LDR	R0, [SP, #4]
0x5C1C	0x1D00    ADDS	R0, R0, #4
0x5C1E	0x2201    MOVS	R2, #1
0x5C20	0xB209    SXTH	R1, R1
0x5C22	0xB200    SXTH	R0, R0
0x5C24	0xF7FCFC58  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 360 :: 		draw_cell_xy(5+xfs,4+yfs, m_YELLOW);
0x5C28	0x9802    LDR	R0, [SP, #8]
0x5C2A	0x1D01    ADDS	R1, R0, #4
0x5C2C	0x9801    LDR	R0, [SP, #4]
0x5C2E	0x1D40    ADDS	R0, R0, #5
0x5C30	0x2201    MOVS	R2, #1
0x5C32	0xB209    SXTH	R1, R1
0x5C34	0xB200    SXTH	R0, R0
0x5C36	0xF7FCFC4F  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 361 :: 		draw_cell_xy(6+xfs,4+yfs, m_YELLOW);
0x5C3A	0x9802    LDR	R0, [SP, #8]
0x5C3C	0x1D01    ADDS	R1, R0, #4
0x5C3E	0x9801    LDR	R0, [SP, #4]
0x5C40	0x1D80    ADDS	R0, R0, #6
0x5C42	0x2201    MOVS	R2, #1
0x5C44	0xB209    SXTH	R1, R1
0x5C46	0xB200    SXTH	R0, R0
0x5C48	0xF7FCFC46  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 362 :: 		draw_cell_xy(7+xfs,4+yfs, m_YELLOW);
0x5C4C	0x9802    LDR	R0, [SP, #8]
0x5C4E	0x1D01    ADDS	R1, R0, #4
0x5C50	0x9801    LDR	R0, [SP, #4]
0x5C52	0x1DC0    ADDS	R0, R0, #7
0x5C54	0x2201    MOVS	R2, #1
0x5C56	0xB209    SXTH	R1, R1
0x5C58	0xB200    SXTH	R0, R0
0x5C5A	0xF7FCFC3D  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 363 :: 		draw_cell_xy(8+xfs,4+yfs, m_YELLOW);
0x5C5E	0x9802    LDR	R0, [SP, #8]
0x5C60	0x1D01    ADDS	R1, R0, #4
0x5C62	0x9801    LDR	R0, [SP, #4]
0x5C64	0x3008    ADDS	R0, #8
0x5C66	0x2201    MOVS	R2, #1
0x5C68	0xB209    SXTH	R1, R1
0x5C6A	0xB200    SXTH	R0, R0
0x5C6C	0xF7FCFC34  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 364 :: 		draw_cell_xy(9+xfs,4+yfs, m_YELLOW);
0x5C70	0x9802    LDR	R0, [SP, #8]
0x5C72	0x1D01    ADDS	R1, R0, #4
0x5C74	0x9801    LDR	R0, [SP, #4]
0x5C76	0x3009    ADDS	R0, #9
0x5C78	0x2201    MOVS	R2, #1
0x5C7A	0xB209    SXTH	R1, R1
0x5C7C	0xB200    SXTH	R0, R0
0x5C7E	0xF7FCFC2B  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 365 :: 		draw_cell_xy(10+xfs,4+yfs, m_YELLOW);
0x5C82	0x9802    LDR	R0, [SP, #8]
0x5C84	0x1D01    ADDS	R1, R0, #4
0x5C86	0x9801    LDR	R0, [SP, #4]
0x5C88	0x300A    ADDS	R0, #10
0x5C8A	0x2201    MOVS	R2, #1
0x5C8C	0xB209    SXTH	R1, R1
0x5C8E	0xB200    SXTH	R0, R0
0x5C90	0xF7FCFC22  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 366 :: 		draw_cell_xy(1+xfs,5+yfs, m_YELLOW);
0x5C94	0x9802    LDR	R0, [SP, #8]
0x5C96	0x1D41    ADDS	R1, R0, #5
0x5C98	0x9801    LDR	R0, [SP, #4]
0x5C9A	0x1C40    ADDS	R0, R0, #1
0x5C9C	0x2201    MOVS	R2, #1
0x5C9E	0xB209    SXTH	R1, R1
0x5CA0	0xB200    SXTH	R0, R0
0x5CA2	0xF7FCFC19  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 367 :: 		draw_cell_xy(2+xfs,5+yfs, m_YELLOW);
0x5CA6	0x9802    LDR	R0, [SP, #8]
0x5CA8	0x1D41    ADDS	R1, R0, #5
0x5CAA	0x9801    LDR	R0, [SP, #4]
0x5CAC	0x1C80    ADDS	R0, R0, #2
0x5CAE	0x2201    MOVS	R2, #1
0x5CB0	0xB209    SXTH	R1, R1
0x5CB2	0xB200    SXTH	R0, R0
0x5CB4	0xF7FCFC10  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 368 :: 		draw_cell_xy(3+xfs,5+yfs, m_YELLOW);
0x5CB8	0x9802    LDR	R0, [SP, #8]
0x5CBA	0x1D41    ADDS	R1, R0, #5
0x5CBC	0x9801    LDR	R0, [SP, #4]
0x5CBE	0x1CC0    ADDS	R0, R0, #3
0x5CC0	0x2201    MOVS	R2, #1
0x5CC2	0xB209    SXTH	R1, R1
0x5CC4	0xB200    SXTH	R0, R0
0x5CC6	0xF7FCFC07  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 369 :: 		draw_cell_xy(4+xfs,5+yfs, m_YELLOW);
0x5CCA	0x9802    LDR	R0, [SP, #8]
0x5CCC	0x1D41    ADDS	R1, R0, #5
0x5CCE	0x9801    LDR	R0, [SP, #4]
0x5CD0	0x1D00    ADDS	R0, R0, #4
0x5CD2	0x2201    MOVS	R2, #1
0x5CD4	0xB209    SXTH	R1, R1
0x5CD6	0xB200    SXTH	R0, R0
0x5CD8	0xF7FCFBFE  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 370 :: 		draw_cell_xy(5+xfs,5+yfs, m_YELLOW);
0x5CDC	0x9802    LDR	R0, [SP, #8]
0x5CDE	0x1D41    ADDS	R1, R0, #5
0x5CE0	0x9801    LDR	R0, [SP, #4]
0x5CE2	0x1D40    ADDS	R0, R0, #5
0x5CE4	0x2201    MOVS	R2, #1
0x5CE6	0xB209    SXTH	R1, R1
0x5CE8	0xB200    SXTH	R0, R0
0x5CEA	0xF7FCFBF5  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 371 :: 		draw_cell_xy(6+xfs,5+yfs, m_YELLOW);
0x5CEE	0x9802    LDR	R0, [SP, #8]
0x5CF0	0x1D41    ADDS	R1, R0, #5
0x5CF2	0x9801    LDR	R0, [SP, #4]
0x5CF4	0x1D80    ADDS	R0, R0, #6
0x5CF6	0x2201    MOVS	R2, #1
0x5CF8	0xB209    SXTH	R1, R1
0x5CFA	0xB200    SXTH	R0, R0
0x5CFC	0xF7FCFBEC  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 372 :: 		draw_cell_xy(7+xfs,5+yfs, m_YELLOW);
0x5D00	0x9802    LDR	R0, [SP, #8]
0x5D02	0x1D41    ADDS	R1, R0, #5
0x5D04	0x9801    LDR	R0, [SP, #4]
0x5D06	0x1DC0    ADDS	R0, R0, #7
0x5D08	0x2201    MOVS	R2, #1
0x5D0A	0xB209    SXTH	R1, R1
0x5D0C	0xB200    SXTH	R0, R0
0x5D0E	0xF7FCFBE3  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 373 :: 		draw_cell_xy(8+xfs,5+yfs, m_YELLOW);
0x5D12	0x9802    LDR	R0, [SP, #8]
0x5D14	0x1D41    ADDS	R1, R0, #5
0x5D16	0x9801    LDR	R0, [SP, #4]
0x5D18	0x3008    ADDS	R0, #8
0x5D1A	0x2201    MOVS	R2, #1
0x5D1C	0xB209    SXTH	R1, R1
0x5D1E	0xB200    SXTH	R0, R0
0x5D20	0xF7FCFBDA  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 374 :: 		draw_cell_xy(9+xfs,5+yfs, m_YELLOW);
0x5D24	0x9802    LDR	R0, [SP, #8]
0x5D26	0x1D41    ADDS	R1, R0, #5
0x5D28	0x9801    LDR	R0, [SP, #4]
0x5D2A	0x3009    ADDS	R0, #9
0x5D2C	0x2201    MOVS	R2, #1
0x5D2E	0xB209    SXTH	R1, R1
0x5D30	0xB200    SXTH	R0, R0
0x5D32	0xF7FCFBD1  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 375 :: 		draw_cell_xy(10+xfs,5+yfs, m_YELLOW);
0x5D36	0x9802    LDR	R0, [SP, #8]
0x5D38	0x1D41    ADDS	R1, R0, #5
0x5D3A	0x9801    LDR	R0, [SP, #4]
0x5D3C	0x300A    ADDS	R0, #10
0x5D3E	0x2201    MOVS	R2, #1
0x5D40	0xB209    SXTH	R1, R1
0x5D42	0xB200    SXTH	R0, R0
0x5D44	0xF7FCFBC8  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 376 :: 		draw_cell_xy(2+xfs,6+yfs, m_YELLOW);
0x5D48	0x9802    LDR	R0, [SP, #8]
0x5D4A	0x1D81    ADDS	R1, R0, #6
0x5D4C	0x9801    LDR	R0, [SP, #4]
0x5D4E	0x1C80    ADDS	R0, R0, #2
0x5D50	0x2201    MOVS	R2, #1
0x5D52	0xB209    SXTH	R1, R1
0x5D54	0xB200    SXTH	R0, R0
0x5D56	0xF7FCFBBF  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 377 :: 		draw_cell_xy(3+xfs,6+yfs, m_YELLOW);
0x5D5A	0x9802    LDR	R0, [SP, #8]
0x5D5C	0x1D81    ADDS	R1, R0, #6
0x5D5E	0x9801    LDR	R0, [SP, #4]
0x5D60	0x1CC0    ADDS	R0, R0, #3
0x5D62	0x2201    MOVS	R2, #1
0x5D64	0xB209    SXTH	R1, R1
0x5D66	0xB200    SXTH	R0, R0
0x5D68	0xF7FCFBB6  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 378 :: 		draw_cell_xy(4+xfs,6+yfs, m_YELLOW);
0x5D6C	0x9802    LDR	R0, [SP, #8]
0x5D6E	0x1D81    ADDS	R1, R0, #6
0x5D70	0x9801    LDR	R0, [SP, #4]
0x5D72	0x1D00    ADDS	R0, R0, #4
0x5D74	0x2201    MOVS	R2, #1
0x5D76	0xB209    SXTH	R1, R1
0x5D78	0xB200    SXTH	R0, R0
0x5D7A	0xF7FCFBAD  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 379 :: 		draw_cell_xy(5+xfs,6+yfs, m_YELLOW);
0x5D7E	0x9802    LDR	R0, [SP, #8]
0x5D80	0x1D81    ADDS	R1, R0, #6
0x5D82	0x9801    LDR	R0, [SP, #4]
0x5D84	0x1D40    ADDS	R0, R0, #5
0x5D86	0x2201    MOVS	R2, #1
0x5D88	0xB209    SXTH	R1, R1
0x5D8A	0xB200    SXTH	R0, R0
0x5D8C	0xF7FCFBA4  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 380 :: 		draw_cell_xy(6+xfs,6+yfs, m_YELLOW);
0x5D90	0x9802    LDR	R0, [SP, #8]
0x5D92	0x1D81    ADDS	R1, R0, #6
0x5D94	0x9801    LDR	R0, [SP, #4]
0x5D96	0x1D80    ADDS	R0, R0, #6
0x5D98	0x2201    MOVS	R2, #1
0x5D9A	0xB209    SXTH	R1, R1
0x5D9C	0xB200    SXTH	R0, R0
0x5D9E	0xF7FCFB9B  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 381 :: 		draw_cell_xy(7+xfs,6+yfs, m_YELLOW);
0x5DA2	0x9802    LDR	R0, [SP, #8]
0x5DA4	0x1D81    ADDS	R1, R0, #6
0x5DA6	0x9801    LDR	R0, [SP, #4]
0x5DA8	0x1DC0    ADDS	R0, R0, #7
0x5DAA	0x2201    MOVS	R2, #1
0x5DAC	0xB209    SXTH	R1, R1
0x5DAE	0xB200    SXTH	R0, R0
0x5DB0	0xF7FCFB92  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 382 :: 		draw_cell_xy(8+xfs,6+yfs, m_YELLOW);
0x5DB4	0x9802    LDR	R0, [SP, #8]
0x5DB6	0x1D81    ADDS	R1, R0, #6
0x5DB8	0x9801    LDR	R0, [SP, #4]
0x5DBA	0x3008    ADDS	R0, #8
0x5DBC	0x2201    MOVS	R2, #1
0x5DBE	0xB209    SXTH	R1, R1
0x5DC0	0xB200    SXTH	R0, R0
0x5DC2	0xF7FCFB89  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 383 :: 		draw_cell_xy(9+xfs,6+yfs, m_YELLOW);
0x5DC6	0x9802    LDR	R0, [SP, #8]
0x5DC8	0x1D81    ADDS	R1, R0, #6
0x5DCA	0x9801    LDR	R0, [SP, #4]
0x5DCC	0x3009    ADDS	R0, #9
0x5DCE	0x2201    MOVS	R2, #1
0x5DD0	0xB209    SXTH	R1, R1
0x5DD2	0xB200    SXTH	R0, R0
0x5DD4	0xF7FCFB80  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 384 :: 		draw_cell_xy(10+xfs,6+yfs, m_YELLOW);
0x5DD8	0x9802    LDR	R0, [SP, #8]
0x5DDA	0x1D81    ADDS	R1, R0, #6
0x5DDC	0x9801    LDR	R0, [SP, #4]
0x5DDE	0x300A    ADDS	R0, #10
0x5DE0	0x2201    MOVS	R2, #1
0x5DE2	0xB209    SXTH	R1, R1
0x5DE4	0xB200    SXTH	R0, R0
0x5DE6	0xF7FCFB77  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 385 :: 		draw_cell_xy(3+xfs,7+yfs,m_YELLOW);
0x5DEA	0x9802    LDR	R0, [SP, #8]
0x5DEC	0x1DC1    ADDS	R1, R0, #7
0x5DEE	0x9801    LDR	R0, [SP, #4]
0x5DF0	0x1CC0    ADDS	R0, R0, #3
0x5DF2	0x2201    MOVS	R2, #1
0x5DF4	0xB209    SXTH	R1, R1
0x5DF6	0xB200    SXTH	R0, R0
0x5DF8	0xF7FCFB6E  BL	_draw_cell_xy+0
0x5DFC	0xF000B802  B	#4
0x5E00	0x8B780000  	?ICSduck_sprite_xfs_L0+0
;cp_intro_screen_ctl.h, 386 :: 		draw_cell_xy(4+xfs,7+yfs,m_YELLOW);
0x5E04	0x9802    LDR	R0, [SP, #8]
0x5E06	0x1DC1    ADDS	R1, R0, #7
0x5E08	0x9801    LDR	R0, [SP, #4]
0x5E0A	0x1D00    ADDS	R0, R0, #4
0x5E0C	0x2201    MOVS	R2, #1
0x5E0E	0xB209    SXTH	R1, R1
0x5E10	0xB200    SXTH	R0, R0
0x5E12	0xF7FCFB61  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 387 :: 		draw_cell_xy(5+xfs,7+yfs,m_YELLOW);
0x5E16	0x9802    LDR	R0, [SP, #8]
0x5E18	0x1DC1    ADDS	R1, R0, #7
0x5E1A	0x9801    LDR	R0, [SP, #4]
0x5E1C	0x1D40    ADDS	R0, R0, #5
0x5E1E	0x2201    MOVS	R2, #1
0x5E20	0xB209    SXTH	R1, R1
0x5E22	0xB200    SXTH	R0, R0
0x5E24	0xF7FCFB58  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 388 :: 		draw_cell_xy(6+xfs,7+yfs,m_YELLOW);
0x5E28	0x9802    LDR	R0, [SP, #8]
0x5E2A	0x1DC1    ADDS	R1, R0, #7
0x5E2C	0x9801    LDR	R0, [SP, #4]
0x5E2E	0x1D80    ADDS	R0, R0, #6
0x5E30	0x2201    MOVS	R2, #1
0x5E32	0xB209    SXTH	R1, R1
0x5E34	0xB200    SXTH	R0, R0
0x5E36	0xF7FCFB4F  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 389 :: 		draw_cell_xy(7+xfs,7+yfs,m_YELLOW);
0x5E3A	0x9802    LDR	R0, [SP, #8]
0x5E3C	0x1DC1    ADDS	R1, R0, #7
0x5E3E	0x9801    LDR	R0, [SP, #4]
0x5E40	0x1DC0    ADDS	R0, R0, #7
0x5E42	0x2201    MOVS	R2, #1
0x5E44	0xB209    SXTH	R1, R1
0x5E46	0xB200    SXTH	R0, R0
0x5E48	0xF7FCFB46  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 390 :: 		draw_cell_xy(8+xfs,7+yfs,m_YELLOW);
0x5E4C	0x9802    LDR	R0, [SP, #8]
0x5E4E	0x1DC1    ADDS	R1, R0, #7
0x5E50	0x9801    LDR	R0, [SP, #4]
0x5E52	0x3008    ADDS	R0, #8
0x5E54	0x2201    MOVS	R2, #1
0x5E56	0xB209    SXTH	R1, R1
0x5E58	0xB200    SXTH	R0, R0
0x5E5A	0xF7FCFB3D  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 391 :: 		draw_cell_xy(9+xfs,7+yfs,m_YELLOW);
0x5E5E	0x9802    LDR	R0, [SP, #8]
0x5E60	0x1DC1    ADDS	R1, R0, #7
0x5E62	0x9801    LDR	R0, [SP, #4]
0x5E64	0x3009    ADDS	R0, #9
0x5E66	0x2201    MOVS	R2, #1
0x5E68	0xB209    SXTH	R1, R1
0x5E6A	0xB200    SXTH	R0, R0
0x5E6C	0xF7FCFB34  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 392 :: 		draw_cell_xy(4+xfs,8+yfs,m_YELLOW);
0x5E70	0x9802    LDR	R0, [SP, #8]
0x5E72	0xF2000108  ADDW	R1, R0, #8
0x5E76	0x9801    LDR	R0, [SP, #4]
0x5E78	0x1D00    ADDS	R0, R0, #4
0x5E7A	0x2201    MOVS	R2, #1
0x5E7C	0xB209    SXTH	R1, R1
0x5E7E	0xB200    SXTH	R0, R0
0x5E80	0xF7FCFB2A  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 393 :: 		draw_cell_xy(5+xfs,8+yfs,m_YELLOW);
0x5E84	0x9802    LDR	R0, [SP, #8]
0x5E86	0xF2000108  ADDW	R1, R0, #8
0x5E8A	0x9801    LDR	R0, [SP, #4]
0x5E8C	0x1D40    ADDS	R0, R0, #5
0x5E8E	0x2201    MOVS	R2, #1
0x5E90	0xB209    SXTH	R1, R1
0x5E92	0xB200    SXTH	R0, R0
0x5E94	0xF7FCFB20  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 394 :: 		draw_cell_xy(6+xfs,8+yfs,m_YELLOW);
0x5E98	0x9802    LDR	R0, [SP, #8]
0x5E9A	0xF2000108  ADDW	R1, R0, #8
0x5E9E	0x9801    LDR	R0, [SP, #4]
0x5EA0	0x1D80    ADDS	R0, R0, #6
0x5EA2	0x2201    MOVS	R2, #1
0x5EA4	0xB209    SXTH	R1, R1
0x5EA6	0xB200    SXTH	R0, R0
0x5EA8	0xF7FCFB16  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 395 :: 		draw_cell_xy(7+xfs,8+yfs,m_YELLOW);
0x5EAC	0x9802    LDR	R0, [SP, #8]
0x5EAE	0xF2000108  ADDW	R1, R0, #8
0x5EB2	0x9801    LDR	R0, [SP, #4]
0x5EB4	0x1DC0    ADDS	R0, R0, #7
0x5EB6	0x2201    MOVS	R2, #1
0x5EB8	0xB209    SXTH	R1, R1
0x5EBA	0xB200    SXTH	R0, R0
0x5EBC	0xF7FCFB0C  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 396 :: 		draw_cell_xy(8+xfs,8+yfs,m_YELLOW);
0x5EC0	0x9802    LDR	R0, [SP, #8]
0x5EC2	0xF2000108  ADDW	R1, R0, #8
0x5EC6	0x9801    LDR	R0, [SP, #4]
0x5EC8	0x3008    ADDS	R0, #8
0x5ECA	0x2201    MOVS	R2, #1
0x5ECC	0xB209    SXTH	R1, R1
0x5ECE	0xB200    SXTH	R0, R0
0x5ED0	0xF7FCFB02  BL	_draw_cell_xy+0
;cp_intro_screen_ctl.h, 398 :: 		}
L_end_duck_sprite:
0x5ED4	0xF8DDE000  LDR	LR, [SP, #0]
0x5ED8	0xB003    ADD	SP, SP, #12
0x5EDA	0x4770    BX	LR
; end of _duck_sprite
_draw_cell_xy:
;cp_pix_render.h, 204 :: 		void draw_cell_xy(int16_t x_var, int16_t y_var, uint8_t color_8bit ) {
; color_8bit start address is: 8 (R2)
; y_var start address is: 4 (R1)
; x_var start address is: 0 (R0)
0x24D8	0xB081    SUB	SP, SP, #4
0x24DA	0xF8CDE000  STR	LR, [SP, #0]
0x24DE	0xFA0FF880  SXTH	R8, R0
0x24E2	0xFA0FF981  SXTH	R9, R1
; color_8bit end address is: 8 (R2)
; y_var end address is: 4 (R1)
; x_var end address is: 0 (R0)
; x_var start address is: 32 (R8)
; y_var start address is: 36 (R9)
; color_8bit start address is: 8 (R2)
;cp_pix_render.h, 206 :: 		if (color_8bit != CUR_BRUSH_COLOUR) {
0x24E6	0x4B11    LDR	R3, [PC, #68]
0x24E8	0x781B    LDRB	R3, [R3, #0]
0x24EA	0x429A    CMP	R2, R3
0x24EC	0xD002    BEQ	L_draw_cell_xy38
;cp_pix_render.h, 207 :: 		set_brush_color(color_8bit);
0x24EE	0xB2D0    UXTB	R0, R2
; color_8bit end address is: 8 (R2)
0x24F0	0xF002FC10  BL	_set_brush_color+0
;cp_pix_render.h, 208 :: 		}
L_draw_cell_xy38:
;cp_pix_render.h, 212 :: 		x_var +=offset_x; // right 2 blocks
0x24F4	0x4B0E    LDR	R3, [PC, #56]
0x24F6	0x681B    LDR	R3, [R3, #0]
0x24F8	0xEB080403  ADD	R4, R8, R3, LSL #0
; x_var end address is: 32 (R8)
;cp_pix_render.h, 213 :: 		y_var +=offset_y; // down 1 block
0x24FC	0x4B0D    LDR	R3, [PC, #52]
0x24FE	0x681B    LDR	R3, [R3, #0]
0x2500	0xEB090303  ADD	R3, R9, R3, LSL #0
; y_var end address is: 36 (R9)
;cp_pix_render.h, 221 :: 		PX_BLOCK + (PX_BLOCK * y_var)       // Lower-right Y
0x2504	0xB21B    SXTH	R3, R3
0x2506	0x011E    LSLS	R6, R3, #4
0x2508	0xB236    SXTH	R6, R6
0x250A	0xF2060510  ADDW	R5, R6, #16
;cp_pix_render.h, 220 :: 		PX_BLOCK + (PX_BLOCK * x_var),      // Lower-right X
0x250E	0xB223    SXTH	R3, R4
0x2510	0x011C    LSLS	R4, R3, #4
0x2512	0xB224    SXTH	R4, R4
0x2514	0xF2040310  ADDW	R3, R4, #16
0x2518	0xB21A    SXTH	R2, R3
;cp_pix_render.h, 221 :: 		PX_BLOCK + (PX_BLOCK * y_var)       // Lower-right Y
0x251A	0xB22B    SXTH	R3, R5
;cp_pix_render.h, 219 :: 		(y_var * PX_BLOCK),                 // Upper-left Y
0x251C	0xB231    SXTH	R1, R6
;cp_pix_render.h, 218 :: 		PX_BLOCK * x_var,                   // Upper-left X
0x251E	0xB220    SXTH	R0, R4
;cp_pix_render.h, 221 :: 		PX_BLOCK + (PX_BLOCK * y_var)       // Lower-right Y
0x2520	0xF002FC12  BL	_TFT_Rectangle+0
;cp_pix_render.h, 223 :: 		}
L_end_draw_cell_xy:
0x2524	0xF8DDE000  LDR	LR, [SP, #0]
0x2528	0xB001    ADD	SP, SP, #4
0x252A	0x4770    BX	LR
0x252C	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
0x2530	0x00042000  	P7_final_project_main_offset_x+0
0x2534	0x00082000  	P7_final_project_main_offset_y+0
; end of _draw_cell_xy
_set_brush_color:
;cp_pix_render.h, 162 :: 		void set_brush_color(uint8_t color_8bit) {
; color_8bit start address is: 0 (R0)
0x4D14	0xB081    SUB	SP, SP, #4
0x4D16	0xF8CDE000  STR	LR, [SP, #0]
0x4D1A	0xB2C7    UXTB	R7, R0
; color_8bit end address is: 0 (R0)
; color_8bit start address is: 28 (R7)
;cp_pix_render.h, 164 :: 		px_clr = color_convert_32(color_8bit);
0x4D1C	0xB2F8    UXTB	R0, R7
0x4D1E	0xF7FDF9AD  BL	_color_convert_32+0
;cp_pix_render.h, 166 :: 		TFT_SET_Brush(1, px_clr, 0, 0 , 0 ,0);
0x4D22	0x2200    MOVS	R2, #0
0x4D24	0x2100    MOVS	R1, #0
0x4D26	0xB404    PUSH	(R2)
0x4D28	0xB402    PUSH	(R1)
0x4D2A	0x2300    MOVS	R3, #0
0x4D2C	0x2200    MOVS	R2, #0
0x4D2E	0xB281    UXTH	R1, R0
0x4D30	0x2001    MOVS	R0, #1
0x4D32	0xF7FCFFA3  BL	_TFT_Set_Brush+0
0x4D36	0xB002    ADD	SP, SP, #8
;cp_pix_render.h, 167 :: 		CUR_BRUSH_COLOUR = color_8bit; // assign the new colour code
0x4D38	0x4902    LDR	R1, [PC, #8]
0x4D3A	0x700F    STRB	R7, [R1, #0]
; color_8bit end address is: 28 (R7)
;cp_pix_render.h, 168 :: 		}
L_end_set_brush_color:
0x4D3C	0xF8DDE000  LDR	LR, [SP, #0]
0x4D40	0xB001    ADD	SP, SP, #4
0x4D42	0x4770    BX	LR
0x4D44	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
; end of _set_brush_color
_color_convert_32:
;cp_pix_render.h, 138 :: 		int32_t color_convert_32(uint8_t color_8bit) {
; color_8bit start address is: 0 (R0)
0x207C	0xB081    SUB	SP, SP, #4
; color_8bit end address is: 0 (R0)
; color_8bit start address is: 0 (R0)
;cp_pix_render.h, 140 :: 		if (color_8bit == m_YELLOW){
0x207E	0x2801    CMP	R0, #1
0x2080	0xD102    BNE	L_color_convert_3223
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 141 :: 		return CL_YELLOW;
0x2082	0xF64F70E0  MOVW	R0, #65504
0x2086	0xE01E    B	L_end_color_convert_32
;cp_pix_render.h, 142 :: 		} else if (color_8bit == m_BLACK) {
L_color_convert_3223:
; color_8bit start address is: 0 (R0)
0x2088	0xB910    CBNZ	R0, L_color_convert_3225
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 143 :: 		return CL_BLACK;
0x208A	0xF2400000  MOVW	R0, #0
0x208E	0xE01A    B	L_end_color_convert_32
;cp_pix_render.h, 144 :: 		} else if (color_8bit == m_RED) {
L_color_convert_3225:
; color_8bit start address is: 0 (R0)
0x2090	0x2802    CMP	R0, #2
0x2092	0xD102    BNE	L_color_convert_3227
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 145 :: 		return CL_RED;
0x2094	0xF64F0000  MOVW	R0, #63488
0x2098	0xE015    B	L_end_color_convert_32
;cp_pix_render.h, 146 :: 		} else if (color_8bit == m_NAVY) {
L_color_convert_3227:
; color_8bit start address is: 0 (R0)
0x209A	0x2803    CMP	R0, #3
0x209C	0xD102    BNE	L_color_convert_3229
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 147 :: 		return CL_NAVY;
0x209E	0xF2400010  MOVW	R0, #16
0x20A2	0xE010    B	L_end_color_convert_32
;cp_pix_render.h, 148 :: 		} else if (color_8bit == m_GREEN) {
L_color_convert_3229:
; color_8bit start address is: 0 (R0)
0x20A4	0x2805    CMP	R0, #5
0x20A6	0xD102    BNE	L_color_convert_3231
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 149 :: 		return CL_GREEN;
0x20A8	0xF2404000  MOVW	R0, #1024
0x20AC	0xE00B    B	L_end_color_convert_32
;cp_pix_render.h, 150 :: 		} else if (color_8bit == m_FUCHSIA) {
L_color_convert_3231:
; color_8bit start address is: 0 (R0)
0x20AE	0x2806    CMP	R0, #6
0x20B0	0xD102    BNE	L_color_convert_3233
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 151 :: 		return CL_FUCHSIA;
0x20B2	0xF64F001F  MOVW	R0, #63519
0x20B6	0xE006    B	L_end_color_convert_32
;cp_pix_render.h, 152 :: 		} else if (color_8bit == m_GRAY) {
L_color_convert_3233:
; color_8bit start address is: 0 (R0)
0x20B8	0x2804    CMP	R0, #4
0x20BA	0xD102    BNE	L_color_convert_3235
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 153 :: 		return CL_GRAY;
0x20BC	0xF2484010  MOVW	R0, #33808
0x20C0	0xE001    B	L_end_color_convert_32
;cp_pix_render.h, 154 :: 		} else {
L_color_convert_3235:
;cp_pix_render.h, 155 :: 		return CL_WHITE;
0x20C2	0xF64F70FF  MOVW	R0, #65535
;cp_pix_render.h, 157 :: 		}
L_end_color_convert_32:
0x20C6	0xB001    ADD	SP, SP, #4
0x20C8	0x4770    BX	LR
; end of _color_convert_32
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x4D48	0xB088    SUB	SP, SP, #32
0x4D4A	0xF8CDE000  STR	LR, [SP, #0]
0x4D4E	0xF8AD0010  STRH	R0, [SP, #16]
0x4D52	0xF8AD1014  STRH	R1, [SP, #20]
0x4D56	0xF8AD2018  STRH	R2, [SP, #24]
0x4D5A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x4D5E	0x4C8C    LDR	R4, [PC, #560]
0x4D60	0x7824    LDRB	R4, [R4, #0]
0x4D62	0x0865    LSRS	R5, R4, #1
0x4D64	0xB2ED    UXTB	R5, R5
0x4D66	0xF9BD4010  LDRSH	R4, [SP, #16]
0x4D6A	0x1B64    SUB	R4, R4, R5
0x4D6C	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x4D6E	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x4D70	0x2C00    CMP	R4, #0
0x4D72	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x4D74	0x2300    MOVS	R3, #0
0x4D76	0xB21B    SXTH	R3, R3
0x4D78	0xB218    SXTH	R0, R3
0x4D7A	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x4D7C	0x4C85    LDR	R4, [PC, #532]
0x4D7E	0x8824    LDRH	R4, [R4, #0]
0x4D80	0x42A3    CMP	R3, R4
0x4D82	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x4D84	0x4C83    LDR	R4, [PC, #524]
0x4D86	0x8824    LDRH	R4, [R4, #0]
0x4D88	0x1E63    SUBS	R3, R4, #1
0x4D8A	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x4D8C	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x4D8E	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x4D90	0x4C7F    LDR	R4, [PC, #508]
0x4D92	0x7824    LDRB	R4, [R4, #0]
0x4D94	0x1E64    SUBS	R4, R4, #1
0x4D96	0xB224    SXTH	R4, R4
0x4D98	0x1065    ASRS	R5, R4, #1
0x4D9A	0xB22D    SXTH	R5, R5
0x4D9C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4DA0	0x1964    ADDS	R4, R4, R5
0x4DA2	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x4DA4	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x4DA6	0x2C00    CMP	R4, #0
0x4DA8	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x4DAA	0x2500    MOVS	R5, #0
0x4DAC	0xB22D    SXTH	R5, R5
0x4DAE	0xB229    SXTH	R1, R5
0x4DB0	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x4DB2	0x4C78    LDR	R4, [PC, #480]
0x4DB4	0x8824    LDRH	R4, [R4, #0]
0x4DB6	0x42A5    CMP	R5, R4
0x4DB8	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x4DBA	0x4C76    LDR	R4, [PC, #472]
0x4DBC	0x8824    LDRH	R4, [R4, #0]
0x4DBE	0x1E65    SUBS	R5, R4, #1
0x4DC0	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x4DC2	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x4DC4	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x4DC6	0x4C72    LDR	R4, [PC, #456]
0x4DC8	0x7824    LDRB	R4, [R4, #0]
0x4DCA	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x4DCC	0xF8AD1004  STRH	R1, [SP, #4]
0x4DD0	0xF8AD0006  STRH	R0, [SP, #6]
0x4DD4	0xF9BD2014  LDRSH	R2, [SP, #20]
0x4DD8	0xF7FDF878  BL	_TFT_H_Line+0
0x4DDC	0xF9BD0006  LDRSH	R0, [SP, #6]
0x4DE0	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x4DE4	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x4DE8	0xF7FDF870  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x4DEC	0xF9BD2010  LDRSH	R2, [SP, #16]
0x4DF0	0xF9BD101C  LDRSH	R1, [SP, #28]
0x4DF4	0xF9BD0014  LDRSH	R0, [SP, #20]
0x4DF8	0xF7FCFF84  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x4DFC	0xF9BD2018  LDRSH	R2, [SP, #24]
0x4E00	0xF9BD101C  LDRSH	R1, [SP, #28]
0x4E04	0xF9BD0014  LDRSH	R0, [SP, #20]
0x4E08	0xF7FCFF7C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x4E0C	0x4C62    LDR	R4, [PC, #392]
0x4E0E	0x7824    LDRB	R4, [R4, #0]
0x4E10	0x2C00    CMP	R4, #0
0x4E12	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x4E16	0x4C61    LDR	R4, [PC, #388]
0x4E18	0x8824    LDRH	R4, [R4, #0]
0x4E1A	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x4E1E	0x4F5C    LDR	R7, [PC, #368]
0x4E20	0x783C    LDRB	R4, [R7, #0]
0x4E22	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x4E26	0x463C    MOV	R4, R7
0x4E28	0x7824    LDRB	R4, [R4, #0]
0x4E2A	0x1C64    ADDS	R4, R4, #1
0x4E2C	0xB224    SXTH	R4, R4
0x4E2E	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x4E30	0xB2B5    UXTH	R5, R6
0x4E32	0xF9BD4010  LDRSH	R4, [SP, #16]
0x4E36	0x1964    ADDS	R4, R4, R5
0x4E38	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x4E3C	0xB2B5    UXTH	R5, R6
0x4E3E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x4E42	0x1964    ADDS	R4, R4, R5
0x4E44	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x4E48	0x463C    MOV	R4, R7
0x4E4A	0x7824    LDRB	R4, [R4, #0]
0x4E4C	0x1CA4    ADDS	R4, R4, #2
0x4E4E	0xB224    SXTH	R4, R4
0x4E50	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x4E52	0xB2B5    UXTH	R5, R6
0x4E54	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4E58	0x1B64    SUB	R4, R4, R5
0x4E5A	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x4E5E	0xB2B5    UXTH	R5, R6
0x4E60	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4E64	0x1B64    SUB	R4, R4, R5
0x4E66	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x4E6A	0x4C4D    LDR	R4, [PC, #308]
0x4E6C	0x7824    LDRB	R4, [R4, #0]
0x4E6E	0x2C00    CMP	R4, #0
0x4E70	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x4E74	0x4C4B    LDR	R4, [PC, #300]
0x4E76	0x7824    LDRB	R4, [R4, #0]
0x4E78	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x4E7A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x4E7E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x4E82	0xF9BD501C  LDRSH	R5, [SP, #28]
0x4E86	0xF8BD400A  LDRH	R4, [SP, #10]
0x4E8A	0x42AC    CMP	R4, R5
0x4E8C	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x4E8E	0xF9BD5014  LDRSH	R5, [SP, #20]
0x4E92	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4E96	0x1B67    SUB	R7, R4, R5
0x4E98	0xF9BD5014  LDRSH	R5, [SP, #20]
0x4E9C	0xF8BD400A  LDRH	R4, [SP, #10]
0x4EA0	0x1B66    SUB	R6, R4, R5
0x4EA2	0x4C41    LDR	R4, [PC, #260]
0x4EA4	0x8825    LDRH	R5, [R4, #0]
0x4EA6	0x4C41    LDR	R4, [PC, #260]
0x4EA8	0x8824    LDRH	R4, [R4, #0]
0x4EAA	0xB2BB    UXTH	R3, R7
0x4EAC	0xB2B2    UXTH	R2, R6
0x4EAE	0xB2A9    UXTH	R1, R5
0x4EB0	0xB2A0    UXTH	R0, R4
0x4EB2	0xF7FBFCDD  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x4EB6	0x2101    MOVS	R1, #1
0x4EB8	0xF7FCFF00  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x4EBC	0xF8BD200A  LDRH	R2, [SP, #10]
0x4EC0	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4EC4	0xF9BD0010  LDRSH	R0, [SP, #16]
0x4EC8	0xF7FDF800  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x4ECC	0xF8BD400A  LDRH	R4, [SP, #10]
0x4ED0	0x1C64    ADDS	R4, R4, #1
0x4ED2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x4ED6	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x4ED8	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x4EDA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x4EDE	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x4EE2	0xF9BD5018  LDRSH	R5, [SP, #24]
0x4EE6	0xF8BD4008  LDRH	R4, [SP, #8]
0x4EEA	0x42AC    CMP	R4, R5
0x4EEC	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x4EEE	0xF9BD5010  LDRSH	R5, [SP, #16]
0x4EF2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4EF6	0x1B67    SUB	R7, R4, R5
0x4EF8	0xF9BD5010  LDRSH	R5, [SP, #16]
0x4EFC	0xF8BD4008  LDRH	R4, [SP, #8]
0x4F00	0x1B66    SUB	R6, R4, R5
0x4F02	0x4C29    LDR	R4, [PC, #164]
0x4F04	0x8825    LDRH	R5, [R4, #0]
0x4F06	0x4C29    LDR	R4, [PC, #164]
0x4F08	0x8824    LDRH	R4, [R4, #0]
0x4F0A	0xB2BB    UXTH	R3, R7
0x4F0C	0xB2B2    UXTH	R2, R6
0x4F0E	0xB2A9    UXTH	R1, R5
0x4F10	0xB2A0    UXTH	R0, R4
0x4F12	0xF7FBFCAD  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x4F16	0x2101    MOVS	R1, #1
0x4F18	0xF7FCFED0  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x4F1C	0xF8BD2008  LDRH	R2, [SP, #8]
0x4F20	0xF9BD101C  LDRSH	R1, [SP, #28]
0x4F24	0xF9BD0014  LDRSH	R0, [SP, #20]
0x4F28	0xF7FCFEEC  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x4F2C	0xF8BD4008  LDRH	R4, [SP, #8]
0x4F30	0x1C64    ADDS	R4, R4, #1
0x4F32	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x4F36	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x4F38	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x4F3A	0x4C1D    LDR	R4, [PC, #116]
0x4F3C	0x8824    LDRH	R4, [R4, #0]
0x4F3E	0x2101    MOVS	R1, #1
0x4F40	0xB2A0    UXTH	R0, R4
0x4F42	0xF7FCFEBB  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x4F46	0xF9BD4014  LDRSH	R4, [SP, #20]
0x4F4A	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x4F4E	0xF9BD501C  LDRSH	R5, [SP, #28]
0x4F52	0xF8BD400A  LDRH	R4, [SP, #10]
0x4F56	0x42AC    CMP	R4, R5
0x4F58	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x4F5A	0xF8BD200A  LDRH	R2, [SP, #10]
0x4F5E	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4F62	0xF9BD0010  LDRSH	R0, [SP, #16]
0x4F66	0xF7FCFFB1  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x4F6A	0xF8BD400A  LDRH	R4, [SP, #10]
0x4F6E	0x1C64    ADDS	R4, R4, #1
0x4F70	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x4F74	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x4F76	0xF8BD500C  LDRH	R5, [SP, #12]
0x4F7A	0x4C08    LDR	R4, [PC, #32]
0x4F7C	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x4F7E	0xF89D500E  LDRB	R5, [SP, #14]
0x4F82	0x4C03    LDR	R4, [PC, #12]
0x4F84	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x4F86	0xF8DDE000  LDR	LR, [SP, #0]
0x4F8A	0xB008    ADD	SP, SP, #32
0x4F8C	0x4770    BX	LR
0x4F8E	0xBF00    NOP
0x4F90	0x00FB2000  	__Lib_TFT_PenWidth+0
0x4F94	0x07F22000  	_TFT_DISP_WIDTH+0
0x4F98	0x07E72000  	__Lib_TFT_BrushEnabled+0
0x4F9C	0x08122000  	__Lib_TFT_PenColor+0
0x4FA0	0x08202000  	__Lib_TFT_GradientEnabled+0
0x4FA4	0x08212000  	__Lib_TFT_GradientOrientation+0
0x4FA8	0x08242000  	__Lib_TFT_GradColorTo+0
0x4FAC	0x08222000  	__Lib_TFT_GradColorFrom+0
0x4FB0	0x08262000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x1ECC	0xB086    SUB	SP, SP, #24
0x1ECE	0xF8CDE000  STR	LR, [SP, #0]
0x1ED2	0xF8AD000C  STRH	R0, [SP, #12]
0x1ED6	0xF8AD1010  STRH	R1, [SP, #16]
0x1EDA	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x1EDE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1EE2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1EE6	0x42A3    CMP	R3, R4
0x1EE8	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x1EEA	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x1EEE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EF2	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x1EF6	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x1EFA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1EFE	0x2B00    CMP	R3, #0
0x1F00	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x1F02	0x2300    MOVS	R3, #0
0x1F04	0xB21B    SXTH	R3, R3
0x1F06	0xF8AD300C  STRH	R3, [SP, #12]
0x1F0A	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x1F0C	0x4B4B    LDR	R3, [PC, #300]
0x1F0E	0x881C    LDRH	R4, [R3, #0]
0x1F10	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F14	0x42A3    CMP	R3, R4
0x1F16	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x1F18	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x1F1A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F1E	0x2B00    CMP	R3, #0
0x1F20	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x1F22	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x1F24	0x4B45    LDR	R3, [PC, #276]
0x1F26	0x881C    LDRH	R4, [R3, #0]
0x1F28	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F2C	0x42A3    CMP	R3, R4
0x1F2E	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x1F30	0x4B42    LDR	R3, [PC, #264]
0x1F32	0x881B    LDRH	R3, [R3, #0]
0x1F34	0x1E5B    SUBS	R3, R3, #1
0x1F36	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x1F3A	0x2301    MOVS	R3, #1
0x1F3C	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x1F40	0x4B3F    LDR	R3, [PC, #252]
0x1F42	0x781C    LDRB	R4, [R3, #0]
0x1F44	0xF89D3008  LDRB	R3, [SP, #8]
0x1F48	0x42A3    CMP	R3, R4
0x1F4A	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x1F4E	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x1F52	0xF0000301  AND	R3, R0, #1
0x1F56	0xB21B    SXTH	R3, R3
0x1F58	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x1F5A	0x4241    RSBS	R1, R0, #0
0x1F5C	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x1F5E	0xB208    SXTH	R0, R1
0x1F60	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x1F62	0x1044    ASRS	R4, R0, #1
0x1F64	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x1F66	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x1F68	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F6C	0x191B    ADDS	R3, R3, R4
0x1F6E	0xB21B    SXTH	R3, R3
0x1F70	0x2B00    CMP	R3, #0
0x1F72	0xDB08    BLT	L__TFT_H_Line954
0x1F74	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F78	0x185C    ADDS	R4, R3, R1
0x1F7A	0xB224    SXTH	R4, R4
0x1F7C	0x4B31    LDR	R3, [PC, #196]
0x1F7E	0x881B    LDRH	R3, [R3, #0]
0x1F80	0x429C    CMP	R4, R3
0x1F82	0xD200    BCS	L__TFT_H_Line953
0x1F84	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x1F86	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x1F88	0x4B2F    LDR	R3, [PC, #188]
0x1F8A	0x781B    LDRB	R3, [R3, #0]
0x1F8C	0x2B00    CMP	R3, #0
0x1F8E	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x1F90	0x2400    MOVS	R4, #0
0x1F92	0xB264    SXTB	R4, R4
0x1F94	0x4B2D    LDR	R3, [PC, #180]
0x1F96	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x1F98	0xF002FE6E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1F9C	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x1F9E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1FA2	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x1FA4	0xB2A3    UXTH	R3, R4
0x1FA6	0xF9BD2010  LDRSH	R2, [SP, #16]
0x1FAA	0xB2A1    UXTH	R1, R4
0x1FAC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1FB0	0x4C27    LDR	R4, [PC, #156]
0x1FB2	0x6824    LDR	R4, [R4, #0]
0x1FB4	0x47A0    BLX	R4
0x1FB6	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x1FB8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1FBC	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x1FBE	0xB2A1    UXTH	R1, R4
0x1FC0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1FC4	0x4C23    LDR	R4, [PC, #140]
0x1FC6	0x6824    LDR	R4, [R4, #0]
0x1FC8	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x1FCA	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x1FCE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FD2	0x4298    CMP	R0, R3
0x1FD4	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x1FD6	0x4B20    LDR	R3, [PC, #128]
0x1FD8	0x881C    LDRH	R4, [R3, #0]
0x1FDA	0xF8AD0004  STRH	R0, [SP, #4]
0x1FDE	0xB2A0    UXTH	R0, R4
0x1FE0	0x4C1E    LDR	R4, [PC, #120]
0x1FE2	0x6824    LDR	R4, [R4, #0]
0x1FE4	0x47A0    BLX	R4
0x1FE6	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x1FEA	0x1C41    ADDS	R1, R0, #1
0x1FEC	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x1FEE	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1FF0	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x1FF2	0x2401    MOVS	R4, #1
0x1FF4	0xB264    SXTB	R4, R4
0x1FF6	0x4B15    LDR	R3, [PC, #84]
0x1FF8	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x1FFA	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x1FFC	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x2000	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2004	0x4298    CMP	R0, R3
0x2006	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x2008	0x4B13    LDR	R3, [PC, #76]
0x200A	0x881B    LDRH	R3, [R3, #0]
0x200C	0xF8AD0004  STRH	R0, [SP, #4]
0x2010	0xB29A    UXTH	R2, R3
0x2012	0xF9BD1014  LDRSH	R1, [SP, #20]
0x2016	0xB200    SXTH	R0, R0
0x2018	0xF7FEF9B4  BL	_TFT_Dot+0
0x201C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x2020	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x2022	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x2024	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x2026	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x2028	0xF89D3008  LDRB	R3, [SP, #8]
0x202C	0x1C5B    ADDS	R3, R3, #1
0x202E	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x2032	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x2034	0xF8DDE000  LDR	LR, [SP, #0]
0x2038	0xB006    ADD	SP, SP, #24
0x203A	0x4770    BX	LR
0x203C	0x07F22000  	_TFT_DISP_WIDTH+0
0x2040	0x00FB2000  	__Lib_TFT_PenWidth+0
0x2044	0x08102000  	_TFT_DISP_HEIGHT+0
0x2048	0x00B72000  	__Lib_TFT___no_acceleration+0
0x204C	0x01BC4223  	TFT_CS+0
0x2050	0x08142000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2054	0x08182000  	_TFT_Set_Address_Ptr+0
0x2058	0x08122000  	__Lib_TFT_PenColor+0
0x205C	0x081C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0384	0xB082    SUB	SP, SP, #8
0x0386	0xF8CDE000  STR	LR, [SP, #0]
0x038A	0xF8AD2004  STRH	R2, [SP, #4]
0x038E	0xB20A    SXTH	R2, R1
0x0390	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x0392	0x2900    CMP	R1, #0
0x0394	0xDB04    BLT	L__TFT_Dot949
0x0396	0x4B17    LDR	R3, [PC, #92]
0x0398	0x881B    LDRH	R3, [R3, #0]
0x039A	0x4299    CMP	R1, R3
0x039C	0xD200    BCS	L__TFT_Dot948
0x039E	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x03A0	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x03A2	0x2A00    CMP	R2, #0
0x03A4	0xDB04    BLT	L__TFT_Dot951
0x03A6	0x4B14    LDR	R3, [PC, #80]
0x03A8	0x881B    LDRH	R3, [R3, #0]
0x03AA	0x429A    CMP	R2, R3
0x03AC	0xD200    BCS	L__TFT_Dot950
0x03AE	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x03B0	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x03B2	0x2400    MOVS	R4, #0
0x03B4	0xB264    SXTB	R4, R4
0x03B6	0x4B11    LDR	R3, [PC, #68]
0x03B8	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x03BA	0xF004FC5D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x03BE	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x03C0	0xB293    UXTH	R3, R2
0x03C2	0xB28A    UXTH	R2, R1
0x03C4	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x03C6	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x03C8	0x4C0D    LDR	R4, [PC, #52]
0x03CA	0x6824    LDR	R4, [R4, #0]
0x03CC	0x47A0    BLX	R4
0x03CE	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x03D0	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x03D2	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x03D4	0x4C0B    LDR	R4, [PC, #44]
0x03D6	0x6824    LDR	R4, [R4, #0]
0x03D8	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x03DA	0xF8BD0004  LDRH	R0, [SP, #4]
0x03DE	0x4C0A    LDR	R4, [PC, #40]
0x03E0	0x6824    LDR	R4, [R4, #0]
0x03E2	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x03E4	0x2401    MOVS	R4, #1
0x03E6	0xB264    SXTB	R4, R4
0x03E8	0x4B04    LDR	R3, [PC, #16]
0x03EA	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x03EC	0xF8DDE000  LDR	LR, [SP, #0]
0x03F0	0xB002    ADD	SP, SP, #8
0x03F2	0x4770    BX	LR
0x03F4	0x07F22000  	_TFT_DISP_WIDTH+0
0x03F8	0x08102000  	_TFT_DISP_HEIGHT+0
0x03FC	0x01BC4223  	TFT_CS+0
0x0400	0x08142000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0404	0x08182000  	_TFT_Set_Address_Ptr+0
0x0408	0x081C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x1D04	0xB086    SUB	SP, SP, #24
0x1D06	0xF8CDE000  STR	LR, [SP, #0]
0x1D0A	0xF8AD1004  STRH	R1, [SP, #4]
0x1D0E	0xB201    SXTH	R1, R0
0x1D10	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x1D14	0x4281    CMP	R1, R0
0x1D16	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x1D18	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x1D1A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x1D1C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x1D1E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x1D20	0x2900    CMP	R1, #0
0x1D22	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x1D24	0x2100    MOVS	R1, #0
0x1D26	0xB209    SXTH	R1, R1
0x1D28	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x1D2A	0x4B2F    LDR	R3, [PC, #188]
0x1D2C	0x881B    LDRH	R3, [R3, #0]
0x1D2E	0x4299    CMP	R1, R3
0x1D30	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x1D32	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x1D34	0x2800    CMP	R0, #0
0x1D36	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x1D38	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x1D3A	0x4B2B    LDR	R3, [PC, #172]
0x1D3C	0x881B    LDRH	R3, [R3, #0]
0x1D3E	0x4298    CMP	R0, R3
0x1D40	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x1D42	0x4B29    LDR	R3, [PC, #164]
0x1D44	0x881B    LDRH	R3, [R3, #0]
0x1D46	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x1D48	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x1D4A	0xB203    SXTH	R3, R0
0x1D4C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x1D4E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x1D50	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x1D52	0xB215    SXTH	R5, R2
0x1D54	0xB20A    SXTH	R2, R1
0x1D56	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x1D58	0x4B24    LDR	R3, [PC, #144]
0x1D5A	0x781B    LDRB	R3, [R3, #0]
0x1D5C	0x4298    CMP	R0, R3
0x1D5E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x1D60	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x1D62	0xF0040301  AND	R3, R4, #1
0x1D66	0xB21B    SXTH	R3, R3
0x1D68	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x1D6A	0x4264    RSBS	R4, R4, #0
0x1D6C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x1D6E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x1D70	0x1063    ASRS	R3, R4, #1
0x1D72	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x1D74	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x1D76	0x18EB    ADDS	R3, R5, R3
0x1D78	0xB21B    SXTH	R3, R3
0x1D7A	0x2B00    CMP	R3, #0
0x1D7C	0xDB06    BLT	L__TFT_V_Line958
0x1D7E	0x19AC    ADDS	R4, R5, R6
0x1D80	0xB224    SXTH	R4, R4
0x1D82	0x4B1B    LDR	R3, [PC, #108]
0x1D84	0x881B    LDRH	R3, [R3, #0]
0x1D86	0x429C    CMP	R4, R3
0x1D88	0xD200    BCS	L__TFT_V_Line957
0x1D8A	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x1D8C	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x1D8E	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x1D90	0x428F    CMP	R7, R1
0x1D92	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x1D94	0x4B17    LDR	R3, [PC, #92]
0x1D96	0x881C    LDRH	R4, [R3, #0]
0x1D98	0x19AB    ADDS	R3, R5, R6
0x1D9A	0xF88D0004  STRB	R0, [SP, #4]
0x1D9E	0xF8AD1008  STRH	R1, [SP, #8]
0x1DA2	0xF8AD200C  STRH	R2, [SP, #12]
0x1DA6	0xF8AD5010  STRH	R5, [SP, #16]
0x1DAA	0xF8AD6012  STRH	R6, [SP, #18]
0x1DAE	0xF8AD7014  STRH	R7, [SP, #20]
0x1DB2	0xB2A2    UXTH	R2, R4
0x1DB4	0xB239    SXTH	R1, R7
0x1DB6	0xB218    SXTH	R0, R3
0x1DB8	0xF7FEFAE4  BL	_TFT_Dot+0
0x1DBC	0xF8BD7014  LDRH	R7, [SP, #20]
0x1DC0	0xF9BD6012  LDRSH	R6, [SP, #18]
0x1DC4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1DC8	0xF9BD200C  LDRSH	R2, [SP, #12]
0x1DCC	0xF9BD1008  LDRSH	R1, [SP, #8]
0x1DD0	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x1DD4	0x1C7F    ADDS	R7, R7, #1
0x1DD6	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x1DD8	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x1DDA	0x1C40    ADDS	R0, R0, #1
0x1DDC	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x1DDE	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x1DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE4	0xB006    ADD	SP, SP, #24
0x1DE6	0x4770    BX	LR
0x1DE8	0x08102000  	_TFT_DISP_HEIGHT+0
0x1DEC	0x00FB2000  	__Lib_TFT_PenWidth+0
0x1DF0	0x07F22000  	_TFT_DISP_WIDTH+0
0x1DF4	0x08122000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0870	0xB083    SUB	SP, SP, #12
0x0872	0xF8CDE000  STR	LR, [SP, #0]
0x0876	0xB287    UXTH	R7, R0
0x0878	0xFA1FF881  UXTH	R8, R1
0x087C	0xFA1FF982  UXTH	R9, R2
0x0880	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x0884	0xF1B90F00  CMP	R9, #0
0x0888	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x088A	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x088C	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x088E	0x45D1    CMP	R9, R10
0x0890	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x0892	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0896	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0898	0xAE02    ADD	R6, SP, #8
0x089A	0xF10D0506  ADD	R5, SP, #6
0x089E	0xAC01    ADD	R4, SP, #4
0x08A0	0x4633    MOV	R3, R6
0x08A2	0x462A    MOV	R2, R5
0x08A4	0x4621    MOV	R1, R4
0x08A6	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x08A8	0xF7FFFD4C  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x08AC	0xF10D0609  ADD	R6, SP, #9
0x08B0	0xF10D0507  ADD	R5, SP, #7
0x08B4	0xF10D0405  ADD	R4, SP, #5
0x08B8	0x4633    MOV	R3, R6
0x08BA	0x462A    MOV	R2, R5
0x08BC	0x4621    MOV	R1, R4
0x08BE	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x08C2	0xF7FFFD3F  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x08C6	0xFA1FF689  UXTH	R6, R9
0x08CA	0xF89D5005  LDRB	R5, [SP, #5]
0x08CE	0xF89D4004  LDRB	R4, [SP, #4]
0x08D2	0x1B2C    SUB	R4, R5, R4
0x08D4	0xB224    SXTH	R4, R4
0x08D6	0x4374    MULS	R4, R6, R4
0x08D8	0xFB94F5FA  SDIV	R5, R4, R10
0x08DC	0xF89D4004  LDRB	R4, [SP, #4]
0x08E0	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x08E4	0xFA1FF689  UXTH	R6, R9
0x08E8	0xF89D5007  LDRB	R5, [SP, #7]
0x08EC	0xF89D4006  LDRB	R4, [SP, #6]
0x08F0	0x1B2C    SUB	R4, R5, R4
0x08F2	0xB224    SXTH	R4, R4
0x08F4	0x4374    MULS	R4, R6, R4
0x08F6	0xFB94F5FA  SDIV	R5, R4, R10
0x08FA	0xF89D4006  LDRB	R4, [SP, #6]
0x08FE	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x0900	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0904	0xF89D5009  LDRB	R5, [SP, #9]
0x0908	0xF89D4008  LDRB	R4, [SP, #8]
0x090C	0x1B2C    SUB	R4, R5, R4
0x090E	0xB224    SXTH	R4, R4
0x0910	0x4374    MULS	R4, R6, R4
0x0912	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x0916	0xF89D4008  LDRB	R4, [SP, #8]
0x091A	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x091C	0xB2E2    UXTB	R2, R4
0x091E	0xB2F9    UXTB	R1, R7
0x0920	0xFA5FF088  UXTB	R0, R8
0x0924	0xF7FFFD72  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x0928	0xF8DDE000  LDR	LR, [SP, #0]
0x092C	0xB003    ADD	SP, SP, #12
0x092E	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0344	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x0346	0x0AC4    LSRS	R4, R0, #11
0x0348	0xB2A4    UXTH	R4, R4
0x034A	0x00E4    LSLS	R4, R4, #3
0x034C	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x034E	0x0944    LSRS	R4, R0, #5
0x0350	0xB2A4    UXTH	R4, R4
0x0352	0x00A4    LSLS	R4, R4, #2
0x0354	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x0356	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x0358	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x035A	0xB001    ADD	SP, SP, #4
0x035C	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x040C	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x040E	0x08C3    LSRS	R3, R0, #3
0x0410	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x0412	0x02DC    LSLS	R4, R3, #11
0x0414	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x0416	0x088B    LSRS	R3, R1, #2
0x0418	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x041A	0x015B    LSLS	R3, R3, #5
0x041C	0xB29B    UXTH	R3, R3
0x041E	0x431C    ORRS	R4, R3
0x0420	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x0422	0x08D3    LSRS	R3, R2, #3
0x0424	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x0426	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x042A	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x042C	0xB001    ADD	SP, SP, #4
0x042E	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_set_sprite_offset:
;cp_pix_render.h, 85 :: 		void set_sprite_offset(int32_t ofs_x, int32_t ofs_y) {
; ofs_y start address is: 4 (R1)
; ofs_x start address is: 0 (R0)
0x5F0C	0xB081    SUB	SP, SP, #4
; ofs_y end address is: 4 (R1)
; ofs_x end address is: 0 (R0)
; ofs_x start address is: 0 (R0)
; ofs_y start address is: 4 (R1)
;cp_pix_render.h, 86 :: 		offset_x = ofs_x;
0x5F0E	0x4A03    LDR	R2, [PC, #12]
0x5F10	0x6010    STR	R0, [R2, #0]
; ofs_x end address is: 0 (R0)
;cp_pix_render.h, 87 :: 		offset_y = ofs_y;
0x5F12	0x4A03    LDR	R2, [PC, #12]
0x5F14	0x6011    STR	R1, [R2, #0]
; ofs_y end address is: 4 (R1)
;cp_pix_render.h, 88 :: 		}
L_end_set_sprite_offset:
0x5F16	0xB001    ADD	SP, SP, #4
0x5F18	0x4770    BX	LR
0x5F1A	0xBF00    NOP
0x5F1C	0x00042000  	P7_final_project_main_offset_x+0
0x5F20	0x00082000  	P7_final_project_main_offset_y+0
; end of _set_sprite_offset
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x1874	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x1876	0x4B12    LDR	R3, [PC, #72]
0x1878	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x187A	0x1C83    ADDS	R3, R0, #2
0x187C	0x781C    LDRB	R4, [R3, #0]
0x187E	0x1CC3    ADDS	R3, R0, #3
0x1880	0x781B    LDRB	R3, [R3, #0]
0x1882	0x021B    LSLS	R3, R3, #8
0x1884	0xB29B    UXTH	R3, R3
0x1886	0x18E4    ADDS	R4, R4, R3
0x1888	0x4B0E    LDR	R3, [PC, #56]
0x188A	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x188C	0x1D03    ADDS	R3, R0, #4
0x188E	0x781C    LDRB	R4, [R3, #0]
0x1890	0x1D43    ADDS	R3, R0, #5
0x1892	0x781B    LDRB	R3, [R3, #0]
0x1894	0x021B    LSLS	R3, R3, #8
0x1896	0xB29B    UXTH	R3, R3
0x1898	0x18E4    ADDS	R4, R4, R3
0x189A	0x4B0B    LDR	R3, [PC, #44]
0x189C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x189E	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x18A0	0x781C    LDRB	R4, [R3, #0]
0x18A2	0x4B0A    LDR	R3, [PC, #40]
0x18A4	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x18A6	0x4B0A    LDR	R3, [PC, #40]
0x18A8	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x18AA	0x4B0A    LDR	R3, [PC, #40]
0x18AC	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x18AE	0x2401    MOVS	R4, #1
0x18B0	0x4B09    LDR	R3, [PC, #36]
0x18B2	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x18B4	0x2400    MOVS	R4, #0
0x18B6	0x4B09    LDR	R3, [PC, #36]
0x18B8	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x18BA	0xB001    ADD	SP, SP, #4
0x18BC	0x4770    BX	LR
0x18BE	0xBF00    NOP
0x18C0	0x08302000  	__Lib_TFT__font+0
0x18C4	0x082E2000  	__Lib_TFT__fontFirstChar+0
0x18C8	0x08342000  	__Lib_TFT__fontLastChar+0
0x18CC	0x08362000  	__Lib_TFT__fontHeight+0
0x18D0	0x08382000  	__Lib_TFT_FontColor+0
0x18D4	0x082D2000  	__Lib_TFT_FontOrientation+0
0x18D8	0x00CF2000  	__Lib_TFT_FontInitialized+0
0x18DC	0x082C2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5F94	0xB083    SUB	SP, SP, #12
0x5F96	0xF8CDE000  STR	LR, [SP, #0]
0x5F9A	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x5F9C	0x4B1C    LDR	R3, [PC, #112]
0x5F9E	0x881B    LDRH	R3, [R3, #0]
0x5FA0	0x4299    CMP	R1, R3
0x5FA2	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x5FA4	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5FA6	0x4B1B    LDR	R3, [PC, #108]
0x5FA8	0x881B    LDRH	R3, [R3, #0]
0x5FAA	0x429A    CMP	R2, R3
0x5FAC	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x5FAE	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5FB0	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x5FB2	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x5FB6	0xB288    UXTH	R0, R1
0x5FB8	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x5FBA	0xF7FEFA17  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x5FBE	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x5FC2	0x9B02    LDR	R3, [SP, #8]
0x5FC4	0x181B    ADDS	R3, R3, R0
0x5FC6	0x781B    LDRB	R3, [R3, #0]
0x5FC8	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x5FCA	0x4B13    LDR	R3, [PC, #76]
0x5FCC	0x781B    LDRB	R3, [R3, #0]
0x5FCE	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x5FD0	0x9B02    LDR	R3, [SP, #8]
0x5FD2	0x181B    ADDS	R3, R3, R0
0x5FD4	0x781B    LDRB	R3, [R3, #0]
0x5FD6	0xF8AD0004  STRH	R0, [SP, #4]
0x5FDA	0xB298    UXTH	R0, R3
0x5FDC	0xF7FCFCC6  BL	__Lib_TFT__TFT_Write_Char_E+0
0x5FE0	0xF8BD0004  LDRH	R0, [SP, #4]
0x5FE4	0x1C41    ADDS	R1, R0, #1
0x5FE6	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x5FE8	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x5FEA	0x9B02    LDR	R3, [SP, #8]
0x5FEC	0x181B    ADDS	R3, R3, R0
0x5FEE	0x781B    LDRB	R3, [R3, #0]
0x5FF0	0xF8AD0004  STRH	R0, [SP, #4]
0x5FF4	0xB298    UXTH	R0, R3
0x5FF6	0xF7FCFBB9  BL	__Lib_TFT__TFT_Write_Char+0
0x5FFA	0xF8BD0004  LDRH	R0, [SP, #4]
0x5FFE	0x1C41    ADDS	R1, R0, #1
0x6000	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x6002	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x6004	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x6006	0xF8DDE000  LDR	LR, [SP, #0]
0x600A	0xB003    ADD	SP, SP, #12
0x600C	0x4770    BX	LR
0x600E	0xBF00    NOP
0x6010	0x07F22000  	_TFT_DISP_WIDTH+0
0x6014	0x08102000  	_TFT_DISP_HEIGHT+0
0x6018	0x082C2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x296C	0xB08A    SUB	SP, SP, #40
0x296E	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x2972	0xF2400100  MOVW	R1, #0
0x2976	0xF8AD1024  STRH	R1, [SP, #36]
0x297A	0x2100    MOVS	R1, #0
0x297C	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x2980	0x49B5    LDR	R1, [PC, #724]
0x2982	0x8809    LDRH	R1, [R1, #0]
0x2984	0x4288    CMP	R0, R1
0x2986	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x2988	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x298A	0x49B4    LDR	R1, [PC, #720]
0x298C	0x8809    LDRH	R1, [R1, #0]
0x298E	0x4288    CMP	R0, R1
0x2990	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x2992	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x2994	0x49B0    LDR	R1, [PC, #704]
0x2996	0x8809    LDRH	R1, [R1, #0]
0x2998	0x1A41    SUB	R1, R0, R1
0x299A	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x299C	0x008A    LSLS	R2, R1, #2
0x299E	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x29A0	0x49AF    LDR	R1, [PC, #700]
0x29A2	0x6809    LDR	R1, [R1, #0]
0x29A4	0x3108    ADDS	R1, #8
0x29A6	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x29A8	0x4608    MOV	R0, R1
0x29AA	0x2104    MOVS	R1, #4
0x29AC	0xF7FEFDD0  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x29B0	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x29B2	0x7803    LDRB	R3, [R0, #0]
0x29B4	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x29B8	0x1C41    ADDS	R1, R0, #1
0x29BA	0x7809    LDRB	R1, [R1, #0]
0x29BC	0xB2CA    UXTB	R2, R1
0x29BE	0x1C81    ADDS	R1, R0, #2
0x29C0	0x7809    LDRB	R1, [R1, #0]
0x29C2	0x0209    LSLS	R1, R1, #8
0x29C4	0x1852    ADDS	R2, R2, R1
0x29C6	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x29C8	0x7809    LDRB	R1, [R1, #0]
0x29CA	0x0409    LSLS	R1, R1, #16
0x29CC	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x29CE	0x49A4    LDR	R1, [PC, #656]
0x29D0	0x6809    LDR	R1, [R1, #0]
0x29D2	0x1889    ADDS	R1, R1, R2
0x29D4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x29D6	0x08DA    LSRS	R2, R3, #3
0x29D8	0xB2D2    UXTB	R2, R2
0x29DA	0x49A3    LDR	R1, [PC, #652]
0x29DC	0x8809    LDRH	R1, [R1, #0]
0x29DE	0x4351    MULS	R1, R2, R1
0x29E0	0xB289    UXTH	R1, R1
0x29E2	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x29E4	0xF0030107  AND	R1, R3, #7
0x29E8	0xB2C9    UXTB	R1, R1
0x29EA	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x29EC	0x499E    LDR	R1, [PC, #632]
0x29EE	0x880A    LDRH	R2, [R1, #0]
0x29F0	0x9906    LDR	R1, [SP, #24]
0x29F2	0x1889    ADDS	R1, R1, R2
0x29F4	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x29F6	0x9906    LDR	R1, [SP, #24]
0x29F8	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x29FA	0xAC05    ADD	R4, SP, #20
0x29FC	0x4622    MOV	R2, R4
0x29FE	0x9906    LDR	R1, [SP, #24]
0x2A00	0x9804    LDR	R0, [SP, #16]
0x2A02	0x4C9A    LDR	R4, [PC, #616]
0x2A04	0x6824    LDR	R4, [R4, #0]
0x2A06	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2A08	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x2A0A	0x9A05    LDR	R2, [SP, #20]
0x2A0C	0x9904    LDR	R1, [SP, #16]
0x2A0E	0x1889    ADDS	R1, R1, R2
0x2A10	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x2A12	0x9A05    LDR	R2, [SP, #20]
0x2A14	0x9906    LDR	R1, [SP, #24]
0x2A16	0x1A89    SUB	R1, R1, R2
0x2A18	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x2A1A	0x2100    MOVS	R1, #0
0x2A1C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x2A1E	0x4994    LDR	R1, [PC, #592]
0x2A20	0x7809    LDRB	R1, [R1, #0]
0x2A22	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x2A24	0x4992    LDR	R1, [PC, #584]
0x2A26	0x7809    LDRB	R1, [R1, #0]
0x2A28	0x2902    CMP	R1, #2
0x2A2A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x2A2C	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x2A2E	0x4991    LDR	R1, [PC, #580]
0x2A30	0x8809    LDRH	R1, [R1, #0]
0x2A32	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x2A36	0x2100    MOVS	R1, #0
0x2A38	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x2A3C	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x2A3E	0x498A    LDR	R1, [PC, #552]
0x2A40	0x880A    LDRH	R2, [R1, #0]
0x2A42	0xF89D1009  LDRB	R1, [SP, #9]
0x2A46	0x4291    CMP	R1, R2
0x2A48	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x2A4C	0x498A    LDR	R1, [PC, #552]
0x2A4E	0x8809    LDRH	R1, [R1, #0]
0x2A50	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x2A54	0x2100    MOVS	R1, #0
0x2A56	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x2A5A	0x2100    MOVS	R1, #0
0x2A5C	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x2A60	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x2A62	0xF89D2027  LDRB	R2, [SP, #39]
0x2A66	0xF89D1008  LDRB	R1, [SP, #8]
0x2A6A	0x4291    CMP	R1, R2
0x2A6C	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x2A6E	0xF89D100C  LDRB	R1, [SP, #12]
0x2A72	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x2A74	0x9907    LDR	R1, [SP, #28]
0x2A76	0x1C49    ADDS	R1, R1, #1
0x2A78	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x2A7A	0x9A08    LDR	R2, [SP, #32]
0x2A7C	0x9905    LDR	R1, [SP, #20]
0x2A7E	0x4291    CMP	R1, R2
0x2A80	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x2A82	0x9A05    LDR	R2, [SP, #20]
0x2A84	0x9907    LDR	R1, [SP, #28]
0x2A86	0x4291    CMP	R1, R2
0x2A88	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x2A8A	0x2101    MOVS	R1, #1
0x2A8C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x2A8E	0xAC05    ADD	R4, SP, #20
0x2A90	0x4622    MOV	R2, R4
0x2A92	0x9906    LDR	R1, [SP, #24]
0x2A94	0x9804    LDR	R0, [SP, #16]
0x2A96	0x4C75    LDR	R4, [PC, #468]
0x2A98	0x6824    LDR	R4, [R4, #0]
0x2A9A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2A9C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x2A9E	0x9906    LDR	R1, [SP, #24]
0x2AA0	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x2AA2	0x9A05    LDR	R2, [SP, #20]
0x2AA4	0x9904    LDR	R1, [SP, #16]
0x2AA6	0x1889    ADDS	R1, R1, R2
0x2AA8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x2AAA	0x9A05    LDR	R2, [SP, #20]
0x2AAC	0x9906    LDR	R1, [SP, #24]
0x2AAE	0x1A89    SUB	R1, R1, R2
0x2AB0	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x2AB2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x2AB4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x2AB6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x2AB8	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x2ABA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x2ABC	0x7801    LDRB	R1, [R0, #0]
0x2ABE	0xF88D1026  STRB	R1, [SP, #38]
0x2AC2	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x2AC4	0x2101    MOVS	R1, #1
0x2AC6	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x2ACA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x2ACC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x2ACE	0xF89D200C  LDRB	R2, [SP, #12]
0x2AD2	0xF89D1026  LDRB	R1, [SP, #38]
0x2AD6	0x4011    ANDS	R1, R2
0x2AD8	0xB2C9    UXTB	R1, R1
0x2ADA	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x2ADC	0x4967    LDR	R1, [PC, #412]
0x2ADE	0x8809    LDRH	R1, [R1, #0]
0x2AE0	0x9001    STR	R0, [SP, #4]
0x2AE2	0xB28A    UXTH	R2, R1
0x2AE4	0xF8BD100A  LDRH	R1, [SP, #10]
0x2AE8	0xF8BD0024  LDRH	R0, [SP, #36]
0x2AEC	0xF7FDFC4A  BL	_TFT_Dot+0
0x2AF0	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x2AF2	0xF8BD1024  LDRH	R1, [SP, #36]
0x2AF6	0x1C49    ADDS	R1, R1, #1
0x2AF8	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x2AFC	0xF89D100C  LDRB	R1, [SP, #12]
0x2B00	0x0049    LSLS	R1, R1, #1
0x2B02	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x2B06	0xF89D1008  LDRB	R1, [SP, #8]
0x2B0A	0x1C49    ADDS	R1, R1, #1
0x2B0C	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x2B10	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2B12	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x2B14	0xF8BD100A  LDRH	R1, [SP, #10]
0x2B18	0x1C49    ADDS	R1, R1, #1
0x2B1A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x2B1E	0xF89D1009  LDRB	R1, [SP, #9]
0x2B22	0x1C49    ADDS	R1, R1, #1
0x2B24	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x2B28	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x2B2A	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x2B2C	0x4950    LDR	R1, [PC, #320]
0x2B2E	0x7809    LDRB	R1, [R1, #0]
0x2B30	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x2B32	0xF8BD1024  LDRH	R1, [SP, #36]
0x2B36	0x1C4A    ADDS	R2, R1, #1
0x2B38	0x494F    LDR	R1, [PC, #316]
0x2B3A	0x800A    STRH	R2, [R1, #0]
0x2B3C	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x2B3E	0xF8BD200A  LDRH	R2, [SP, #10]
0x2B42	0x494C    LDR	R1, [PC, #304]
0x2B44	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x2B46	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x2B48	0x494B    LDR	R1, [PC, #300]
0x2B4A	0x8809    LDRH	R1, [R1, #0]
0x2B4C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x2B50	0x2100    MOVS	R1, #0
0x2B52	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x2B56	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x2B58	0x4943    LDR	R1, [PC, #268]
0x2B5A	0x880A    LDRH	R2, [R1, #0]
0x2B5C	0xF89D1009  LDRB	R1, [SP, #9]
0x2B60	0x4291    CMP	R1, R2
0x2B62	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x2B66	0x4943    LDR	R1, [PC, #268]
0x2B68	0x8809    LDRH	R1, [R1, #0]
0x2B6A	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x2B6E	0x2100    MOVS	R1, #0
0x2B70	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x2B74	0x2100    MOVS	R1, #0
0x2B76	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x2B7A	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x2B7C	0xF89D2027  LDRB	R2, [SP, #39]
0x2B80	0xF89D1008  LDRB	R1, [SP, #8]
0x2B84	0x4291    CMP	R1, R2
0x2B86	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x2B88	0xF89D100C  LDRB	R1, [SP, #12]
0x2B8C	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x2B8E	0x9907    LDR	R1, [SP, #28]
0x2B90	0x1C49    ADDS	R1, R1, #1
0x2B92	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x2B94	0x9A08    LDR	R2, [SP, #32]
0x2B96	0x9905    LDR	R1, [SP, #20]
0x2B98	0x4291    CMP	R1, R2
0x2B9A	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x2B9C	0x9A05    LDR	R2, [SP, #20]
0x2B9E	0x9907    LDR	R1, [SP, #28]
0x2BA0	0x4291    CMP	R1, R2
0x2BA2	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x2BA4	0x2101    MOVS	R1, #1
0x2BA6	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x2BA8	0xAC05    ADD	R4, SP, #20
0x2BAA	0x4622    MOV	R2, R4
0x2BAC	0x9906    LDR	R1, [SP, #24]
0x2BAE	0x9804    LDR	R0, [SP, #16]
0x2BB0	0x4C2E    LDR	R4, [PC, #184]
0x2BB2	0x6824    LDR	R4, [R4, #0]
0x2BB4	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2BB6	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x2BB8	0x9906    LDR	R1, [SP, #24]
0x2BBA	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x2BBC	0x9A05    LDR	R2, [SP, #20]
0x2BBE	0x9904    LDR	R1, [SP, #16]
0x2BC0	0x1889    ADDS	R1, R1, R2
0x2BC2	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x2BC4	0x9A05    LDR	R2, [SP, #20]
0x2BC6	0x9906    LDR	R1, [SP, #24]
0x2BC8	0x1A89    SUB	R1, R1, R2
0x2BCA	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x2BCC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x2BCE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x2BD0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x2BD2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x2BD4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x2BD6	0x7801    LDRB	R1, [R0, #0]
0x2BD8	0xF88D1026  STRB	R1, [SP, #38]
0x2BDC	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x2BDE	0x2101    MOVS	R1, #1
0x2BE0	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x2BE4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x2BE6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x2BE8	0xF89D200C  LDRB	R2, [SP, #12]
0x2BEC	0xF89D1026  LDRB	R1, [SP, #38]
0x2BF0	0x4011    ANDS	R1, R2
0x2BF2	0xB2C9    UXTB	R1, R1
0x2BF4	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x2BF6	0x4921    LDR	R1, [PC, #132]
0x2BF8	0x8809    LDRH	R1, [R1, #0]
0x2BFA	0x9001    STR	R0, [SP, #4]
0x2BFC	0xB28A    UXTH	R2, R1
0x2BFE	0xF8BD1024  LDRH	R1, [SP, #36]
0x2C02	0xF8BD000A  LDRH	R0, [SP, #10]
0x2C06	0xF7FDFBBD  BL	_TFT_Dot+0
0x2C0A	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x2C0C	0xF8BD1024  LDRH	R1, [SP, #36]
0x2C10	0x1E49    SUBS	R1, R1, #1
0x2C12	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x2C16	0xF89D100C  LDRB	R1, [SP, #12]
0x2C1A	0x0049    LSLS	R1, R1, #1
0x2C1C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x2C20	0xF89D1008  LDRB	R1, [SP, #8]
0x2C24	0x1C49    ADDS	R1, R1, #1
0x2C26	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x2C2A	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2C2C	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x2C2E	0xF8BD100A  LDRH	R1, [SP, #10]
0x2C32	0x1C49    ADDS	R1, R1, #1
0x2C34	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x2C38	0xF89D1009  LDRB	R1, [SP, #9]
0x2C3C	0x1C49    ADDS	R1, R1, #1
0x2C3E	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x2C42	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x2C44	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x2C46	0xF8BD1024  LDRH	R1, [SP, #36]
0x2C4A	0x1E4A    SUBS	R2, R1, #1
0x2C4C	0x4909    LDR	R1, [PC, #36]
0x2C4E	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x2C50	0xF8DDE000  LDR	LR, [SP, #0]
0x2C54	0xB00A    ADD	SP, SP, #40
0x2C56	0x4770    BX	LR
0x2C58	0x082E2000  	__Lib_TFT__fontFirstChar+0
0x2C5C	0x08342000  	__Lib_TFT__fontLastChar+0
0x2C60	0x083C2000  	__Lib_TFT_activeExtFont+0
0x2C64	0x08402000  	__Lib_TFT_headerBuffer+0
0x2C68	0x08362000  	__Lib_TFT__fontHeight+0
0x2C6C	0x084C2000  	_TFT_Get_Ext_Data_Ptr+0
0x2C70	0x082D2000  	__Lib_TFT_FontOrientation+0
0x2C74	0x082A2000  	__Lib_TFT_y_cord+0
0x2C78	0x08282000  	__Lib_TFT_x_cord+0
0x2C7C	0x08382000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x1550	0xB085    SUB	SP, SP, #20
0x1552	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x1556	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x1558	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x155A	0x2900    CMP	R1, #0
0x155C	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x155E	0xAC04    ADD	R4, SP, #16
0x1560	0x9301    STR	R3, [SP, #4]
0x1562	0xF8AD1008  STRH	R1, [SP, #8]
0x1566	0x9503    STR	R5, [SP, #12]
0x1568	0x4622    MOV	R2, R4
0x156A	0x4618    MOV	R0, R3
0x156C	0x4C10    LDR	R4, [PC, #64]
0x156E	0x6824    LDR	R4, [R4, #0]
0x1570	0x47A0    BLX	R4
0x1572	0x9D03    LDR	R5, [SP, #12]
0x1574	0xF8BD1008  LDRH	R1, [SP, #8]
0x1578	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x157A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x157C	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x157E	0xF8BD2010  LDRH	R2, [SP, #16]
0x1582	0x4290    CMP	R0, R2
0x1584	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x1586	0x7822    LDRB	R2, [R4, #0]
0x1588	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x158A	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x158C	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x158E	0x1C40    ADDS	R0, R0, #1
0x1590	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x1592	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x1594	0xF8BD2010  LDRH	R2, [SP, #16]
0x1598	0x1A89    SUB	R1, R1, R2
0x159A	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x159C	0xF8BD2010  LDRH	R2, [SP, #16]
0x15A0	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x15A2	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x15A4	0xF8DDE000  LDR	LR, [SP, #0]
0x15A8	0xB005    ADD	SP, SP, #20
0x15AA	0x4770    BX	LR
0x15AC	0x08402000  	__Lib_TFT_headerBuffer+0
0x15B0	0x084C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x276C	0xB086    SUB	SP, SP, #24
0x276E	0xF8CDE000  STR	LR, [SP, #0]
0x2772	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x2774	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x2778	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x277A	0x4972    LDR	R1, [PC, #456]
0x277C	0x7809    LDRB	R1, [R1, #0]
0x277E	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x2780	0x4971    LDR	R1, [PC, #452]
0x2782	0x2200    MOVS	R2, #0
0x2784	0x4608    MOV	R0, R1
0x2786	0xF2400100  MOVW	R1, #0
0x278A	0xF7FFF873  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x278E	0x2201    MOVS	R2, #1
0x2790	0x496C    LDR	R1, [PC, #432]
0x2792	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x2794	0x496D    LDR	R1, [PC, #436]
0x2796	0x8809    LDRH	R1, [R1, #0]
0x2798	0x428F    CMP	R7, R1
0x279A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x279C	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x279E	0x496C    LDR	R1, [PC, #432]
0x27A0	0x8809    LDRH	R1, [R1, #0]
0x27A2	0x428F    CMP	R7, R1
0x27A4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x27A6	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x27A8	0x4968    LDR	R1, [PC, #416]
0x27AA	0x8809    LDRH	R1, [R1, #0]
0x27AC	0x1A79    SUB	R1, R7, R1
0x27AE	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x27B0	0x008A    LSLS	R2, R1, #2
0x27B2	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x27B4	0x4C67    LDR	R4, [PC, #412]
0x27B6	0x6821    LDR	R1, [R4, #0]
0x27B8	0x3108    ADDS	R1, #8
0x27BA	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x27BC	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x27BE	0x1C59    ADDS	R1, R3, #1
0x27C0	0x7809    LDRB	R1, [R1, #0]
0x27C2	0xB2CA    UXTB	R2, R1
0x27C4	0x1C99    ADDS	R1, R3, #2
0x27C6	0x7809    LDRB	R1, [R1, #0]
0x27C8	0x0209    LSLS	R1, R1, #8
0x27CA	0x1852    ADDS	R2, R2, R1
0x27CC	0x1CD9    ADDS	R1, R3, #3
0x27CE	0x7809    LDRB	R1, [R1, #0]
0x27D0	0x0409    LSLS	R1, R1, #16
0x27D2	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x27D4	0x4621    MOV	R1, R4
0x27D6	0x6809    LDR	R1, [R1, #0]
0x27D8	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x27DA	0x495F    LDR	R1, [PC, #380]
0x27DC	0x7809    LDRB	R1, [R1, #0]
0x27DE	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x27E0	0x495D    LDR	R1, [PC, #372]
0x27E2	0x7809    LDRB	R1, [R1, #0]
0x27E4	0x2902    CMP	R1, #2
0x27E6	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x27E8	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x27EA	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x27EC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x27EE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x27F0	0x46A0    MOV	R8, R4
0x27F2	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x27F4	0x495A    LDR	R1, [PC, #360]
0x27F6	0x8809    LDRH	R1, [R1, #0]
0x27F8	0x428A    CMP	R2, R1
0x27FA	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x27FC	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x27FE	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x2800	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x2802	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2804	0x4284    CMP	R4, R0
0x2806	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x2808	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x280A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x280E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x2812	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x2814	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2816	0xEA060107  AND	R1, R6, R7, LSL #0
0x281A	0xB2C9    UXTB	R1, R1
0x281C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x281E	0x4952    LDR	R1, [PC, #328]
0x2820	0x8809    LDRH	R1, [R1, #0]
0x2822	0xF88D6004  STRB	R6, [SP, #4]
0x2826	0xF8CD8008  STR	R8, [SP, #8]
0x282A	0xF88D700C  STRB	R7, [SP, #12]
0x282E	0xF88D200D  STRB	R2, [SP, #13]
0x2832	0xF8AD300E  STRH	R3, [SP, #14]
0x2836	0xF88D0010  STRB	R0, [SP, #16]
0x283A	0xF8AD5012  STRH	R5, [SP, #18]
0x283E	0xF88D4014  STRB	R4, [SP, #20]
0x2842	0xB28A    UXTH	R2, R1
0x2844	0xB219    SXTH	R1, R3
0x2846	0xB228    SXTH	R0, R5
0x2848	0xF7FDFD9C  BL	_TFT_Dot+0
0x284C	0xF89D4014  LDRB	R4, [SP, #20]
0x2850	0xF8BD5012  LDRH	R5, [SP, #18]
0x2854	0xF89D0010  LDRB	R0, [SP, #16]
0x2858	0xF8BD300E  LDRH	R3, [SP, #14]
0x285C	0xF89D200D  LDRB	R2, [SP, #13]
0x2860	0xF89D700C  LDRB	R7, [SP, #12]
0x2864	0xF8DD8008  LDR	R8, [SP, #8]
0x2868	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x286C	0x1C6D    ADDS	R5, R5, #1
0x286E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x2870	0x0079    LSLS	R1, R7, #1
0x2872	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x2874	0x1C64    ADDS	R4, R4, #1
0x2876	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2878	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x287A	0x1C5B    ADDS	R3, R3, #1
0x287C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x287E	0x1C52    ADDS	R2, R2, #1
0x2880	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x2882	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x2884	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x2886	0x4934    LDR	R1, [PC, #208]
0x2888	0x7809    LDRB	R1, [R1, #0]
0x288A	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x288C	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x288E	0x4935    LDR	R1, [PC, #212]
0x2890	0x800A    STRH	R2, [R1, #0]
0x2892	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x2894	0x4931    LDR	R1, [PC, #196]
0x2896	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x2898	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x289A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x289C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x289E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x28A0	0x492F    LDR	R1, [PC, #188]
0x28A2	0x8809    LDRH	R1, [R1, #0]
0x28A4	0x428A    CMP	R2, R1
0x28A6	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x28A8	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x28AA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x28AC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x28AE	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x28B0	0x46A0    MOV	R8, R4
0x28B2	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x28B4	0x4284    CMP	R4, R0
0x28B6	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x28B8	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x28BA	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x28BE	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x28C2	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x28C4	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x28C6	0xEA060107  AND	R1, R6, R7, LSL #0
0x28CA	0xB2C9    UXTB	R1, R1
0x28CC	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x28CE	0x4926    LDR	R1, [PC, #152]
0x28D0	0x8809    LDRH	R1, [R1, #0]
0x28D2	0xF88D6004  STRB	R6, [SP, #4]
0x28D6	0xF8CD8008  STR	R8, [SP, #8]
0x28DA	0xF88D700C  STRB	R7, [SP, #12]
0x28DE	0xF88D200D  STRB	R2, [SP, #13]
0x28E2	0xF8AD300E  STRH	R3, [SP, #14]
0x28E6	0xF88D0010  STRB	R0, [SP, #16]
0x28EA	0xF8AD5012  STRH	R5, [SP, #18]
0x28EE	0xF88D4014  STRB	R4, [SP, #20]
0x28F2	0xB28A    UXTH	R2, R1
0x28F4	0xB229    SXTH	R1, R5
0x28F6	0xB218    SXTH	R0, R3
0x28F8	0xF7FDFD44  BL	_TFT_Dot+0
0x28FC	0xF89D4014  LDRB	R4, [SP, #20]
0x2900	0xF8BD5012  LDRH	R5, [SP, #18]
0x2904	0xF89D0010  LDRB	R0, [SP, #16]
0x2908	0xF8BD300E  LDRH	R3, [SP, #14]
0x290C	0xF89D200D  LDRB	R2, [SP, #13]
0x2910	0xF89D700C  LDRB	R7, [SP, #12]
0x2914	0xF8DD8008  LDR	R8, [SP, #8]
0x2918	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x291C	0x1E6D    SUBS	R5, R5, #1
0x291E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x2920	0x0079    LSLS	R1, R7, #1
0x2922	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x2924	0x1C64    ADDS	R4, R4, #1
0x2926	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2928	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x292A	0x1C5B    ADDS	R3, R3, #1
0x292C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x292E	0x1C52    ADDS	R2, R2, #1
0x2930	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2932	0x4644    MOV	R4, R8
0x2934	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x2936	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x2938	0x4908    LDR	R1, [PC, #32]
0x293A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x293C	0xF8DDE000  LDR	LR, [SP, #0]
0x2940	0xB006    ADD	SP, SP, #24
0x2942	0x4770    BX	LR
0x2944	0x00CF2000  	__Lib_TFT_FontInitialized+0
0x2948	0x7ECC0000  	_TFT_defaultFont+0
0x294C	0x082E2000  	__Lib_TFT__fontFirstChar+0
0x2950	0x08342000  	__Lib_TFT__fontLastChar+0
0x2954	0x08302000  	__Lib_TFT__font+0
0x2958	0x082D2000  	__Lib_TFT_FontOrientation+0
0x295C	0x082A2000  	__Lib_TFT_y_cord+0
0x2960	0x08362000  	__Lib_TFT__fontHeight+0
0x2964	0x08282000  	__Lib_TFT_x_cord+0
0x2968	0x08382000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_load_intro_screen:
;cp_intro_screen_ctl.h, 97 :: 		void load_intro_screen() {
0x70DC	0xB085    SUB	SP, SP, #20
0x70DE	0xF8CDE000  STR	LR, [SP, #0]
;cp_intro_screen_ctl.h, 99 :: 		uint8_t rotation = 0;
0x70E2	0xF10D0B08  ADD	R11, SP, #8
0x70E6	0xF10B0A08  ADD	R10, R11, #8
0x70EA	0xF8DFC140  LDR	R12, [PC, #320]
0x70EE	0xF7FFFDA3  BL	___CC2DW+0
;cp_intro_screen_ctl.h, 100 :: 		uint8_t scroll_dir = 1; // 1=Down/Right, 2=Up/Right, 3=Up/left, 4, Down/Left
;cp_intro_screen_ctl.h, 101 :: 		uint32_t volatile x_axis = 35;
;cp_intro_screen_ctl.h, 102 :: 		uint32_t volatile y_axis = 115;
; y_axis start address is: 8 (R2)
0x70F2	0xF04F0273  MOV	R2, #115
;cp_intro_screen_ctl.h, 104 :: 		uint32_t  prev_val = 0;
;cp_intro_screen_ctl.h, 105 :: 		uint32_t  prev_val2 = 5;
;cp_intro_screen_ctl.h, 106 :: 		uint32_t counter = 1;
0x70F6	0xF04F0001  MOV	R0, #1
0x70FA	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 108 :: 		intro_game_phase = PHASE_INTRO;
0x70FC	0x2100    MOVS	R1, #0
0x70FE	0x484C    LDR	R0, [PC, #304]
0x7100	0x7001    STRB	R1, [R0, #0]
;cp_intro_screen_ctl.h, 109 :: 		cur_screen_run_flag = TRUE;
0x7102	0x2101    MOVS	R1, #1
0x7104	0x484B    LDR	R0, [PC, #300]
0x7106	0x7001    STRB	R1, [R0, #0]
;cp_intro_screen_ctl.h, 115 :: 		TFT_Fill_Screen(CL_BLACK);
0x7108	0x9201    STR	R2, [SP, #4]
0x710A	0xF2400000  MOVW	R0, #0
0x710E	0xF7FFF8F7  BL	_TFT_Fill_Screen+0
;cp_intro_screen_ctl.h, 117 :: 		draw_info_text( 10,220);
0x7112	0x21DC    MOVS	R1, #220
0x7114	0x200A    MOVS	R0, #10
0x7116	0xF7FEFF25  BL	_draw_info_text+0
; y_axis end address is: 8 (R2)
0x711A	0x9A01    LDR	R2, [SP, #4]
0x711C	0x4611    MOV	R1, R2
;cp_intro_screen_ctl.h, 120 :: 		while (cur_screen_run_flag == TRUE ) {
L_load_intro_screen58:
; y_axis start address is: 4 (R1)
0x711E	0x4845    LDR	R0, [PC, #276]
0x7120	0x7800    LDRB	R0, [R0, #0]
0x7122	0x2801    CMP	R0, #1
0x7124	0xF040807E  BNE	L_load_intro_screen59
;cp_intro_screen_ctl.h, 123 :: 		draw_rectangle(x_axis, y_axis);
0x7128	0x9101    STR	R1, [SP, #4]
0x712A	0x9803    LDR	R0, [SP, #12]
0x712C	0xF7FEFEFA  BL	_draw_rectangle+0
0x7130	0x9901    LDR	R1, [SP, #4]
;cp_intro_screen_ctl.h, 126 :: 		if (scroll_dir == 1){
0x7132	0xF89D0009  LDRB	R0, [SP, #9]
0x7136	0x2801    CMP	R0, #1
0x7138	0xD115    BNE	L_load_intro_screen60
;cp_intro_screen_ctl.h, 127 :: 		x_axis+=X_SCROLL_SPEED;
0x713A	0x9803    LDR	R0, [SP, #12]
0x713C	0x1C40    ADDS	R0, R0, #1
0x713E	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 128 :: 		y_axis+=SCROLL_SPEED;
0x7140	0x1CCC    ADDS	R4, R1, #3
; y_axis end address is: 4 (R1)
; y_axis start address is: 16 (R4)
;cp_intro_screen_ctl.h, 131 :: 		if ( x_axis > (SCREEN_X_MAX -200) || y_axis > (SCREEN_Y_MAX-42) ) {
0x7142	0x9803    LDR	R0, [SP, #12]
0x7144	0x2878    CMP	R0, #120
0x7146	0xD802    BHI	L__load_intro_screen362
0x7148	0x2CC6    CMP	R4, #198
0x714A	0xD800    BHI	L__load_intro_screen361
0x714C	0xE009    B	L_load_intro_screen63
L__load_intro_screen362:
L__load_intro_screen361:
;cp_intro_screen_ctl.h, 132 :: 		if (rotation == 0) {
0x714E	0xF89D0008  LDRB	R0, [SP, #8]
0x7152	0xB918    CBNZ	R0, L_load_intro_screen64
;cp_intro_screen_ctl.h, 133 :: 		scroll_dir = 2;
0x7154	0x2002    MOVS	R0, #2
0x7156	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 134 :: 		}
0x715A	0xE002    B	L_load_intro_screen65
L_load_intro_screen64:
;cp_intro_screen_ctl.h, 136 :: 		scroll_dir = 4;
0x715C	0x2004    MOVS	R0, #4
0x715E	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 137 :: 		}
L_load_intro_screen65:
;cp_intro_screen_ctl.h, 138 :: 		}
L_load_intro_screen63:
;cp_intro_screen_ctl.h, 140 :: 		}
0x7162	0x4621    MOV	R1, R4
; y_axis end address is: 16 (R4)
0x7164	0xE04C    B	L_load_intro_screen66
L_load_intro_screen60:
;cp_intro_screen_ctl.h, 142 :: 		else if (scroll_dir == 2) {
; y_axis start address is: 4 (R1)
0x7166	0xF89D0009  LDRB	R0, [SP, #9]
0x716A	0x2802    CMP	R0, #2
0x716C	0xD114    BNE	L_load_intro_screen67
;cp_intro_screen_ctl.h, 143 :: 		x_axis += X_SCROLL_SPEED;
0x716E	0x9803    LDR	R0, [SP, #12]
0x7170	0x1C40    ADDS	R0, R0, #1
0x7172	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 144 :: 		y_axis -= SCROLL_SPEED;
0x7174	0x1ECC    SUBS	R4, R1, #3
; y_axis end address is: 4 (R1)
; y_axis start address is: 16 (R4)
;cp_intro_screen_ctl.h, 147 :: 		if (x_axis > (SCREEN_X_MAX -200) || y_axis <10   ) {
0x7176	0x9803    LDR	R0, [SP, #12]
0x7178	0x2878    CMP	R0, #120
0x717A	0xD802    BHI	L__load_intro_screen364
0x717C	0x2C0A    CMP	R4, #10
0x717E	0xD300    BCC	L__load_intro_screen363
0x7180	0xE009    B	L_load_intro_screen70
L__load_intro_screen364:
L__load_intro_screen363:
;cp_intro_screen_ctl.h, 148 :: 		if (rotation == 0) {
0x7182	0xF89D0008  LDRB	R0, [SP, #8]
0x7186	0xB918    CBNZ	R0, L_load_intro_screen71
;cp_intro_screen_ctl.h, 149 :: 		scroll_dir = 3;
0x7188	0x2003    MOVS	R0, #3
0x718A	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 150 :: 		}
0x718E	0xE002    B	L_load_intro_screen72
L_load_intro_screen71:
;cp_intro_screen_ctl.h, 152 :: 		scroll_dir = 1;
0x7190	0x2001    MOVS	R0, #1
0x7192	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 153 :: 		}
L_load_intro_screen72:
;cp_intro_screen_ctl.h, 154 :: 		}
L_load_intro_screen70:
;cp_intro_screen_ctl.h, 155 :: 		}
; y_axis end address is: 16 (R4)
0x7196	0xE032    B	L_load_intro_screen73
L_load_intro_screen67:
;cp_intro_screen_ctl.h, 158 :: 		else if (scroll_dir == 3) {
; y_axis start address is: 4 (R1)
0x7198	0xF89D0009  LDRB	R0, [SP, #9]
0x719C	0x2803    CMP	R0, #3
0x719E	0xD114    BNE	L_load_intro_screen74
;cp_intro_screen_ctl.h, 159 :: 		x_axis -= X_SCROLL_SPEED;
0x71A0	0x9803    LDR	R0, [SP, #12]
0x71A2	0x1E40    SUBS	R0, R0, #1
0x71A4	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 160 :: 		y_axis -= SCROLL_SPEED;
0x71A6	0x1ECC    SUBS	R4, R1, #3
; y_axis end address is: 4 (R1)
; y_axis start address is: 16 (R4)
;cp_intro_screen_ctl.h, 163 :: 		if ( x_axis < 10 || y_axis < 10 ) {
0x71A8	0x9803    LDR	R0, [SP, #12]
0x71AA	0x280A    CMP	R0, #10
0x71AC	0xD302    BCC	L__load_intro_screen366
0x71AE	0x2C0A    CMP	R4, #10
0x71B0	0xD300    BCC	L__load_intro_screen365
0x71B2	0xE009    B	L_load_intro_screen77
L__load_intro_screen366:
L__load_intro_screen365:
;cp_intro_screen_ctl.h, 165 :: 		if (rotation == 0) {
0x71B4	0xF89D0008  LDRB	R0, [SP, #8]
0x71B8	0xB918    CBNZ	R0, L_load_intro_screen78
;cp_intro_screen_ctl.h, 166 :: 		scroll_dir = 4; //4
0x71BA	0x2004    MOVS	R0, #4
0x71BC	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 167 :: 		}
0x71C0	0xE002    B	L_load_intro_screen79
L_load_intro_screen78:
;cp_intro_screen_ctl.h, 169 :: 		scroll_dir = 1;
0x71C2	0x2001    MOVS	R0, #1
0x71C4	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 170 :: 		}
L_load_intro_screen79:
;cp_intro_screen_ctl.h, 171 :: 		}
L_load_intro_screen77:
;cp_intro_screen_ctl.h, 173 :: 		}
; y_axis end address is: 16 (R4)
0x71C8	0xE019    B	L_load_intro_screen80
L_load_intro_screen74:
;cp_intro_screen_ctl.h, 175 :: 		else if (scroll_dir == 4) {
; y_axis start address is: 4 (R1)
0x71CA	0xF89D0009  LDRB	R0, [SP, #9]
0x71CE	0x2804    CMP	R0, #4
0x71D0	0xD114    BNE	L__load_intro_screen369
;cp_intro_screen_ctl.h, 176 :: 		x_axis -= X_SCROLL_SPEED;
0x71D2	0x9803    LDR	R0, [SP, #12]
0x71D4	0x1E40    SUBS	R0, R0, #1
0x71D6	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 177 :: 		y_axis += SCROLL_SPEED;
0x71D8	0x1CCC    ADDS	R4, R1, #3
; y_axis end address is: 4 (R1)
; y_axis start address is: 16 (R4)
;cp_intro_screen_ctl.h, 180 :: 		if ( x_axis < 10 || y_axis > (SCREEN_Y_MAX-42)) {
0x71DA	0x9803    LDR	R0, [SP, #12]
0x71DC	0x280A    CMP	R0, #10
0x71DE	0xD302    BCC	L__load_intro_screen368
0x71E0	0x2CC6    CMP	R4, #198
0x71E2	0xD800    BHI	L__load_intro_screen367
0x71E4	0xE009    B	L_load_intro_screen84
L__load_intro_screen368:
L__load_intro_screen367:
;cp_intro_screen_ctl.h, 182 :: 		if (rotation == 0) {
0x71E6	0xF89D0008  LDRB	R0, [SP, #8]
0x71EA	0xB918    CBNZ	R0, L_load_intro_screen85
;cp_intro_screen_ctl.h, 183 :: 		scroll_dir = 1;
0x71EC	0x2001    MOVS	R0, #1
0x71EE	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 184 :: 		} else {
0x71F2	0xE002    B	L_load_intro_screen86
L_load_intro_screen85:
;cp_intro_screen_ctl.h, 185 :: 		scroll_dir = 3;
0x71F4	0x2003    MOVS	R0, #3
0x71F6	0xF88D0009  STRB	R0, [SP, #9]
;cp_intro_screen_ctl.h, 187 :: 		}
L_load_intro_screen86:
;cp_intro_screen_ctl.h, 194 :: 		}
L_load_intro_screen84:
;cp_intro_screen_ctl.h, 195 :: 		}
; y_axis end address is: 16 (R4)
0x71FA	0xE000    B	L_load_intro_screen81
L__load_intro_screen369:
;cp_intro_screen_ctl.h, 175 :: 		else if (scroll_dir == 4) {
0x71FC	0x460C    MOV	R4, R1
;cp_intro_screen_ctl.h, 195 :: 		}
L_load_intro_screen81:
; y_axis start address is: 16 (R4)
; y_axis end address is: 16 (R4)
L_load_intro_screen80:
; y_axis start address is: 16 (R4)
; y_axis end address is: 16 (R4)
L_load_intro_screen73:
; y_axis start address is: 16 (R4)
0x71FE	0x4621    MOV	R1, R4
; y_axis end address is: 16 (R4)
L_load_intro_screen66:
;cp_intro_screen_ctl.h, 197 :: 		counter++;
; y_axis start address is: 4 (R1)
0x7200	0x9804    LDR	R0, [SP, #16]
0x7202	0x1C40    ADDS	R0, R0, #1
0x7204	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 198 :: 		if (counter == 5) {
0x7206	0x2805    CMP	R0, #5
0x7208	0xD106    BNE	L_load_intro_screen87
;cp_intro_screen_ctl.h, 199 :: 		rotation = ~rotation; // change direction
0x720A	0xF89D0008  LDRB	R0, [SP, #8]
0x720E	0x43C0    MVN	R0, R0
0x7210	0xF88D0008  STRB	R0, [SP, #8]
;cp_intro_screen_ctl.h, 200 :: 		counter = 0;
0x7214	0x2000    MOVS	R0, #0
0x7216	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 201 :: 		}
L_load_intro_screen87:
;cp_intro_screen_ctl.h, 203 :: 		draw_intro_screen(x_axis, y_axis);
0x7218	0x9101    STR	R1, [SP, #4]
0x721A	0x9803    LDR	R0, [SP, #12]
0x721C	0xF7FFF8D4  BL	_draw_intro_screen+0
0x7220	0x9901    LDR	R1, [SP, #4]
;cp_intro_screen_ctl.h, 205 :: 		}
; y_axis end address is: 4 (R1)
0x7222	0xE77C    B	L_load_intro_screen58
L_load_intro_screen59:
;cp_intro_screen_ctl.h, 206 :: 		}
L_end_load_intro_screen:
0x7224	0xF8DDE000  LDR	LR, [SP, #0]
0x7228	0xB005    ADD	SP, SP, #20
0x722A	0x4770    BX	LR
0x722C	0x8B6E0000  	?ICSload_intro_screen_rotation_L0+0
0x7230	0x00302000  	_intro_game_phase+0
0x7234	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_intro_screen
_draw_info_text:
;cp_intro_screen_ctl.h, 210 :: 		void draw_info_text(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x5F64	0xB081    SUB	SP, SP, #4
0x5F66	0xF8CDE000  STR	LR, [SP, #0]
0x5F6A	0x4605    MOV	R5, R0
0x5F6C	0x460E    MOV	R6, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 20 (R5)
; y_axis start address is: 24 (R6)
;cp_intro_screen_ctl.h, 211 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x5F6E	0x2200    MOVS	R2, #0
0x5F70	0xF64F71FF  MOVW	R1, #65535
0x5F74	0x4805    LDR	R0, [PC, #20]
0x5F76	0xF7FBFC7D  BL	_TFT_Set_Font+0
;cp_intro_screen_ctl.h, 212 :: 		TFT_Write_Text(&intro_msg, x_axis, y_axis);
0x5F7A	0xB2B2    UXTH	R2, R6
; y_axis end address is: 24 (R6)
0x5F7C	0xB2A9    UXTH	R1, R5
; x_axis end address is: 20 (R5)
0x5F7E	0x4804    LDR	R0, [PC, #16]
0x5F80	0xF000F808  BL	_TFT_Write_Text+0
;cp_intro_screen_ctl.h, 213 :: 		}
L_end_draw_info_text:
0x5F84	0xF8DDE000  LDR	LR, [SP, #0]
0x5F88	0xB001    ADD	SP, SP, #4
0x5F8A	0x4770    BX	LR
0x5F8C	0x7ECC0000  	_TFT_defaultFont+0
0x5F90	0x89A00000  	_intro_msg+0
; end of _draw_info_text
_draw_rectangle:
;cp_intro_screen_ctl.h, 215 :: 		void draw_rectangle(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x5F24	0xB081    SUB	SP, SP, #4
0x5F26	0xF8CDE000  STR	LR, [SP, #0]
0x5F2A	0x4607    MOV	R7, R0
0x5F2C	0x4688    MOV	R8, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 28 (R7)
; y_axis start address is: 32 (R8)
;cp_intro_screen_ctl.h, 217 :: 		TFT_SET_Brush(1, CL_BLACK, 0, 0, 0 ,0);
0x5F2E	0x2300    MOVS	R3, #0
0x5F30	0x2200    MOVS	R2, #0
0x5F32	0xB408    PUSH	(R3)
0x5F34	0xB404    PUSH	(R2)
0x5F36	0x2300    MOVS	R3, #0
0x5F38	0x2200    MOVS	R2, #0
0x5F3A	0xF2400100  MOVW	R1, #0
0x5F3E	0x2001    MOVS	R0, #1
0x5F40	0xF7FBFE9C  BL	_TFT_Set_Brush+0
0x5F44	0xB002    ADD	SP, SP, #8
;cp_intro_screen_ctl.h, 218 :: 		TFT_Rectangle(x_axis, y_axis, x_axis+255, y_axis+17);   // 15 is miny to hide text
0x5F46	0xF1080311  ADD	R3, R8, #17
0x5F4A	0xF20702FF  ADDW	R2, R7, #255
0x5F4E	0xB21B    SXTH	R3, R3
0x5F50	0xB212    SXTH	R2, R2
0x5F52	0xFA0FF188  SXTH	R1, R8
; y_axis end address is: 32 (R8)
0x5F56	0xB238    SXTH	R0, R7
; x_axis end address is: 28 (R7)
0x5F58	0xF7FEFEF6  BL	_TFT_Rectangle+0
;cp_intro_screen_ctl.h, 221 :: 		}
L_end_draw_rectangle:
0x5F5C	0xF8DDE000  LDR	LR, [SP, #0]
0x5F60	0xB001    ADD	SP, SP, #4
0x5F62	0x4770    BX	LR
; end of _draw_rectangle
_draw_intro_screen:
;cp_intro_screen_ctl.h, 225 :: 		void draw_intro_screen(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x63C8	0xB081    SUB	SP, SP, #4
0x63CA	0xF8CDE000  STR	LR, [SP, #0]
0x63CE	0x4605    MOV	R5, R0
0x63D0	0x460E    MOV	R6, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 20 (R5)
; y_axis start address is: 24 (R6)
;cp_intro_screen_ctl.h, 230 :: 		TFT_Set_Font(TFT_defaultFont, CL_YELLOW, FO_HORIZONTAL );
0x63D2	0x2200    MOVS	R2, #0
0x63D4	0xF64F71E0  MOVW	R1, #65504
0x63D8	0x480B    LDR	R0, [PC, #44]
0x63DA	0xF7FBFA4B  BL	_TFT_Set_Font+0
;cp_intro_screen_ctl.h, 233 :: 		TFT_Write_Text(&pub_msg, x_axis, y_axis);
0x63DE	0xB2B2    UXTH	R2, R6
; y_axis end address is: 24 (R6)
0x63E0	0xB2A9    UXTH	R1, R5
; x_axis end address is: 20 (R5)
0x63E2	0x480A    LDR	R0, [PC, #40]
0x63E4	0xF7FFFDD6  BL	_TFT_Write_Text+0
;cp_intro_screen_ctl.h, 237 :: 		Delay_ms(10);
0x63E8	0xF24D47BF  MOVW	R7, #54463
0x63EC	0xF2C00701  MOVT	R7, #1
L_draw_intro_screen88:
0x63F0	0x1E7F    SUBS	R7, R7, #1
0x63F2	0xD1FD    BNE	L_draw_intro_screen88
0x63F4	0xBF00    NOP
0x63F6	0xBF00    NOP
0x63F8	0xBF00    NOP
0x63FA	0xBF00    NOP
0x63FC	0xBF00    NOP
;cp_intro_screen_ctl.h, 239 :: 		}
L_end_draw_intro_screen:
0x63FE	0xF8DDE000  LDR	LR, [SP, #0]
0x6402	0xB001    ADD	SP, SP, #4
0x6404	0x4770    BX	LR
0x6406	0xBF00    NOP
0x6408	0x7ECC0000  	_TFT_defaultFont+0
0x640C	0x89D80000  	_pub_msg+0
; end of _draw_intro_screen
_load_snake_game:
;cp_game_ctl.h, 527 :: 		void load_snake_game() {
0x7238	0xB081    SUB	SP, SP, #4
0x723A	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 530 :: 		set_game_phase(PHASE1_READY);
0x723E	0x2001    MOVS	R0, #1
0x7240	0xF7FFF9B6  BL	_set_game_phase+0
;cp_game_ctl.h, 536 :: 		set_cur_screen_run_flag(TRUE);
0x7244	0x2001    MOVS	R0, #1
0x7246	0xF7FEFE49  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 538 :: 		TFT_Fill_Screen(CL_BLACK);
0x724A	0xF2400000  MOVW	R0, #0
0x724E	0xF7FFF857  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 540 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x7252	0x2100    MOVS	R1, #0
0x7254	0x2000    MOVS	R0, #0
0x7256	0xB402    PUSH	(R1)
0x7258	0xB401    PUSH	(R0)
0x725A	0x2300    MOVS	R3, #0
0x725C	0x2200    MOVS	R2, #0
0x725E	0xF64071FF  MOVW	R1, #4095
0x7262	0x2001    MOVS	R0, #1
0x7264	0xF7FAFD0A  BL	_TFT_Set_Brush+0
0x7268	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 541 :: 		set_brush_color(m_BLACK);
0x726A	0x2000    MOVS	R0, #0
0x726C	0xF7FDFD52  BL	_set_brush_color+0
;cp_game_ctl.h, 543 :: 		TFT_SET_PEN(CL_GRAY, 0);
0x7270	0x2100    MOVS	R1, #0
0x7272	0xF2484010  MOVW	R0, #33808
0x7276	0xF7FAFD21  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 545 :: 		TFT_Set_Font(TFT_defaultFont, CL_AQUA, FO_HORIZONTAL );
0x727A	0x2200    MOVS	R2, #0
0x727C	0xF64071FF  MOVW	R1, #4095
0x7280	0x4818    LDR	R0, [PC, #96]
0x7282	0xF7FAFAF7  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 546 :: 		TFT_Write_Text("SNAKE!", 8 * PX_BLOCK, 6 * PX_BLOCK);
0x7286	0x4818    LDR	R0, [PC, #96]
0x7288	0xF2400260  MOVW	R2, #96
0x728C	0xF2400180  MOVW	R1, #128
0x7290	0xF7FEFE80  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 547 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x7294	0x2200    MOVS	R2, #0
0x7296	0xF64F71FF  MOVW	R1, #65535
0x729A	0x4812    LDR	R0, [PC, #72]
0x729C	0xF7FAFAEA  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 548 :: 		TFT_Write_Text("v.1.0", 18* PX_BLOCK, 0 * PX_BLOCK);
0x72A0	0x4812    LDR	R0, [PC, #72]
0x72A2	0xF2400200  MOVW	R2, #0
0x72A6	0xF2401120  MOVW	R1, #288
0x72AA	0xF7FEFE73  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 549 :: 		TFT_Write_Text("By Howard Zhou", 13 * PX_BLOCK, 14 * PX_BLOCK);
0x72AE	0x4810    LDR	R0, [PC, #64]
0x72B0	0xF24002E0  MOVW	R2, #224
0x72B4	0xF24001D0  MOVW	R1, #208
0x72B8	0xF7FEFE6C  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 550 :: 		TFT_Write_Text("Press Joytick/PC13 to start", 5*PX_BLOCK, 11*PX_BLOCK);
0x72BC	0x480D    LDR	R0, [PC, #52]
0x72BE	0xF24002B0  MOVW	R2, #176
0x72C2	0xF2400150  MOVW	R1, #80
0x72C6	0xF7FEFE65  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 552 :: 		while (cur_screen_run_flag == TRUE) {};
L_load_snake_game185:
0x72CA	0x480B    LDR	R0, [PC, #44]
0x72CC	0x7800    LDRB	R0, [R0, #0]
0x72CE	0x2801    CMP	R0, #1
0x72D0	0xD100    BNE	L_load_snake_game186
0x72D2	0xE7FA    B	L_load_snake_game185
L_load_snake_game186:
;cp_game_ctl.h, 554 :: 		TFT_Fill_Screen(CL_BLACK);
0x72D4	0xF2400000  MOVW	R0, #0
0x72D8	0xF7FFF812  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 555 :: 		}
L_end_load_snake_game:
0x72DC	0xF8DDE000  LDR	LR, [SP, #0]
0x72E0	0xB001    ADD	SP, SP, #4
0x72E2	0x4770    BX	LR
0x72E4	0x7ECC0000  	_TFT_defaultFont+0
0x72E8	0x007D2000  	?lstr2_P7_final_project_main+0
0x72EC	0x00842000  	?lstr3_P7_final_project_main+0
0x72F0	0x008A2000  	?lstr4_P7_final_project_main+0
0x72F4	0x00992000  	?lstr5_P7_final_project_main+0
0x72F8	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_snake_game
_set_game_phase:
;cp_const_def.h, 88 :: 		void set_game_phase(uint8_t game_phase) {
; game_phase start address is: 0 (R0)
0x65B0	0xB081    SUB	SP, SP, #4
; game_phase end address is: 0 (R0)
; game_phase start address is: 0 (R0)
;cp_const_def.h, 89 :: 		g_GAME_PHASE = game_phase;
0x65B2	0x4902    LDR	R1, [PC, #8]
0x65B4	0x7008    STRB	R0, [R1, #0]
; game_phase end address is: 0 (R0)
;cp_const_def.h, 90 :: 		}
L_end_set_game_phase:
0x65B6	0xB001    ADD	SP, SP, #4
0x65B8	0x4770    BX	LR
0x65BA	0xBF00    NOP
0x65BC	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
; end of _set_game_phase
_init_snake_game:
;cp_game_ctl.h, 615 :: 		void init_snake_game() {
0x7608	0xB081    SUB	SP, SP, #4
0x760A	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 619 :: 		g_GAME_PHASE = PHASE2_PLAYING;
0x760E	0x2102    MOVS	R1, #2
0x7610	0x481B    LDR	R0, [PC, #108]
0x7612	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 622 :: 		set_cur_screen_run_flag(TRUE);
0x7614	0x2001    MOVS	R0, #1
0x7616	0xF7FEFC61  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 623 :: 		game_cur_screen_run_flag=TRUE;
0x761A	0x2101    MOVS	R1, #1
0x761C	0x4819    LDR	R0, [PC, #100]
0x761E	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 628 :: 		TFT_Fill_Screen(CL_BLACK);
0x7620	0xF2400000  MOVW	R0, #0
0x7624	0xF7FEFE6C  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 631 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x7628	0x2100    MOVS	R1, #0
0x762A	0x2000    MOVS	R0, #0
0x762C	0xB402    PUSH	(R1)
0x762E	0xB401    PUSH	(R0)
0x7630	0x2300    MOVS	R3, #0
0x7632	0x2200    MOVS	R2, #0
0x7634	0xF64071FF  MOVW	R1, #4095
0x7638	0x2001    MOVS	R0, #1
0x763A	0xF7FAFB1F  BL	_TFT_Set_Brush+0
0x763E	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 632 :: 		set_brush_color(m_GREEN);
0x7640	0x2005    MOVS	R0, #5
0x7642	0xF7FDFB67  BL	_set_brush_color+0
;cp_game_ctl.h, 633 :: 		TFT_SET_PEN(CL_GRAY, 0);
0x7646	0x2100    MOVS	R1, #0
0x7648	0xF2484010  MOVW	R0, #33808
0x764C	0xF7FAFB36  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 634 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x7650	0x2200    MOVS	R2, #0
0x7652	0xF64F71FF  MOVW	R1, #65535
0x7656	0x480C    LDR	R0, [PC, #48]
0x7658	0xF7FAF90C  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 636 :: 		Delay_ms(100);  // Delay to allow screen to get wiped
0x765C	0xF644777F  MOVW	R7, #20351
0x7660	0xF2C00712  MOVT	R7, #18
0x7664	0xBF00    NOP
0x7666	0xBF00    NOP
L_init_snake_game199:
0x7668	0x1E7F    SUBS	R7, R7, #1
0x766A	0xD1FD    BNE	L_init_snake_game199
0x766C	0xBF00    NOP
0x766E	0xBF00    NOP
0x7670	0xBF00    NOP
;cp_game_ctl.h, 637 :: 		init_snake_sprite();
0x7672	0xF7FEFF1D  BL	_init_snake_sprite+0
;cp_game_ctl.h, 638 :: 		}
L_end_init_snake_game:
0x7676	0xF8DDE000  LDR	LR, [SP, #0]
0x767A	0xB001    ADD	SP, SP, #4
0x767C	0x4770    BX	LR
0x767E	0xBF00    NOP
0x7680	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
0x7684	0x00482000  	P7_final_project_main_game_cur_screen_run_flag+0
0x7688	0x7ECC0000  	_TFT_defaultFont+0
; end of _init_snake_game
_init_snake_sprite:
;cp_game_ctl.h, 644 :: 		void init_snake_sprite() {
0x64B0	0xB081    SUB	SP, SP, #4
0x64B2	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 647 :: 		reset_game_values();
0x64B6	0xF7FDFF37  BL	_reset_game_values+0
;cp_game_ctl.h, 650 :: 		m_node_head = m_node_start;
0x64BA	0x4B12    LDR	R3, [PC, #72]
0x64BC	0x6818    LDR	R0, [R3, #0]
0x64BE	0x4A12    LDR	R2, [PC, #72]
0x64C0	0x6010    STR	R0, [R2, #0]
;cp_game_ctl.h, 651 :: 		m_node_tail = m_node_start;
0x64C2	0x4618    MOV	R0, R3
0x64C4	0x6801    LDR	R1, [R0, #0]
0x64C6	0x4811    LDR	R0, [PC, #68]
0x64C8	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 652 :: 		g_curr_snake_dir = MOVE_RIGHT;
0x64CA	0x2100    MOVS	R1, #0
0x64CC	0x4810    LDR	R0, [PC, #64]
0x64CE	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 655 :: 		m_node_head->node_x = 0;
0x64D0	0x2100    MOVS	R1, #0
0x64D2	0xB209    SXTH	R1, R1
0x64D4	0x4618    MOV	R0, R3
0x64D6	0x6800    LDR	R0, [R0, #0]
0x64D8	0x8001    STRH	R1, [R0, #0]
;cp_game_ctl.h, 656 :: 		m_node_head->node_y = 1;
0x64DA	0x4610    MOV	R0, R2
0x64DC	0x6800    LDR	R0, [R0, #0]
0x64DE	0x1C81    ADDS	R1, R0, #2
0x64E0	0x2001    MOVS	R0, #1
0x64E2	0xB200    SXTH	R0, R0
0x64E4	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 657 :: 		print_snake(m_node_head, m_GREEN);
0x64E6	0x4610    MOV	R0, R2
0x64E8	0x6800    LDR	R0, [R0, #0]
0x64EA	0x2105    MOVS	R1, #5
0x64EC	0xF7FDFF0A  BL	_print_snake+0
;cp_game_ctl.h, 658 :: 		generate_food();
0x64F0	0xF7FFFF8E  BL	_generate_food+0
;cp_game_ctl.h, 661 :: 		g_session_count = 0;
0x64F4	0x2100    MOVS	R1, #0
0x64F6	0x4807    LDR	R0, [PC, #28]
0x64F8	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 662 :: 		}
L_end_init_snake_sprite:
0x64FA	0xF8DDE000  LDR	LR, [SP, #0]
0x64FE	0xB001    ADD	SP, SP, #4
0x6500	0x4770    BX	LR
0x6502	0xBF00    NOP
0x6504	0x00642000  	_m_node_start+0
0x6508	0x00602000  	_m_node_head+0
0x650C	0x005C2000  	_m_node_tail+0
0x6510	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
0x6514	0x00102000  	P7_final_project_main_g_session_count+0
; end of _init_snake_sprite
_reset_game_values:
;cp_game_ctl.h, 117 :: 		void reset_game_values () {
0x4328	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 118 :: 		i =0;    // Generic counters
0x432A	0x2100    MOVS	R1, #0
0x432C	0x481D    LDR	R0, [PC, #116]
0x432E	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 119 :: 		j =0;    // Generic counters
0x4330	0x2100    MOVS	R1, #0
0x4332	0x481D    LDR	R0, [PC, #116]
0x4334	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 120 :: 		g_session_count      = 0;
0x4336	0x2100    MOVS	R1, #0
0x4338	0x481C    LDR	R0, [PC, #112]
0x433A	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 121 :: 		g_game_score         = 0;
0x433C	0x2100    MOVS	R1, #0
0x433E	0x481C    LDR	R0, [PC, #112]
0x4340	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 122 :: 		g_debug              = 0;
0x4342	0x2100    MOVS	R1, #0
0x4344	0x481B    LDR	R0, [PC, #108]
0x4346	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 123 :: 		g_debug2             = 2;
0x4348	0x2102    MOVS	R1, #2
0x434A	0x481B    LDR	R0, [PC, #108]
0x434C	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 124 :: 		g_rand_num           = 999;
0x434E	0xF24031E7  MOVW	R1, #999
0x4352	0x481A    LDR	R0, [PC, #104]
0x4354	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 125 :: 		g_food_in_play       = FALSE;
0x4356	0x2100    MOVS	R1, #0
0x4358	0x4819    LDR	R0, [PC, #100]
0x435A	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 126 :: 		g_fd_x_val           = NEG_NULL;
0x435C	0xF04F31FF  MOV	R1, #-1
0x4360	0x4818    LDR	R0, [PC, #96]
0x4362	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 127 :: 		g_fd_y_val           = NEG_NULL;
0x4364	0xF04F31FF  MOV	R1, #-1
0x4368	0x4817    LDR	R0, [PC, #92]
0x436A	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 128 :: 		init_cur    = init_cursor_start;
0x436C	0x2141    MOVS	R1, #65
0x436E	0x4817    LDR	R0, [PC, #92]
0x4370	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 129 :: 		init_cur_pos         = 0;
0x4372	0x2100    MOVS	R1, #0
0x4374	0x4816    LDR	R0, [PC, #88]
0x4376	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 131 :: 		hs_cursor_x          = HS_CURSOR_START_X;
0x4378	0xF04F0110  MOV	R1, #16
0x437C	0x4815    LDR	R0, [PC, #84]
0x437E	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 132 :: 		hs_cursor_y          = HS_CURSOR_START_Y;
0x4380	0xF04F0104  MOV	R1, #4
0x4384	0x4814    LDR	R0, [PC, #80]
0x4386	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 134 :: 		user_score_entry[3] = 0;
0x4388	0x2100    MOVS	R1, #0
0x438A	0x4814    LDR	R0, [PC, #80]
0x438C	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 135 :: 		user_score_entry[4] = 0;
0x438E	0x2100    MOVS	R1, #0
0x4390	0x4813    LDR	R0, [PC, #76]
0x4392	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 136 :: 		user_score_entry[5] = 0;
0x4394	0x2100    MOVS	R1, #0
0x4396	0x4813    LDR	R0, [PC, #76]
0x4398	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 137 :: 		user_score_entry[6] = 0;
0x439A	0x2100    MOVS	R1, #0
0x439C	0x4812    LDR	R0, [PC, #72]
0x439E	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 139 :: 		}
L_end_reset_game_values:
0x43A0	0xB001    ADD	SP, SP, #4
0x43A2	0x4770    BX	LR
0x43A4	0x002C2000  	P7_final_project_main_i+0
0x43A8	0x00682000  	P7_final_project_main_j+0
0x43AC	0x00102000  	P7_final_project_main_g_session_count+0
0x43B0	0x00282000  	P7_final_project_main_g_game_score+0
0x43B4	0x004C2000  	P7_final_project_main_g_debug+0
0x43B8	0x00502000  	P7_final_project_main_g_debug2+0
0x43BC	0x00582000  	P7_final_project_main_g_rand_num+0
0x43C0	0x004B2000  	P7_final_project_main_g_food_in_play+0
0x43C4	0x006C2000  	P7_final_project_main_g_fd_x_val+0
0x43C8	0x00702000  	P7_final_project_main_g_fd_y_val+0
0x43CC	0x00032000  	_init_cur+0
0x43D0	0x00742000  	P7_final_project_main_init_cur_pos+0
0x43D4	0x00202000  	P7_final_project_main_hs_cursor_x+0
0x43D8	0x00242000  	P7_final_project_main_hs_cursor_y+0
0x43DC	0x06B72000  	P7_final_project_main_user_score_entry+3
0x43E0	0x06B82000  	P7_final_project_main_user_score_entry+4
0x43E4	0x06B92000  	P7_final_project_main_user_score_entry+5
0x43E8	0x06BA2000  	P7_final_project_main_user_score_entry+6
; end of _reset_game_values
_print_snake:
;cp_pix_render.h, 306 :: 		void print_snake(t_node *node, uint8_t color_8bit) {
; color_8bit start address is: 4 (R1)
; node start address is: 0 (R0)
0x4304	0xB081    SUB	SP, SP, #4
0x4306	0xF8CDE000  STR	LR, [SP, #0]
; color_8bit end address is: 4 (R1)
; node end address is: 0 (R0)
; node start address is: 0 (R0)
; color_8bit start address is: 4 (R1)
;cp_pix_render.h, 307 :: 		draw_cell_xy(node->node_x, node->node_y, color_8bit);
0x430A	0x1C82    ADDS	R2, R0, #2
0x430C	0xF9B22000  LDRSH	R2, [R2, #0]
0x4310	0xB213    SXTH	R3, R2
0x4312	0xF9B02000  LDRSH	R2, [R0, #0]
; node end address is: 0 (R0)
0x4316	0xB210    SXTH	R0, R2
; color_8bit end address is: 4 (R1)
0x4318	0xB2CA    UXTB	R2, R1
0x431A	0xB219    SXTH	R1, R3
0x431C	0xF7FEF8DC  BL	_draw_cell_xy+0
;cp_pix_render.h, 308 :: 		}
L_end_print_snake:
0x4320	0xF8DDE000  LDR	LR, [SP, #0]
0x4324	0xB001    ADD	SP, SP, #4
0x4326	0x4770    BX	LR
; end of _print_snake
_generate_food:
;cp_game_ctl.h, 428 :: 		void generate_food() {
0x6410	0xB085    SUB	SP, SP, #20
0x6412	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 432 :: 		int16_t col_ret = TRUE;
;cp_game_ctl.h, 435 :: 		int32_t temp_time = TIM3_CNT %33;
0x6416	0x4822    LDR	R0, [PC, #136]
0x6418	0x6802    LDR	R2, [R0, #0]
0x641A	0x2121    MOVS	R1, #33
0x641C	0xFBB2F0F1  UDIV	R0, R2, R1
0x6420	0xFB012010  MLS	R0, R1, R0, R2
0x6424	0x9003    STR	R0, [SP, #12]
;cp_game_ctl.h, 439 :: 		do  {
L_generate_food171:
;cp_game_ctl.h, 441 :: 		for (i=0; i <= temp_time; i++) {
0x6426	0x2100    MOVS	R1, #0
0x6428	0x481E    LDR	R0, [PC, #120]
0x642A	0x6001    STR	R1, [R0, #0]
L_generate_food174:
0x642C	0x9903    LDR	R1, [SP, #12]
0x642E	0x481D    LDR	R0, [PC, #116]
0x6430	0x6800    LDR	R0, [R0, #0]
0x6432	0x4288    CMP	R0, R1
0x6434	0xDC0E    BGT	L_generate_food175
;cp_game_ctl.h, 443 :: 		g_rand_num = (int32_t)  (rand() % MAX_BLOCK_COUNT);// + MAX_COL_WIDTH because row 0 is reserved for info
0x6436	0xF7FCF925  BL	_rand+0
0x643A	0xF44F7296  MOV	R2, #300
0x643E	0xFB90F1F2  SDIV	R1, R0, R2
0x6442	0xFB020111  MLS	R1, R2, R1, R0
0x6446	0x4818    LDR	R0, [PC, #96]
0x6448	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 441 :: 		for (i=0; i <= temp_time; i++) {
0x644A	0x4916    LDR	R1, [PC, #88]
0x644C	0x6808    LDR	R0, [R1, #0]
0x644E	0x1C40    ADDS	R0, R0, #1
0x6450	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 444 :: 		}
0x6452	0xE7EB    B	L_generate_food174
L_generate_food175:
;cp_game_ctl.h, 448 :: 		convert_lin_xy(&g_rand_num, &fd_x_val, &fd_y_val);
0x6454	0xA902    ADD	R1, SP, #8
0x6456	0xA801    ADD	R0, SP, #4
0x6458	0x460A    MOV	R2, R1
0x645A	0x4601    MOV	R1, R0
0x645C	0x4812    LDR	R0, [PC, #72]
0x645E	0xF7FCF94F  BL	_convert_lin_xy+0
;cp_game_ctl.h, 453 :: 		col_ret = check_snake_collision(&fd_x_val, &fd_y_val, m_node_tail);
0x6462	0x4812    LDR	R0, [PC, #72]
0x6464	0x6802    LDR	R2, [R0, #0]
0x6466	0xA902    ADD	R1, SP, #8
0x6468	0xA801    ADD	R0, SP, #4
0x646A	0xB209    SXTH	R1, R1
0x646C	0xB200    SXTH	R0, R0
0x646E	0xF000F86D  BL	_check_snake_collision+0
0x6472	0xF8AD0010  STRH	R0, [SP, #16]
;cp_game_ctl.h, 457 :: 		if (col_ret == FALSE) {
0x6476	0xB200    SXTH	R0, R0
0x6478	0xB950    CBNZ	R0, L_generate_food177
;cp_game_ctl.h, 459 :: 		draw_cell_pos(&g_rand_num, m_FUCHSIA);
0x647A	0x2106    MOVS	R1, #6
0x647C	0x480A    LDR	R0, [PC, #40]
0x647E	0xF7FCF8B7  BL	_draw_cell_pos+0
;cp_game_ctl.h, 460 :: 		set_food_in_play_flag(TRUE);
0x6482	0x2001    MOVS	R0, #1
0x6484	0xF7FCF8E8  BL	_set_food_in_play_flag+0
;cp_game_ctl.h, 463 :: 		set_food_xy(&fd_x_val, &fd_y_val);
0x6488	0xA902    ADD	R1, SP, #8
0x648A	0xA801    ADD	R0, SP, #4
0x648C	0xF7FCF8EC  BL	_set_food_xy+0
;cp_game_ctl.h, 464 :: 		}
L_generate_food177:
;cp_game_ctl.h, 466 :: 		} while (col_ret == TRUE);
0x6490	0xF9BD0010  LDRSH	R0, [SP, #16]
0x6494	0x2801    CMP	R0, #1
0x6496	0xD0C6    BEQ	L_generate_food171
;cp_game_ctl.h, 468 :: 		}
L_end_generate_food:
0x6498	0xF8DDE000  LDR	LR, [SP, #0]
0x649C	0xB005    ADD	SP, SP, #20
0x649E	0x4770    BX	LR
0x64A0	0x04244000  	TIM3_CNT+0
0x64A4	0x002C2000  	P7_final_project_main_i+0
0x64A8	0x00582000  	P7_final_project_main_g_rand_num+0
0x64AC	0x005C2000  	_m_node_tail+0
; end of _generate_food
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x2684	0xB081    SUB	SP, SP, #4
0x2686	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x268A	0x480C    LDR	R0, [PC, #48]
0x268C	0xF9B00000  LDRSH	R0, [R0, #0]
0x2690	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x2692	0x2001    MOVS	R0, #1
0x2694	0xF7FFFCE4  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x2698	0x4A09    LDR	R2, [PC, #36]
0x269A	0x6811    LDR	R1, [R2, #0]
0x269C	0x4809    LDR	R0, [PC, #36]
0x269E	0x4341    MULS	R1, R0, R1
0x26A0	0xF2430039  MOVW	R0, #12345
0x26A4	0x1808    ADDS	R0, R1, R0
0x26A6	0x1401    ASRS	R1, R0, #16
0x26A8	0xF64770FF  MOVW	R0, #32767
0x26AC	0xEA010000  AND	R0, R1, R0, LSL #0
0x26B0	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x26B2	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x26B4	0xF8DDE000  LDR	LR, [SP, #0]
0x26B8	0xB001    ADD	SP, SP, #4
0x26BA	0x4770    BX	LR
0x26BC	0x07F02000  	__Lib_CStdlib_randf+0
0x26C0	0x07EC2000  	__Lib_CStdlib_randx+0
0x26C4	0x4E6D41C6  	#1103515245
; end of _rand
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x2060	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x2062	0x4904    LDR	R1, [PC, #16]
0x2064	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x2066	0x2201    MOVS	R2, #1
0x2068	0xB212    SXTH	R2, R2
0x206A	0x4903    LDR	R1, [PC, #12]
0x206C	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x206E	0xB001    ADD	SP, SP, #4
0x2070	0x4770    BX	LR
0x2072	0xBF00    NOP
0x2074	0x07EC2000  	__Lib_CStdlib_randx+0
0x2078	0x07F02000  	__Lib_CStdlib_randf+0
; end of _srand
_convert_lin_xy:
;cp_pix_render.h, 100 :: 		void convert_lin_xy(int32_t *cell_pos, int32_t *x_var, int32_t *y_var ) {
; y_var start address is: 8 (R2)
; x_var start address is: 4 (R1)
; cell_pos start address is: 0 (R0)
0x2700	0xB081    SUB	SP, SP, #4
0x2702	0x4604    MOV	R4, R0
; y_var end address is: 8 (R2)
; x_var end address is: 4 (R1)
; cell_pos end address is: 0 (R0)
; cell_pos start address is: 16 (R4)
; x_var start address is: 4 (R1)
; y_var start address is: 8 (R2)
;cp_pix_render.h, 102 :: 		int32_t row = 0;
; row start address is: 0 (R0)
0x2704	0xF04F0000  MOV	R0, #0
;cp_pix_render.h, 103 :: 		int32_t col = 0;
;cp_pix_render.h, 104 :: 		int32_t temp_val = *cell_pos;
0x2708	0x6823    LDR	R3, [R4, #0]
; cell_pos end address is: 16 (R4)
; temp_val start address is: 16 (R4)
0x270A	0x461C    MOV	R4, R3
;cp_pix_render.h, 106 :: 		if (temp_val > MAX_BLOCK_COUNT) {
0x270C	0xF5B37F96  CMP	R3, #300
0x2710	0xDD02    BLE	L__convert_lin_xy348
; temp_val end address is: 16 (R4)
;cp_pix_render.h, 107 :: 		temp_val = 300;
; temp_val start address is: 12 (R3)
0x2712	0xF240132C  MOVW	R3, #300
; temp_val end address is: 12 (R3)
;cp_pix_render.h, 108 :: 		}
0x2716	0xE000    B	L_convert_lin_xy18
L__convert_lin_xy348:
;cp_pix_render.h, 106 :: 		if (temp_val > MAX_BLOCK_COUNT) {
0x2718	0x4623    MOV	R3, R4
;cp_pix_render.h, 108 :: 		}
L_convert_lin_xy18:
;cp_pix_render.h, 113 :: 		while (temp_val >= (MAX_COL_WIDTH) ) {
; temp_val start address is: 12 (R3)
; y_var end address is: 8 (R2)
; row end address is: 0 (R0)
; x_var end address is: 4 (R1)
; temp_val end address is: 12 (R3)
0x271A	0x4605    MOV	R5, R0
0x271C	0x4610    MOV	R0, R2
0x271E	0x461A    MOV	R2, R3
L_convert_lin_xy19:
; temp_val start address is: 8 (R2)
; row start address is: 20 (R5)
; y_var start address is: 0 (R0)
; x_var start address is: 4 (R1)
0x2720	0x2A14    CMP	R2, #20
0x2722	0xDB0E    BLT	L_convert_lin_xy20
;cp_pix_render.h, 114 :: 		temp_val -= MAX_COL_WIDTH-1;
0x2724	0xF2A20413  SUBW	R4, R2, #19
; temp_val end address is: 8 (R2)
; temp_val start address is: 24 (R6)
0x2728	0x4626    MOV	R6, R4
;cp_pix_render.h, 115 :: 		++row;
0x272A	0x1C6B    ADDS	R3, R5, #1
; row end address is: 20 (R5)
; row start address is: 8 (R2)
0x272C	0x461A    MOV	R2, R3
;cp_pix_render.h, 117 :: 		if (temp_val > 0 ) {
0x272E	0x2C00    CMP	R4, #0
0x2730	0xDD03    BLE	L__convert_lin_xy349
;cp_pix_render.h, 118 :: 		--temp_val; // compensate for zero-index of array by subtract 1
0x2732	0x1E73    SUBS	R3, R6, #1
; temp_val end address is: 24 (R6)
; temp_val start address is: 16 (R4)
0x2734	0x461C    MOV	R4, R3
; temp_val end address is: 16 (R4)
0x2736	0x4623    MOV	R3, R4
;cp_pix_render.h, 119 :: 		}
0x2738	0xE000    B	L_convert_lin_xy21
L__convert_lin_xy349:
;cp_pix_render.h, 117 :: 		if (temp_val > 0 ) {
0x273A	0x4633    MOV	R3, R6
;cp_pix_render.h, 119 :: 		}
L_convert_lin_xy21:
;cp_pix_render.h, 121 :: 		}
; temp_val start address is: 12 (R3)
; row end address is: 8 (R2)
; temp_val end address is: 12 (R3)
0x273C	0x4615    MOV	R5, R2
0x273E	0x461A    MOV	R2, R3
0x2740	0xE7EE    B	L_convert_lin_xy19
L_convert_lin_xy20:
;cp_pix_render.h, 125 :: 		if (row <= 0 ) {
; row start address is: 20 (R5)
; temp_val start address is: 8 (R2)
0x2742	0x2D00    CMP	R5, #0
0x2744	0xDC01    BGT	L__convert_lin_xy350
; row end address is: 20 (R5)
;cp_pix_render.h, 126 :: 		row = 1;
; row start address is: 12 (R3)
0x2746	0x2301    MOVS	R3, #1
; row end address is: 12 (R3)
;cp_pix_render.h, 127 :: 		}
0x2748	0xE000    B	L_convert_lin_xy22
L__convert_lin_xy350:
;cp_pix_render.h, 125 :: 		if (row <= 0 ) {
0x274A	0x462B    MOV	R3, R5
;cp_pix_render.h, 127 :: 		}
L_convert_lin_xy22:
;cp_pix_render.h, 131 :: 		*x_var = col;
; row start address is: 12 (R3)
0x274C	0x600A    STR	R2, [R1, #0]
; temp_val end address is: 8 (R2)
; x_var end address is: 4 (R1)
;cp_pix_render.h, 132 :: 		*y_var = row;
0x274E	0x6003    STR	R3, [R0, #0]
; y_var end address is: 0 (R0)
; row end address is: 12 (R3)
;cp_pix_render.h, 134 :: 		}
L_end_convert_lin_xy:
0x2750	0xB001    ADD	SP, SP, #4
0x2752	0x4770    BX	LR
; end of _convert_lin_xy
_check_snake_collision:
;cp_game_ctl.h, 403 :: 		int32_t check_snake_collision(int16_t x_val, int16_t y_val, t_node * start_pos) {
; start_pos start address is: 8 (R2)
; y_val start address is: 4 (R1)
; x_val start address is: 0 (R0)
0x654C	0xB081    SUB	SP, SP, #4
0x654E	0xF8CDE000  STR	LR, [SP, #0]
; start_pos end address is: 8 (R2)
; y_val end address is: 4 (R1)
; x_val end address is: 0 (R0)
; x_val start address is: 0 (R0)
; y_val start address is: 4 (R1)
; start_pos start address is: 8 (R2)
;cp_game_ctl.h, 405 :: 		t_node *temp_itr = start_pos;
; temp_itr start address is: 16 (R4)
0x6552	0x4614    MOV	R4, R2
;cp_game_ctl.h, 407 :: 		if (start_pos > m_node_end) {
0x6554	0x4B14    LDR	R3, [PC, #80]
0x6556	0x681B    LDR	R3, [R3, #0]
0x6558	0x429A    CMP	R2, R3
0x655A	0xD9FF    BLS	L_check_snake_collision164
; start_pos end address is: 8 (R2)
;cp_game_ctl.h, 409 :: 		}
L_check_snake_collision164:
;cp_game_ctl.h, 411 :: 		do {
0x655C	0xB206    SXTH	R6, R0
; y_val end address is: 4 (R1)
; temp_itr end address is: 16 (R4)
0x655E	0xB20D    SXTH	R5, R1
0x6560	0x4627    MOV	R7, R4
0x6562	0xE7FF    B	L_check_snake_collision165
; x_val end address is: 0 (R0)
L__check_snake_collision373:
;cp_game_ctl.h, 421 :: 		} while (temp_itr <= m_node_head);
;cp_game_ctl.h, 411 :: 		do {
L_check_snake_collision165:
;cp_game_ctl.h, 412 :: 		scr_debug(temp_itr->node_x, temp_itr->node_y );
; temp_itr start address is: 28 (R7)
; y_val start address is: 20 (R5)
; y_val start address is: 20 (R5)
; y_val end address is: 20 (R5)
; x_val start address is: 24 (R6)
0x6564	0x1CBB    ADDS	R3, R7, #2
0x6566	0xF9B33000  LDRSH	R3, [R3, #0]
0x656A	0xB21C    SXTH	R4, R3
0x656C	0xF9B73000  LDRSH	R3, [R7, #0]
0x6570	0x4621    MOV	R1, R4
0x6572	0x4618    MOV	R0, R3
0x6574	0xF7FCF8B8  BL	_scr_debug+0
;cp_game_ctl.h, 415 :: 		if (temp_itr->node_x == x_val && temp_itr->node_y == y_val) {
0x6578	0xF9B73000  LDRSH	R3, [R7, #0]
0x657C	0x42B3    CMP	R3, R6
0x657E	0xD106    BNE	L__check_snake_collision372
; y_val end address is: 20 (R5)
; y_val start address is: 20 (R5)
0x6580	0x1CBB    ADDS	R3, R7, #2
0x6582	0xF9B33000  LDRSH	R3, [R3, #0]
0x6586	0x42AB    CMP	R3, R5
0x6588	0xD101    BNE	L__check_snake_collision371
; y_val end address is: 20 (R5)
; x_val end address is: 24 (R6)
; temp_itr end address is: 28 (R7)
L__check_snake_collision370:
;cp_game_ctl.h, 417 :: 		return TRUE; // Collision found
0x658A	0x2001    MOVS	R0, #1
0x658C	0xE008    B	L_end_check_snake_collision
;cp_game_ctl.h, 415 :: 		if (temp_itr->node_x == x_val && temp_itr->node_y == y_val) {
L__check_snake_collision372:
; temp_itr start address is: 28 (R7)
; x_val start address is: 24 (R6)
; y_val start address is: 20 (R5)
L__check_snake_collision371:
;cp_game_ctl.h, 420 :: 		temp_itr = incr_node(temp_itr);
0x658E	0x4638    MOV	R0, R7
; temp_itr end address is: 28 (R7)
0x6590	0xF7FCF89A  BL	_incr_node+0
; temp_itr start address is: 28 (R7)
0x6594	0x4607    MOV	R7, R0
;cp_game_ctl.h, 421 :: 		} while (temp_itr <= m_node_head);
0x6596	0x4B05    LDR	R3, [PC, #20]
0x6598	0x681B    LDR	R3, [R3, #0]
0x659A	0x4298    CMP	R0, R3
0x659C	0xD9E2    BLS	L__check_snake_collision373
; y_val end address is: 20 (R5)
; x_val end address is: 24 (R6)
; temp_itr end address is: 28 (R7)
;cp_game_ctl.h, 423 :: 		return FALSE;
0x659E	0x2000    MOVS	R0, #0
;cp_game_ctl.h, 424 :: 		}
L_end_check_snake_collision:
0x65A0	0xF8DDE000  LDR	LR, [SP, #0]
0x65A4	0xB001    ADD	SP, SP, #4
0x65A6	0x4770    BX	LR
0x65A8	0x00782000  	_m_node_end+0
0x65AC	0x00602000  	_m_node_head+0
; end of _check_snake_collision
_scr_debug:
;cp_game_ctl.h, 108 :: 		void scr_debug(int32_t value, int32_t value2) {
; value2 start address is: 4 (R1)
; value start address is: 0 (R0)
0x26E8	0xB081    SUB	SP, SP, #4
; value2 end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; value2 start address is: 4 (R1)
;cp_game_ctl.h, 109 :: 		g_debug = value;
0x26EA	0x4A03    LDR	R2, [PC, #12]
0x26EC	0x6010    STR	R0, [R2, #0]
; value end address is: 0 (R0)
;cp_game_ctl.h, 110 :: 		g_debug2 = value2;
0x26EE	0x4A03    LDR	R2, [PC, #12]
0x26F0	0x6011    STR	R1, [R2, #0]
; value2 end address is: 4 (R1)
;cp_game_ctl.h, 111 :: 		}
L_end_scr_debug:
0x26F2	0xB001    ADD	SP, SP, #4
0x26F4	0x4770    BX	LR
0x26F6	0xBF00    NOP
0x26F8	0x004C2000  	P7_final_project_main_g_debug+0
0x26FC	0x00502000  	P7_final_project_main_g_debug2+0
; end of _scr_debug
_incr_node:
;cp_game_ctl.h, 486 :: 		t_node* incr_node( t_node *_node) {
; _node start address is: 0 (R0)
0x26C8	0xB081    SUB	SP, SP, #4
; _node end address is: 0 (R0)
; _node start address is: 0 (R0)
;cp_game_ctl.h, 489 :: 		if (_node <= m_node_end) {
0x26CA	0x4905    LDR	R1, [PC, #20]
0x26CC	0x6809    LDR	R1, [R1, #0]
0x26CE	0x4288    CMP	R0, R1
0x26D0	0xD801    BHI	L_incr_node180
;cp_game_ctl.h, 490 :: 		_node++;
0x26D2	0x1D00    ADDS	R0, R0, #4
;cp_game_ctl.h, 491 :: 		} else {
; _node end address is: 0 (R0)
0x26D4	0xE001    B	L_incr_node181
L_incr_node180:
;cp_game_ctl.h, 493 :: 		_node = m_node_start;
0x26D6	0x4903    LDR	R1, [PC, #12]
; _node start address is: 0 (R0)
0x26D8	0x6808    LDR	R0, [R1, #0]
; _node end address is: 0 (R0)
;cp_game_ctl.h, 494 :: 		}
L_incr_node181:
;cp_game_ctl.h, 496 :: 		return _node;
; _node start address is: 0 (R0)
; _node end address is: 0 (R0)
;cp_game_ctl.h, 497 :: 		}
L_end_incr_node:
0x26DA	0xB001    ADD	SP, SP, #4
0x26DC	0x4770    BX	LR
0x26DE	0xBF00    NOP
0x26E0	0x00782000  	_m_node_end+0
0x26E4	0x00642000  	_m_node_start+0
; end of _incr_node
_draw_cell_pos:
;cp_pix_render.h, 173 :: 		void draw_cell_pos( int32_t *linear_pos, uint8_t color_8bit) {
; color_8bit start address is: 4 (R1)
; linear_pos start address is: 0 (R0)
0x25F0	0xB084    SUB	SP, SP, #16
0x25F2	0xF8CDE000  STR	LR, [SP, #0]
; color_8bit end address is: 4 (R1)
; linear_pos end address is: 0 (R0)
; linear_pos start address is: 0 (R0)
; color_8bit start address is: 4 (R1)
;cp_pix_render.h, 176 :: 		int32_t cell_pos = *linear_pos;
0x25F6	0x6802    LDR	R2, [R0, #0]
; linear_pos end address is: 0 (R0)
0x25F8	0x9203    STR	R2, [SP, #12]
;cp_pix_render.h, 179 :: 		if (color_8bit != CUR_BRUSH_COLOUR) {
0x25FA	0x4A14    LDR	R2, [PC, #80]
0x25FC	0x7812    LDRB	R2, [R2, #0]
0x25FE	0x4291    CMP	R1, R2
0x2600	0xD002    BEQ	L_draw_cell_pos37
;cp_pix_render.h, 181 :: 		set_brush_color(color_8bit);
0x2602	0xB2C8    UXTB	R0, R1
; color_8bit end address is: 4 (R1)
0x2604	0xF002FB86  BL	_set_brush_color+0
;cp_pix_render.h, 182 :: 		}
L_draw_cell_pos37:
;cp_pix_render.h, 185 :: 		convert_lin_xy(&cell_pos, &x_var, &y_var );
0x2608	0xAC02    ADD	R4, SP, #8
0x260A	0xAB01    ADD	R3, SP, #4
0x260C	0xAA03    ADD	R2, SP, #12
0x260E	0x4619    MOV	R1, R3
0x2610	0x4610    MOV	R0, R2
0x2612	0x4622    MOV	R2, R4
0x2614	0xF000F874  BL	_convert_lin_xy+0
;cp_pix_render.h, 188 :: 		x_var +=offset_x; // right 2 blocks
0x2618	0x4A0D    LDR	R2, [PC, #52]
0x261A	0x6813    LDR	R3, [R2, #0]
0x261C	0x9A01    LDR	R2, [SP, #4]
0x261E	0x18D6    ADDS	R6, R2, R3
0x2620	0x9601    STR	R6, [SP, #4]
;cp_pix_render.h, 189 :: 		y_var +=offset_y; // down 1 block
0x2622	0x4A0C    LDR	R2, [PC, #48]
0x2624	0x6813    LDR	R3, [R2, #0]
0x2626	0x9A02    LDR	R2, [SP, #8]
0x2628	0x18D2    ADDS	R2, R2, R3
0x262A	0x9202    STR	R2, [SP, #8]
;cp_pix_render.h, 197 :: 		PX_BLOCK + (PX_BLOCK * y_var)               // Lower-right Y
0x262C	0x0115    LSLS	R5, R2, #4
0x262E	0xF2050410  ADDW	R4, R5, #16
;cp_pix_render.h, 196 :: 		PX_BLOCK + (PX_BLOCK * x_var),              // Lower-right X
0x2632	0x0133    LSLS	R3, R6, #4
0x2634	0xF2030210  ADDW	R2, R3, #16
0x2638	0xB212    SXTH	R2, R2
;cp_pix_render.h, 195 :: 		(y_var * PX_BLOCK),                         // Upper-left Y
0x263A	0xB229    SXTH	R1, R5
;cp_pix_render.h, 194 :: 		PX_BLOCK * x_var,                           // Upper-left X
0x263C	0xB218    SXTH	R0, R3
;cp_pix_render.h, 197 :: 		PX_BLOCK + (PX_BLOCK * y_var)               // Lower-right Y
0x263E	0xB223    SXTH	R3, R4
0x2640	0xF002FB82  BL	_TFT_Rectangle+0
;cp_pix_render.h, 199 :: 		}
L_end_draw_cell_pos:
0x2644	0xF8DDE000  LDR	LR, [SP, #0]
0x2648	0xB004    ADD	SP, SP, #16
0x264A	0x4770    BX	LR
0x264C	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
0x2650	0x00042000  	P7_final_project_main_offset_x+0
0x2654	0x00082000  	P7_final_project_main_offset_y+0
; end of _draw_cell_pos
_set_food_in_play_flag:
;cp_game_ctl.h, 187 :: 		void set_food_in_play_flag (uint8_t state) {
; state start address is: 0 (R0)
0x2658	0xB081    SUB	SP, SP, #4
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;cp_game_ctl.h, 188 :: 		g_food_in_play = state;
0x265A	0x4902    LDR	R1, [PC, #8]
0x265C	0x7008    STRB	R0, [R1, #0]
; state end address is: 0 (R0)
;cp_game_ctl.h, 189 :: 		}
L_end_set_food_in_play_flag:
0x265E	0xB001    ADD	SP, SP, #4
0x2660	0x4770    BX	LR
0x2662	0xBF00    NOP
0x2664	0x004B2000  	P7_final_project_main_g_food_in_play+0
; end of _set_food_in_play_flag
_set_food_xy:
;cp_game_ctl.h, 193 :: 		void set_food_xy(int32_t *x_val, int32_t *y_val) {
; y_val start address is: 4 (R1)
; x_val start address is: 0 (R0)
0x2668	0xB081    SUB	SP, SP, #4
; y_val end address is: 4 (R1)
; x_val end address is: 0 (R0)
; x_val start address is: 0 (R0)
; y_val start address is: 4 (R1)
;cp_game_ctl.h, 194 :: 		g_fd_x_val = *x_val;
0x266A	0x6803    LDR	R3, [R0, #0]
; x_val end address is: 0 (R0)
0x266C	0x4A03    LDR	R2, [PC, #12]
0x266E	0x6013    STR	R3, [R2, #0]
;cp_game_ctl.h, 195 :: 		g_fd_y_val = *y_val;
0x2670	0x680B    LDR	R3, [R1, #0]
; y_val end address is: 4 (R1)
0x2672	0x4A03    LDR	R2, [PC, #12]
0x2674	0x6013    STR	R3, [R2, #0]
;cp_game_ctl.h, 196 :: 		}
L_end_set_food_xy:
0x2676	0xB001    ADD	SP, SP, #4
0x2678	0x4770    BX	LR
0x267A	0xBF00    NOP
0x267C	0x006C2000  	P7_final_project_main_g_fd_x_val+0
0x2680	0x00702000  	P7_final_project_main_g_fd_y_val+0
; end of _set_food_xy
_render_rect_mask:
;cp_pix_render.h, 253 :: 		void render_rect_mask(int32_t ul_x, int32_t ul_y, int32_t lr_x, int32_t lr_y, uint8_t color_8bit) {
; lr_y start address is: 12 (R3)
; lr_x start address is: 8 (R2)
; ul_y start address is: 4 (R1)
; ul_x start address is: 0 (R0)
0x7708	0xB081    SUB	SP, SP, #4
0x770A	0xF8CDE000  STR	LR, [SP, #0]
0x770E	0x4680    MOV	R8, R0
0x7710	0x4689    MOV	R9, R1
0x7712	0x4692    MOV	R10, R2
0x7714	0x469B    MOV	R11, R3
; lr_y end address is: 12 (R3)
; lr_x end address is: 8 (R2)
; ul_y end address is: 4 (R1)
; ul_x end address is: 0 (R0)
; ul_x start address is: 32 (R8)
; ul_y start address is: 36 (R9)
; lr_x start address is: 40 (R10)
; lr_y start address is: 44 (R11)
; color_8bit start address is: 16 (R4)
0x7716	0xF89D4004  LDRB	R4, [SP, #4]
;cp_pix_render.h, 256 :: 		set_brush_color(color_8bit);
0x771A	0xB2E0    UXTB	R0, R4
; color_8bit end address is: 16 (R4)
0x771C	0xF7FDFAFA  BL	_set_brush_color+0
;cp_pix_render.h, 262 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x7720	0xEA4F170B  LSL	R7, R11, #4
; lr_y end address is: 44 (R11)
;cp_pix_render.h, 261 :: 		PX_BLOCK * lr_x,               // Lower-right X
0x7724	0xEA4F160A  LSL	R6, R10, #4
; lr_x end address is: 40 (R10)
;cp_pix_render.h, 260 :: 		PX_BLOCK * ul_y,               // Upper-left Y
0x7728	0xEA4F1509  LSL	R5, R9, #4
; ul_y end address is: 36 (R9)
;cp_pix_render.h, 259 :: 		PX_BLOCK * ul_x,               // Upper-left X
0x772C	0xEA4F1408  LSL	R4, R8, #4
; ul_x end address is: 32 (R8)
;cp_pix_render.h, 262 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x7730	0xB23B    SXTH	R3, R7
;cp_pix_render.h, 261 :: 		PX_BLOCK * lr_x,               // Lower-right X
0x7732	0xB232    SXTH	R2, R6
;cp_pix_render.h, 260 :: 		PX_BLOCK * ul_y,               // Upper-left Y
0x7734	0xB229    SXTH	R1, R5
;cp_pix_render.h, 259 :: 		PX_BLOCK * ul_x,               // Upper-left X
0x7736	0xB220    SXTH	R0, R4
;cp_pix_render.h, 262 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x7738	0xF7FDFB06  BL	_TFT_Rectangle+0
;cp_pix_render.h, 264 :: 		}
L_end_render_rect_mask:
0x773C	0xF8DDE000  LDR	LR, [SP, #0]
0x7740	0xB001    ADD	SP, SP, #4
0x7742	0x4770    BX	LR
; end of _render_rect_mask
_update_time:
;cp_game_ctl.h, 577 :: 		void update_time() {
0x6778	0xB081    SUB	SP, SP, #4
0x677A	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 580 :: 		if (g_TIME_TRACK_MODE == SESSION_TIME) {
0x677E	0x4830    LDR	R0, [PC, #192]
0x6780	0x7800    LDRB	R0, [R0, #0]
0x6782	0x281F    CMP	R0, #31
0x6784	0xD128    BNE	L_update_time189
;cp_game_ctl.h, 581 :: 		g_t_secs = g_session_count % 60;
0x6786	0x482F    LDR	R0, [PC, #188]
0x6788	0x6802    LDR	R2, [R0, #0]
0x678A	0x203C    MOVS	R0, #60
0x678C	0xFBB2F1F0  UDIV	R1, R2, R0
0x6790	0xFB002111  MLS	R1, R0, R1, R2
0x6794	0x482C    LDR	R0, [PC, #176]
0x6796	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 583 :: 		if (g_t_secs != 0) {
0x6798	0xB111    CBZ	R1, L_update_time190
;cp_game_ctl.h, 584 :: 		g_t_wait = FALSE;
0x679A	0x2100    MOVS	R1, #0
0x679C	0x482B    LDR	R0, [PC, #172]
0x679E	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 585 :: 		}
L_update_time190:
;cp_game_ctl.h, 586 :: 		if (g_t_secs == 0 && g_t_wait == FALSE) {
0x67A0	0x4829    LDR	R0, [PC, #164]
0x67A2	0x6800    LDR	R0, [R0, #0]
0x67A4	0xB948    CBNZ	R0, L__update_time377
0x67A6	0x4829    LDR	R0, [PC, #164]
0x67A8	0x6800    LDR	R0, [R0, #0]
0x67AA	0xB930    CBNZ	R0, L__update_time376
L__update_time375:
;cp_game_ctl.h, 587 :: 		g_t_mins++;
0x67AC	0x4928    LDR	R1, [PC, #160]
0x67AE	0x6808    LDR	R0, [R1, #0]
0x67B0	0x1C40    ADDS	R0, R0, #1
0x67B2	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 588 :: 		g_t_wait = TRUE;
0x67B4	0x2101    MOVS	R1, #1
0x67B6	0x4825    LDR	R0, [PC, #148]
0x67B8	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 586 :: 		if (g_t_secs == 0 && g_t_wait == FALSE) {
L__update_time377:
L__update_time376:
;cp_game_ctl.h, 592 :: 		sprintf(g_str_buffer, "GTIM: \x20 %02d:%02d", g_t_mins-1, g_t_secs );
0x67BA	0x4823    LDR	R0, [PC, #140]
0x67BC	0x6803    LDR	R3, [R0, #0]
0x67BE	0x4824    LDR	R0, [PC, #144]
0x67C0	0x6800    LDR	R0, [R0, #0]
0x67C2	0x1E42    SUBS	R2, R0, #1
0x67C4	0x4923    LDR	R1, [PC, #140]
0x67C6	0x4824    LDR	R0, [PC, #144]
0x67C8	0xB408    PUSH	(R3)
0x67CA	0xB404    PUSH	(R2)
0x67CC	0xB402    PUSH	(R1)
0x67CE	0xB401    PUSH	(R0)
0x67D0	0xF7FFFEA2  BL	_sprintf+0
0x67D4	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 594 :: 		} else {
0x67D6	0xE027    B	L_update_time194
L_update_time189:
;cp_game_ctl.h, 595 :: 		g_t_secs = g_time_count % 60;
0x67D8	0x4820    LDR	R0, [PC, #128]
0x67DA	0x6802    LDR	R2, [R0, #0]
0x67DC	0x203C    MOVS	R0, #60
0x67DE	0xFBB2F1F0  UDIV	R1, R2, R0
0x67E2	0xFB002111  MLS	R1, R0, R1, R2
0x67E6	0x4818    LDR	R0, [PC, #96]
0x67E8	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 597 :: 		if (g_t_secs != 0) {
0x67EA	0xB111    CBZ	R1, L_update_time195
;cp_game_ctl.h, 598 :: 		g_t_wait = FALSE;
0x67EC	0x2100    MOVS	R1, #0
0x67EE	0x4817    LDR	R0, [PC, #92]
0x67F0	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 599 :: 		}
L_update_time195:
;cp_game_ctl.h, 600 :: 		if (g_t_secs == 0 && g_t_wait == FALSE) {
0x67F2	0x4815    LDR	R0, [PC, #84]
0x67F4	0x6800    LDR	R0, [R0, #0]
0x67F6	0xB948    CBNZ	R0, L__update_time379
0x67F8	0x4814    LDR	R0, [PC, #80]
0x67FA	0x6800    LDR	R0, [R0, #0]
0x67FC	0xB930    CBNZ	R0, L__update_time378
L__update_time374:
;cp_game_ctl.h, 601 :: 		g_t_mins++;
0x67FE	0x4914    LDR	R1, [PC, #80]
0x6800	0x6808    LDR	R0, [R1, #0]
0x6802	0x1C40    ADDS	R0, R0, #1
0x6804	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 602 :: 		g_t_wait = TRUE;
0x6806	0x2101    MOVS	R1, #1
0x6808	0x4810    LDR	R0, [PC, #64]
0x680A	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 600 :: 		if (g_t_secs == 0 && g_t_wait == FALSE) {
L__update_time379:
L__update_time378:
;cp_game_ctl.h, 605 :: 		sprintf(g_str_buffer, "Time: \x20 %02d:%02d", g_t_mins-1, g_t_secs );
0x680C	0x480E    LDR	R0, [PC, #56]
0x680E	0x6803    LDR	R3, [R0, #0]
0x6810	0x480F    LDR	R0, [PC, #60]
0x6812	0x6800    LDR	R0, [R0, #0]
0x6814	0x1E42    SUBS	R2, R0, #1
0x6816	0x4912    LDR	R1, [PC, #72]
0x6818	0x480F    LDR	R0, [PC, #60]
0x681A	0xB408    PUSH	(R3)
0x681C	0xB404    PUSH	(R2)
0x681E	0xB402    PUSH	(R1)
0x6820	0xB401    PUSH	(R0)
0x6822	0xF7FFFE79  BL	_sprintf+0
0x6826	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 606 :: 		}
L_update_time194:
;cp_game_ctl.h, 609 :: 		TFT_Write_Text(&g_str_buffer, 15*PX_BLOCK, 0*PX_BLOCK);
0x6828	0xF2400200  MOVW	R2, #0
0x682C	0xF24001F0  MOVW	R1, #240
0x6830	0x4809    LDR	R0, [PC, #36]
0x6832	0xF7FFFBAF  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 611 :: 		}
L_end_update_time:
0x6836	0xF8DDE000  LDR	LR, [SP, #0]
0x683A	0xB001    ADD	SP, SP, #4
0x683C	0x4770    BX	LR
0x683E	0xBF00    NOP
0x6840	0x00012000  	P7_final_project_main_g_TIME_TRACK_MODE+0
0x6844	0x00102000  	P7_final_project_main_g_session_count+0
0x6848	0x000C2000  	P7_final_project_main_g_t_secs+0
0x684C	0x00142000  	P7_final_project_main_g_t_wait+0
0x6850	0x00182000  	P7_final_project_main_g_t_mins+0
0x6854	0x8A9A0000  	?lstr_10_P7_final_project_main+0
0x6858	0x05B42000  	_g_str_buffer+0
0x685C	0x001C2000  	P7_final_project_main_g_time_count+0
0x6860	0x8A880000  	?lstr_11_P7_final_project_main+0
; end of _update_time
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x6518	0xB082    SUB	SP, SP, #8
0x651A	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x651E	0xF8DDA008  LDR	R10, [SP, #8]
0x6522	0x9803    LDR	R0, [SP, #12]
0x6524	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x6526	0xA901    ADD	R1, SP, #4
0x6528	0xA803    ADD	R0, SP, #12
0x652A	0x1D00    ADDS	R0, R0, #4
0x652C	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x652E	0x460A    MOV	R2, R1
0x6530	0x9903    LDR	R1, [SP, #12]
0x6532	0x4650    MOV	R0, R10
0x6534	0xF7FCFC72  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x6538	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x653A	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x653E	0x2000    MOVS	R0, #0
0x6540	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x6542	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x6544	0xF8DDE000  LDR	LR, [SP, #0]
0x6548	0xB002    ADD	SP, SP, #8
0x654A	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x2E1C	0xB08F    SUB	SP, SP, #60
0x2E1E	0xF8CDE000  STR	LR, [SP, #0]
0x2E22	0x910B    STR	R1, [SP, #44]
0x2E24	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x2E26	0xF2400300  MOVW	R3, #0
0x2E2A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2E2E	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x2E30	0x9C0B    LDR	R4, [SP, #44]
0x2E32	0x9B0B    LDR	R3, [SP, #44]
0x2E34	0x1C5B    ADDS	R3, R3, #1
0x2E36	0x930B    STR	R3, [SP, #44]
0x2E38	0x7823    LDRB	R3, [R4, #0]
0x2E3A	0xF88D3012  STRB	R3, [SP, #18]
0x2E3E	0x2B00    CMP	R3, #0
0x2E40	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x2E44	0xF89D3012  LDRB	R3, [SP, #18]
0x2E48	0x2B25    CMP	R3, #37
0x2E4A	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x2E4C	0xF89D3012  LDRB	R3, [SP, #18]
0x2E50	0x7013    STRB	R3, [R2, #0]
0x2E52	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2E54	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2E58	0x1C5B    ADDS	R3, R3, #1
0x2E5A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x2E5E	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2E60	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x2E62	0x2300    MOVS	R3, #0
0x2E64	0xB21B    SXTH	R3, R3
0x2E66	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x2E6A	0x2300    MOVS	R3, #0
0x2E6C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2E70	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x2E72	0xF8BD3016  LDRH	R3, [SP, #22]
0x2E76	0xF0430308  ORR	R3, R3, #8
0x2E7A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x2E7E	0x9B0B    LDR	R3, [SP, #44]
0x2E80	0x1C5B    ADDS	R3, R3, #1
0x2E82	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x2E84	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x2E86	0xF8BD3016  LDRH	R3, [SP, #22]
0x2E8A	0xF0430301  ORR	R3, R3, #1
0x2E8E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x2E92	0x9B0B    LDR	R3, [SP, #44]
0x2E94	0x1C5B    ADDS	R3, R3, #1
0x2E96	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x2E98	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x2E9A	0xF8BD3016  LDRH	R3, [SP, #22]
0x2E9E	0xF0430302  ORR	R3, R3, #2
0x2EA2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x2EA6	0x9B0B    LDR	R3, [SP, #44]
0x2EA8	0x1C5B    ADDS	R3, R3, #1
0x2EAA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x2EAC	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x2EAE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EB2	0xF4436300  ORR	R3, R3, #2048
0x2EB6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x2EBA	0x9B0B    LDR	R3, [SP, #44]
0x2EBC	0x1C5B    ADDS	R3, R3, #1
0x2EBE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x2EC0	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x2EC2	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EC6	0xF0430304  ORR	R3, R3, #4
0x2ECA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x2ECE	0x9B0B    LDR	R3, [SP, #44]
0x2ED0	0x1C5B    ADDS	R3, R3, #1
0x2ED2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x2ED4	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x2ED6	0x9B0B    LDR	R3, [SP, #44]
0x2ED8	0x781B    LDRB	R3, [R3, #0]
0x2EDA	0x2B2D    CMP	R3, #45
0x2EDC	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x2EDE	0x9B0B    LDR	R3, [SP, #44]
0x2EE0	0x781B    LDRB	R3, [R3, #0]
0x2EE2	0x2B20    CMP	R3, #32
0x2EE4	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x2EE6	0x9B0B    LDR	R3, [SP, #44]
0x2EE8	0x781B    LDRB	R3, [R3, #0]
0x2EEA	0x2B2B    CMP	R3, #43
0x2EEC	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x2EEE	0x9B0B    LDR	R3, [SP, #44]
0x2EF0	0x781B    LDRB	R3, [R3, #0]
0x2EF2	0x2B23    CMP	R3, #35
0x2EF4	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x2EF6	0x9B0B    LDR	R3, [SP, #44]
0x2EF8	0x781B    LDRB	R3, [R3, #0]
0x2EFA	0x2B30    CMP	R3, #48
0x2EFC	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x2EFE	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x2F00	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x2F02	0xF8BD3016  LDRH	R3, [SP, #22]
0x2F06	0xF0030302  AND	R3, R3, #2
0x2F0A	0xB29B    UXTH	R3, R3
0x2F0C	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x2F0E	0xF8BD4016  LDRH	R4, [SP, #22]
0x2F12	0xF64F73FE  MOVW	R3, #65534
0x2F16	0xEA040303  AND	R3, R4, R3, LSL #0
0x2F1A	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x2F1E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2F22	0xF0030308  AND	R3, R3, #8
0x2F26	0xB29B    UXTH	R3, R3
0x2F28	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x2F2A	0xF8BD4016  LDRH	R4, [SP, #22]
0x2F2E	0xF64F73FB  MOVW	R3, #65531
0x2F32	0xEA040303  AND	R3, R4, R3, LSL #0
0x2F36	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x2F3A	0x9B0B    LDR	R3, [SP, #44]
0x2F3C	0x781B    LDRB	R3, [R3, #0]
0x2F3E	0xB2D8    UXTB	R0, R3
0x2F40	0xF7FDFBBE  BL	_isdigit+0
0x2F44	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x2F46	0x2300    MOVS	R3, #0
0x2F48	0xB21B    SXTH	R3, R3
0x2F4A	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x2F4E	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x2F50	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x2F52	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2F56	0x230A    MOVS	R3, #10
0x2F58	0xB21B    SXTH	R3, R3
0x2F5A	0x435C    MULS	R4, R3, R4
0x2F5C	0xB224    SXTH	R4, R4
0x2F5E	0x9B0B    LDR	R3, [SP, #44]
0x2F60	0x781B    LDRB	R3, [R3, #0]
0x2F62	0x18E3    ADDS	R3, R4, R3
0x2F64	0xB21B    SXTH	R3, R3
0x2F66	0x3B30    SUBS	R3, #48
0x2F68	0xF8AD3014  STRH	R3, [SP, #20]
0x2F6C	0x9B0B    LDR	R3, [SP, #44]
0x2F6E	0x1C5B    ADDS	R3, R3, #1
0x2F70	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x2F72	0x781B    LDRB	R3, [R3, #0]
0x2F74	0xB2D8    UXTB	R0, R3
0x2F76	0xF7FDFBA3  BL	_isdigit+0
0x2F7A	0x2800    CMP	R0, #0
0x2F7C	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x2F7E	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x2F80	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x2F82	0x9B0B    LDR	R3, [SP, #44]
0x2F84	0x781B    LDRB	R3, [R3, #0]
0x2F86	0x2B2A    CMP	R3, #42
0x2F88	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x2F8A	0x9B0C    LDR	R3, [SP, #48]
0x2F8C	0x681D    LDR	R5, [R3, #0]
0x2F8E	0x1D2C    ADDS	R4, R5, #4
0x2F90	0x9B0C    LDR	R3, [SP, #48]
0x2F92	0x601C    STR	R4, [R3, #0]
0x2F94	0xF9B53000  LDRSH	R3, [R5, #0]
0x2F98	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x2F9C	0x9B0B    LDR	R3, [SP, #44]
0x2F9E	0x1C5B    ADDS	R3, R3, #1
0x2FA0	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x2FA2	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x2FA4	0x9B0B    LDR	R3, [SP, #44]
0x2FA6	0x781B    LDRB	R3, [R3, #0]
0x2FA8	0x2B2E    CMP	R3, #46
0x2FAA	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x2FAC	0x9B0B    LDR	R3, [SP, #44]
0x2FAE	0x1C5B    ADDS	R3, R3, #1
0x2FB0	0x930B    STR	R3, [SP, #44]
0x2FB2	0x781B    LDRB	R3, [R3, #0]
0x2FB4	0x2B2A    CMP	R3, #42
0x2FB6	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x2FB8	0x9B0C    LDR	R3, [SP, #48]
0x2FBA	0x681D    LDR	R5, [R3, #0]
0x2FBC	0x1D2C    ADDS	R4, R5, #4
0x2FBE	0x9B0C    LDR	R3, [SP, #48]
0x2FC0	0x601C    STR	R4, [R3, #0]
0x2FC2	0xF9B53000  LDRSH	R3, [R5, #0]
0x2FC6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x2FCA	0x9B0B    LDR	R3, [SP, #44]
0x2FCC	0x1C5B    ADDS	R3, R3, #1
0x2FCE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x2FD0	0x46BC    MOV	R12, R7
0x2FD2	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x2FD4	0x2300    MOVS	R3, #0
0x2FD6	0xB21B    SXTH	R3, R3
0x2FD8	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x2FDC	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x2FDE	0x9B0B    LDR	R3, [SP, #44]
0x2FE0	0x781B    LDRB	R3, [R3, #0]
0x2FE2	0xB2D8    UXTB	R0, R3
0x2FE4	0xF7FDFB6C  BL	_isdigit+0
0x2FE8	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x2FEA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2FEE	0x230A    MOVS	R3, #10
0x2FF0	0xB21B    SXTH	R3, R3
0x2FF2	0x435C    MULS	R4, R3, R4
0x2FF4	0xB224    SXTH	R4, R4
0x2FF6	0x9B0B    LDR	R3, [SP, #44]
0x2FF8	0x781B    LDRB	R3, [R3, #0]
0x2FFA	0x18E3    ADDS	R3, R4, R3
0x2FFC	0xB21B    SXTH	R3, R3
0x2FFE	0x3B30    SUBS	R3, #48
0x3000	0xF8AD3010  STRH	R3, [SP, #16]
0x3004	0x9B0B    LDR	R3, [SP, #44]
0x3006	0x1C5B    ADDS	R3, R3, #1
0x3008	0x930B    STR	R3, [SP, #44]
0x300A	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x300C	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x300E	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x3010	0x2300    MOVS	R3, #0
0x3012	0xB21B    SXTH	R3, R3
0x3014	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x3018	0xF8BD3016  LDRH	R3, [SP, #22]
0x301C	0xF4435380  ORR	R3, R3, #4096
0x3020	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x3024	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x3026	0x9C0B    LDR	R4, [SP, #44]
0x3028	0x9B0B    LDR	R3, [SP, #44]
0x302A	0x1C5B    ADDS	R3, R3, #1
0x302C	0x930B    STR	R3, [SP, #44]
0x302E	0x7823    LDRB	R3, [R4, #0]
0x3030	0xF88D3012  STRB	R3, [SP, #18]
0x3034	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x3036	0xF9BD0028  LDRSH	R0, [SP, #40]
0x303A	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x303E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3042	0xF0430310  ORR	R3, R3, #16
0x3046	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x304A	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x304C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3050	0xF4436380  ORR	R3, R3, #1024
0x3054	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x3058	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x305A	0xF8BD3016  LDRH	R3, [SP, #22]
0x305E	0xF0430320  ORR	R3, R3, #32
0x3062	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x3066	0xF8BD3016  LDRH	R3, [SP, #22]
0x306A	0xF4437380  ORR	R3, R3, #256
0x306E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x3072	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x3074	0xF8BD3016  LDRH	R3, [SP, #22]
0x3078	0xF4437300  ORR	R3, R3, #512
0x307C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x3080	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x3082	0xF8BD3016  LDRH	R3, [SP, #22]
0x3086	0xF0430340  ORR	R3, R3, #64
0x308A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x308E	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x3090	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x3092	0xF8BD3016  LDRH	R3, [SP, #22]
0x3096	0xF0430320  ORR	R3, R3, #32
0x309A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x309E	0xF8BD3016  LDRH	R3, [SP, #22]
0x30A2	0xF0430380  ORR	R3, R3, #128
0x30A6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x30AA	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x30AC	0x9B0C    LDR	R3, [SP, #48]
0x30AE	0x681D    LDR	R5, [R3, #0]
0x30B0	0x1D2C    ADDS	R4, R5, #4
0x30B2	0x9B0C    LDR	R3, [SP, #48]
0x30B4	0x601C    STR	R4, [R3, #0]
0x30B6	0x682B    LDR	R3, [R5, #0]
0x30B8	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x30BA	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x30BC	0x4BFA    LDR	R3, [PC, #1000]
0x30BE	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x30C0	0x2300    MOVS	R3, #0
0x30C2	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x30C6	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x30C8	0xF8BD4024  LDRH	R4, [SP, #36]
0x30CC	0x9B08    LDR	R3, [SP, #32]
0x30CE	0x191B    ADDS	R3, R3, R4
0x30D0	0x781B    LDRB	R3, [R3, #0]
0x30D2	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x30D4	0xF8BD3024  LDRH	R3, [SP, #36]
0x30D8	0x1C5B    ADDS	R3, R3, #1
0x30DA	0xF8AD3024  STRH	R3, [SP, #36]
0x30DE	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x30E0	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x30E2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x30E6	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x30E8	0xF8BD4024  LDRH	R4, [SP, #36]
0x30EC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x30F0	0x42A3    CMP	R3, R4
0x30F2	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x30F4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x30F8	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x30FC	0xF8BD4024  LDRH	R4, [SP, #36]
0x3100	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3104	0x42A3    CMP	R3, R4
0x3106	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x3108	0xF8BD4024  LDRH	R4, [SP, #36]
0x310C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3110	0x1B1B    SUB	R3, R3, R4
0x3112	0xF8AD3014  STRH	R3, [SP, #20]
0x3116	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x3118	0x2300    MOVS	R3, #0
0x311A	0xB21B    SXTH	R3, R3
0x311C	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x3120	0xF8BD3016  LDRH	R3, [SP, #22]
0x3124	0xF0030308  AND	R3, R3, #8
0x3128	0xB29B    UXTH	R3, R3
0x312A	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x312C	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x312E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x3132	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3136	0x1E5B    SUBS	R3, R3, #1
0x3138	0xF8AD3014  STRH	R3, [SP, #20]
0x313C	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x313E	0x2320    MOVS	R3, #32
0x3140	0x7033    STRB	R3, [R6, #0]
0x3142	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x3144	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3148	0x1C5B    ADDS	R3, R3, #1
0x314A	0xF8AD3028  STRH	R3, [SP, #40]
0x314E	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x3150	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x3152	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x3154	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x3156	0xF8BD4024  LDRH	R4, [SP, #36]
0x315A	0xF8BD3024  LDRH	R3, [SP, #36]
0x315E	0x1E5B    SUBS	R3, R3, #1
0x3160	0xF8AD3024  STRH	R3, [SP, #36]
0x3164	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x3166	0x9B08    LDR	R3, [SP, #32]
0x3168	0x781B    LDRB	R3, [R3, #0]
0x316A	0x7033    STRB	R3, [R6, #0]
0x316C	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x316E	0x9B08    LDR	R3, [SP, #32]
0x3170	0x1C5B    ADDS	R3, R3, #1
0x3172	0x9308    STR	R3, [SP, #32]
0x3174	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3178	0x1C5B    ADDS	R3, R3, #1
0x317A	0xF8AD3028  STRH	R3, [SP, #40]
0x317E	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x3180	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x3182	0xF8BD3016  LDRH	R3, [SP, #22]
0x3186	0xF0030308  AND	R3, R3, #8
0x318A	0xB29B    UXTH	R3, R3
0x318C	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x318E	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x3190	0xF9BD4014  LDRSH	R4, [SP, #20]
0x3194	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3198	0x1E5B    SUBS	R3, R3, #1
0x319A	0xF8AD3014  STRH	R3, [SP, #20]
0x319E	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x31A0	0x2320    MOVS	R3, #32
0x31A2	0x7013    STRB	R3, [R2, #0]
0x31A4	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x31A6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x31AA	0x1C5B    ADDS	R3, R3, #1
0x31AC	0xF8AD3028  STRH	R3, [SP, #40]
0x31B0	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x31B2	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x31B4	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x31B6	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x31B8	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x31BA	0x9B0C    LDR	R3, [SP, #48]
0x31BC	0x681D    LDR	R5, [R3, #0]
0x31BE	0x1D2C    ADDS	R4, R5, #4
0x31C0	0x9B0C    LDR	R3, [SP, #48]
0x31C2	0x601C    STR	R4, [R3, #0]
0x31C4	0xF9B53000  LDRSH	R3, [R5, #0]
0x31C8	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x31CC	0xF10D0312  ADD	R3, SP, #18
0x31D0	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x31D2	0x2301    MOVS	R3, #1
0x31D4	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x31D8	0x4667    MOV	R7, R12
0x31DA	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x31DC	0xF8BD3016  LDRH	R3, [SP, #22]
0x31E0	0xF04303C0  ORR	R3, R3, #192
0x31E4	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x31E8	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x31EA	0xF89D3012  LDRB	R3, [SP, #18]
0x31EE	0x2B00    CMP	R3, #0
0x31F0	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x31F4	0xF89D3012  LDRB	R3, [SP, #18]
0x31F8	0x2B6C    CMP	R3, #108
0x31FA	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x31FE	0xF89D3012  LDRB	R3, [SP, #18]
0x3202	0x2B4C    CMP	R3, #76
0x3204	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x3208	0xF89D3012  LDRB	R3, [SP, #18]
0x320C	0x2B66    CMP	R3, #102
0x320E	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x3212	0xF89D3012  LDRB	R3, [SP, #18]
0x3216	0x2B45    CMP	R3, #69
0x3218	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x321C	0xF89D3012  LDRB	R3, [SP, #18]
0x3220	0x2B65    CMP	R3, #101
0x3222	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x3226	0xF89D3012  LDRB	R3, [SP, #18]
0x322A	0x2B67    CMP	R3, #103
0x322C	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x3230	0xF89D3012  LDRB	R3, [SP, #18]
0x3234	0x2B6F    CMP	R3, #111
0x3236	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x323A	0xF89D3012  LDRB	R3, [SP, #18]
0x323E	0x2B64    CMP	R3, #100
0x3240	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x3244	0xF89D3012  LDRB	R3, [SP, #18]
0x3248	0x2B69    CMP	R3, #105
0x324A	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x324E	0xF89D3012  LDRB	R3, [SP, #18]
0x3252	0x2B70    CMP	R3, #112
0x3254	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x3258	0xF89D3012  LDRB	R3, [SP, #18]
0x325C	0x2B58    CMP	R3, #88
0x325E	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x3262	0xF89D3012  LDRB	R3, [SP, #18]
0x3266	0x2B78    CMP	R3, #120
0x3268	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x326C	0xF89D3012  LDRB	R3, [SP, #18]
0x3270	0x2B73    CMP	R3, #115
0x3272	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x3276	0xF89D3012  LDRB	R3, [SP, #18]
0x327A	0x2B63    CMP	R3, #99
0x327C	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x327E	0xF89D3012  LDRB	R3, [SP, #18]
0x3282	0x2B75    CMP	R3, #117
0x3284	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x3286	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x3288	0xF8BD3016  LDRH	R3, [SP, #22]
0x328C	0xF40363E0  AND	R3, R3, #1792
0x3290	0xB29B    UXTH	R3, R3
0x3292	0x2B00    CMP	R3, #0
0x3294	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x3298	0xF8BD3016  LDRH	R3, [SP, #22]
0x329C	0xF4035380  AND	R3, R3, #4096
0x32A0	0xB29B    UXTH	R3, R3
0x32A2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x32A4	0x2306    MOVS	R3, #6
0x32A6	0xB21B    SXTH	R3, R3
0x32A8	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x32AC	0x9B0C    LDR	R3, [SP, #48]
0x32AE	0x681D    LDR	R5, [R3, #0]
0x32B0	0x1D2C    ADDS	R4, R5, #4
0x32B2	0x9B0C    LDR	R3, [SP, #48]
0x32B4	0x601C    STR	R4, [R3, #0]
0x32B6	0x682A    LDR	R2, [R5, #0]
0x32B8	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x32BA	0xF04F0000  MOV	R0, #0
0x32BE	0xF7FEFB0F  BL	__Compare_FP+0
0x32C2	0xF2400000  MOVW	R0, #0
0x32C6	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x32C8	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x32CA	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x32CC	0x9B06    LDR	R3, [SP, #24]
0x32CE	0xF0834300  EOR	R3, R3, #-2147483648
0x32D2	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x32D4	0xF8BD3016  LDRH	R3, [SP, #22]
0x32D8	0xF0430303  ORR	R3, R3, #3
0x32DC	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x32E0	0x2300    MOVS	R3, #0
0x32E2	0xB21B    SXTH	R3, R3
0x32E4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x32E8	0x9A06    LDR	R2, [SP, #24]
0x32EA	0xF04F0000  MOV	R0, #0
0x32EE	0xF7FEFAF7  BL	__Compare_FP+0
0x32F2	0xF2400000  MOVW	R0, #0
0x32F6	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x32F8	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x32FA	0x2800    CMP	R0, #0
0x32FC	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x32FE	0xAC07    ADD	R4, SP, #28
0x3300	0xAB06    ADD	R3, SP, #24
0x3302	0x681B    LDR	R3, [R3, #0]
0x3304	0x0DDB    LSRS	R3, R3, #23
0x3306	0xF00303FF  AND	R3, R3, #255
0x330A	0x3B7E    SUBS	R3, #126
0x330C	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x330E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3312	0x1E5C    SUBS	R4, R3, #1
0x3314	0xB224    SXTH	R4, R4
0x3316	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x331A	0x2303    MOVS	R3, #3
0x331C	0xB21B    SXTH	R3, R3
0x331E	0x435C    MULS	R4, R3, R4
0x3320	0xB224    SXTH	R4, R4
0x3322	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x3326	0x230A    MOVS	R3, #10
0x3328	0xB21B    SXTH	R3, R3
0x332A	0xFB94F3F3  SDIV	R3, R4, R3
0x332E	0xB21B    SXTH	R3, R3
0x3330	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x3334	0x2B00    CMP	R3, #0
0x3336	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x3338	0xF9BD301C  LDRSH	R3, [SP, #28]
0x333C	0x1E5B    SUBS	R3, R3, #1
0x333E	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x3342	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3346	0x425B    RSBS	R3, R3, #0
0x3348	0xB258    SXTB	R0, R3
0x334A	0xF7FEFB51  BL	__Lib_Sprintf_scale+0
0x334E	0x9A06    LDR	R2, [SP, #24]
0x3350	0xF7FDF970  BL	__Mul_FP+0
0x3354	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x3356	0x9A08    LDR	R2, [SP, #32]
0x3358	0xF04F507E  MOV	R0, #1065353216
0x335C	0xF7FEFAC0  BL	__Compare_FP+0
0x3360	0xF2400000  MOVW	R0, #0
0x3364	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x3366	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x3368	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x336A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x336E	0x1E5B    SUBS	R3, R3, #1
0x3370	0xF8AD301C  STRH	R3, [SP, #28]
0x3374	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x3376	0x9A08    LDR	R2, [SP, #32]
0x3378	0x484C    LDR	R0, [PC, #304]
0x337A	0xF7FEFAB1  BL	__Compare_FP+0
0x337E	0xF2400000  MOVW	R0, #0
0x3382	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x3384	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x3386	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x3388	0xF9BD301C  LDRSH	R3, [SP, #28]
0x338C	0x1C5B    ADDS	R3, R3, #1
0x338E	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x3392	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3396	0x2B00    CMP	R3, #0
0x3398	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x339A	0x2301    MOVS	R3, #1
0x339C	0xF88D3012  STRB	R3, [SP, #18]
0x33A0	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x33A2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x33A6	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x33AA	0xF8BD3016  LDRH	R3, [SP, #22]
0x33AE	0xF4037380  AND	R3, R3, #256
0x33B2	0xB29B    UXTH	R3, R3
0x33B4	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x33B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x33BA	0xF4037300  AND	R3, R3, #512
0x33BE	0xB29B    UXTH	R3, R3
0x33C0	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x33C2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x33C6	0xF06F0303  MVN	R3, #3
0x33CA	0x429C    CMP	R4, R3
0x33CC	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x33CE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x33D2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x33D6	0x42A3    CMP	R3, R4
0x33D8	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x33DA	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x33DC	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x33DE	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x33E0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x33E4	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x33E6	0xF8BD3016  LDRH	R3, [SP, #22]
0x33EA	0xF4037300  AND	R3, R3, #512
0x33EE	0xB29B    UXTH	R3, R3
0x33F0	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x33F2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x33F6	0x1E5B    SUBS	R3, R3, #1
0x33F8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x33FC	0xF8BD3010  LDRH	R3, [SP, #16]
0x3400	0x2B08    CMP	R3, #8
0x3402	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x3404	0x2308    MOVS	R3, #8
0x3406	0xF88D3012  STRB	R3, [SP, #18]
0x340A	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x340C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3410	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x3414	0x9A06    LDR	R2, [SP, #24]
0x3416	0xF04F0000  MOV	R0, #0
0x341A	0xF7FEFA61  BL	__Compare_FP+0
0x341E	0xF2400000  MOVW	R0, #0
0x3422	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x3424	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x3426	0x2800    CMP	R0, #0
0x3428	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x342A	0xF9BD001C  LDRSH	R0, [SP, #28]
0x342E	0xF7FEFADF  BL	__Lib_Sprintf_scale+0
0x3432	0x900D    STR	R0, [SP, #52]
0x3434	0x9A0D    LDR	R2, [SP, #52]
0x3436	0x9806    LDR	R0, [SP, #24]
0x3438	0xF7FDFE0A  BL	__Div_FP+0
0x343C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x343E	0xF89D3012  LDRB	R3, [SP, #18]
0x3442	0x425B    RSBS	R3, R3, #0
0x3444	0xB258    SXTB	R0, R3
0x3446	0xF7FEFAD3  BL	__Lib_Sprintf_scale+0
0x344A	0x900D    STR	R0, [SP, #52]
0x344C	0x9A0D    LDR	R2, [SP, #52]
0x344E	0x9806    LDR	R0, [SP, #24]
0x3450	0xF7FDFDFE  BL	__Div_FP+0
0x3454	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x3456	0xF7FFF81B  BL	__FloatToUnsignedIntegral+0
0x345A	0xF7FDFC51  BL	__UnsignedIntegralToFloat+0
0x345E	0x900D    STR	R0, [SP, #52]
0x3460	0x9A0D    LDR	R2, [SP, #52]
0x3462	0x9806    LDR	R0, [SP, #24]
0x3464	0xF7FEFF12  BL	__Sub_FP+0
0x3468	0xF04F527C  MOV	R2, #1056964608
0x346C	0xF7FEFA38  BL	__Compare_FP+0
0x3470	0xF2400000  MOVW	R0, #0
0x3474	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x3476	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x3478	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x347A	0x9806    LDR	R0, [SP, #24]
0x347C	0xF04F527C  MOV	R2, #1056964608
0x3480	0xF7FEFF86  BL	__Add_FP+0
0x3484	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x3486	0x9806    LDR	R0, [SP, #24]
0x3488	0xF7FFF802  BL	__FloatToUnsignedIntegral+0
0x348C	0xF89D3012  LDRB	R3, [SP, #18]
0x3490	0x1C5B    ADDS	R3, R3, #1
0x3492	0xB21B    SXTH	R3, R3
0x3494	0x009C    LSLS	R4, R3, #2
0x3496	0x4B06    LDR	R3, [PC, #24]
0x3498	0x191B    ADDS	R3, R3, R4
0x349A	0x681B    LDR	R3, [R3, #0]
0x349C	0x4298    CMP	R0, R3
0x349E	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x34A0	0x9A06    LDR	R2, [SP, #24]
0x34A2	0x4804    LDR	R0, [PC, #16]
0x34A4	0xF000B808  B	#16
0x34A8	0x00C82000  	?lstr1___Lib_Sprintf+0
0x34AC	0x00004120  	#1092616192
0x34B0	0x89340000  	__Lib_Sprintf_dpowers+0
0x34B4	0xCCCD3DCC  	#1036831949
0x34B8	0xF7FDF8BC  BL	__Mul_FP+0
0x34BC	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x34BE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34C2	0x1C5B    ADDS	R3, R3, #1
0x34C4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x34C8	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x34CA	0x9806    LDR	R0, [SP, #24]
0x34CC	0xF7FEFFE0  BL	__FloatToUnsignedIntegral+0
0x34D0	0xF89D3012  LDRB	R3, [SP, #18]
0x34D4	0x009C    LSLS	R4, R3, #2
0x34D6	0x4BFA    LDR	R3, [PC, #1000]
0x34D8	0x191B    ADDS	R3, R3, R4
0x34DA	0x681B    LDR	R3, [R3, #0]
0x34DC	0x4298    CMP	R0, R3
0x34DE	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x34E0	0x9A06    LDR	R2, [SP, #24]
0x34E2	0x48F8    LDR	R0, [PC, #992]
0x34E4	0xF7FDF8A6  BL	__Mul_FP+0
0x34E8	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x34EA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34EE	0x1E5B    SUBS	R3, R3, #1
0x34F0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x34F4	0xF8BD3016  LDRH	R3, [SP, #22]
0x34F8	0xF4037300  AND	R3, R3, #512
0x34FC	0xB29B    UXTH	R3, R3
0x34FE	0x2B00    CMP	R3, #0
0x3500	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x3502	0xF8BD3016  LDRH	R3, [SP, #22]
0x3506	0xF4036300  AND	R3, R3, #2048
0x350A	0xB29B    UXTH	R3, R3
0x350C	0x2B00    CMP	R3, #0
0x350E	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x3510	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3514	0x2B0A    CMP	R3, #10
0x3516	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x3518	0x230A    MOVS	R3, #10
0x351A	0xB21B    SXTH	R3, R3
0x351C	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x3520	0x9806    LDR	R0, [SP, #24]
0x3522	0xF7FEFFB5  BL	__FloatToUnsignedIntegral+0
0x3526	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x3528	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x352A	0x9B08    LDR	R3, [SP, #32]
0x352C	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x352E	0x9D08    LDR	R5, [SP, #32]
0x3530	0x240A    MOVS	R4, #10
0x3532	0xFBB5F3F4  UDIV	R3, R5, R4
0x3536	0xFB045313  MLS	R3, R4, R3, R5
0x353A	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x353C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3540	0x1E5B    SUBS	R3, R3, #1
0x3542	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x3546	0x9C08    LDR	R4, [SP, #32]
0x3548	0x230A    MOVS	R3, #10
0x354A	0xFBB4F3F3  UDIV	R3, R4, R3
0x354E	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x3550	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x3552	0xF89D4012  LDRB	R4, [SP, #18]
0x3556	0xF9BD3010  LDRSH	R3, [SP, #16]
0x355A	0x42A3    CMP	R3, R4
0x355C	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x355E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3562	0xF89D3012  LDRB	R3, [SP, #18]
0x3566	0x1B1B    SUB	R3, R3, R4
0x3568	0x9101    STR	R1, [SP, #4]
0x356A	0xB258    SXTB	R0, R3
0x356C	0xF7FEFA40  BL	__Lib_Sprintf_scale+0
0x3570	0x900D    STR	R0, [SP, #52]
0x3572	0x9A0D    LDR	R2, [SP, #52]
0x3574	0x9806    LDR	R0, [SP, #24]
0x3576	0xF7FDFD6B  BL	__Div_FP+0
0x357A	0x9901    LDR	R1, [SP, #4]
0x357C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x357E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3582	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x3586	0x460E    MOV	R6, R1
0x3588	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x358A	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x358C	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x358E	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x3590	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3594	0x1D5C    ADDS	R4, R3, #5
0x3596	0xB224    SXTH	R4, R4
0x3598	0xF9BD3014  LDRSH	R3, [SP, #20]
0x359C	0x1B1B    SUB	R3, R3, R4
0x359E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x35A2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x35A6	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x35A8	0xF8BD3016  LDRH	R3, [SP, #22]
0x35AC	0xF4036300  AND	R3, R3, #2048
0x35B0	0xB29B    UXTH	R3, R3
0x35B2	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x35B4	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x35B6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x35BA	0x1E5B    SUBS	R3, R3, #1
0x35BC	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x35C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x35C4	0xF0030303  AND	R3, R3, #3
0x35C8	0xB29B    UXTH	R3, R3
0x35CA	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x35CC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x35D0	0x1E5B    SUBS	R3, R3, #1
0x35D2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x35D6	0xF8BD3016  LDRH	R3, [SP, #22]
0x35DA	0xF0030304  AND	R3, R3, #4
0x35DE	0xB29B    UXTH	R3, R3
0x35E0	0x2B00    CMP	R3, #0
0x35E2	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x35E4	0xF8BD3016  LDRH	R3, [SP, #22]
0x35E8	0xF0030302  AND	R3, R3, #2
0x35EC	0xB29B    UXTH	R3, R3
0x35EE	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x35F0	0xF8BD3016  LDRH	R3, [SP, #22]
0x35F4	0xF0030301  AND	R3, R3, #1
0x35F8	0xB29B    UXTH	R3, R3
0x35FA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x35FC	0x232D    MOVS	R3, #45
0x35FE	0xF88D3008  STRB	R3, [SP, #8]
0x3602	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x3604	0x232B    MOVS	R3, #43
0x3606	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x360A	0xF89D3008  LDRB	R3, [SP, #8]
0x360E	0x7033    STRB	R3, [R6, #0]
0x3610	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x3612	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3616	0x1C5B    ADDS	R3, R3, #1
0x3618	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x361C	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x361E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3622	0xF0030301  AND	R3, R3, #1
0x3626	0xB29B    UXTH	R3, R3
0x3628	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x362A	0x2320    MOVS	R3, #32
0x362C	0x7033    STRB	R3, [R6, #0]
0x362E	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x3630	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3634	0x1C5B    ADDS	R3, R3, #1
0x3636	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x363A	0x4607    MOV	R7, R0
0x363C	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x363E	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x3640	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x3642	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3646	0x2B00    CMP	R3, #0
0x3648	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x364A	0x2330    MOVS	R3, #48
0x364C	0xF88B3000  STRB	R3, [R11, #0]
0x3650	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x3654	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3658	0x1C5B    ADDS	R3, R3, #1
0x365A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x365E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3662	0x1E5B    SUBS	R3, R3, #1
0x3664	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x3668	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x366A	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x366C	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x366E	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x3670	0xF8BD3016  LDRH	R3, [SP, #22]
0x3674	0xF0030308  AND	R3, R3, #8
0x3678	0xB29B    UXTH	R3, R3
0x367A	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x367C	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x367E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3682	0x2B00    CMP	R3, #0
0x3684	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x3686	0x2320    MOVS	R3, #32
0x3688	0x7013    STRB	R3, [R2, #0]
0x368A	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x368C	0x461E    MOV	R6, R3
0x368E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3692	0x1C5B    ADDS	R3, R3, #1
0x3694	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x3698	0xF9BD3014  LDRSH	R3, [SP, #20]
0x369C	0x1E5B    SUBS	R3, R3, #1
0x369E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x36A2	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x36A4	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x36A6	0x4611    MOV	R1, R2
0x36A8	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x36AA	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x36AC	0xF8BD3016  LDRH	R3, [SP, #22]
0x36B0	0xF0030302  AND	R3, R3, #2
0x36B4	0xB29B    UXTH	R3, R3
0x36B6	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x36B8	0xF8BD3016  LDRH	R3, [SP, #22]
0x36BC	0xF0030301  AND	R3, R3, #1
0x36C0	0xB29B    UXTH	R3, R3
0x36C2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x36C4	0x232D    MOVS	R3, #45
0x36C6	0xF88D3009  STRB	R3, [SP, #9]
0x36CA	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x36CC	0x232B    MOVS	R3, #43
0x36CE	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x36D2	0xF89D3009  LDRB	R3, [SP, #9]
0x36D6	0x700B    STRB	R3, [R1, #0]
0x36D8	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x36DC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x36E0	0x1C5B    ADDS	R3, R3, #1
0x36E2	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x36E6	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x36E8	0xF8BD3016  LDRH	R3, [SP, #22]
0x36EC	0xF0030301  AND	R3, R3, #1
0x36F0	0xB29B    UXTH	R3, R3
0x36F2	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x36F4	0x2320    MOVS	R3, #32
0x36F6	0x700B    STRB	R3, [R1, #0]
0x36F8	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x36FA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x36FE	0x1C5B    ADDS	R3, R3, #1
0x3700	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x3704	0x4683    MOV	R11, R0
0x3706	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x3708	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x370A	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x370C	0x9806    LDR	R0, [SP, #24]
0x370E	0xF7FEFEBF  BL	__FloatToUnsignedIntegral+0
0x3712	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x3714	0xF89D3012  LDRB	R3, [SP, #18]
0x3718	0x009C    LSLS	R4, R3, #2
0x371A	0x4B69    LDR	R3, [PC, #420]
0x371C	0x191B    ADDS	R3, R3, R4
0x371E	0x681C    LDR	R4, [R3, #0]
0x3720	0x9B08    LDR	R3, [SP, #32]
0x3722	0xFBB3F3F4  UDIV	R3, R3, R4
0x3726	0x3330    ADDS	R3, #48
0x3728	0x702B    STRB	R3, [R5, #0]
0x372A	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x372C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3730	0x1C5B    ADDS	R3, R3, #1
0x3732	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x3736	0xF9BD3010  LDRSH	R3, [SP, #16]
0x373A	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x373C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3740	0xF4036300  AND	R3, R3, #2048
0x3744	0xB29B    UXTH	R3, R3
0x3746	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x3748	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x374A	0x232E    MOVS	R3, #46
0x374C	0x7003    STRB	R3, [R0, #0]
0x374E	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x3752	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3756	0x1C5B    ADDS	R3, R3, #1
0x3758	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x375C	0xF89D4012  LDRB	R4, [SP, #18]
0x3760	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3764	0x1B1B    SUB	R3, R3, R4
0x3766	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x376A	0xF89D3012  LDRB	R3, [SP, #18]
0x376E	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x3770	0xF89D3012  LDRB	R3, [SP, #18]
0x3774	0x1E5B    SUBS	R3, R3, #1
0x3776	0xB2DB    UXTB	R3, R3
0x3778	0xF88D3012  STRB	R3, [SP, #18]
0x377C	0x009C    LSLS	R4, R3, #2
0x377E	0x4B50    LDR	R3, [PC, #320]
0x3780	0x191B    ADDS	R3, R3, R4
0x3782	0x681C    LDR	R4, [R3, #0]
0x3784	0x9B08    LDR	R3, [SP, #32]
0x3786	0xFBB3F5F4  UDIV	R5, R3, R4
0x378A	0x240A    MOVS	R4, #10
0x378C	0xFBB5F3F4  UDIV	R3, R5, R4
0x3790	0xFB045313  MLS	R3, R4, R3, R5
0x3794	0x3330    ADDS	R3, #48
0x3796	0xF8893000  STRB	R3, [R9, #0]
0x379A	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x379E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x37A2	0x1C5B    ADDS	R3, R3, #1
0x37A4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x37A8	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x37AA	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x37AC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x37B0	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x37B2	0x2330    MOVS	R3, #48
0x37B4	0xF8893000  STRB	R3, [R9, #0]
0x37B8	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x37BC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x37C0	0x1C5B    ADDS	R3, R3, #1
0x37C2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x37C6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x37CA	0x1E5B    SUBS	R3, R3, #1
0x37CC	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x37D0	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x37D2	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x37D4	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x37D6	0xF8BD3016  LDRH	R3, [SP, #22]
0x37DA	0xF0030320  AND	R3, R3, #32
0x37DE	0xB29B    UXTH	R3, R3
0x37E0	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x37E2	0x2345    MOVS	R3, #69
0x37E4	0x7003    STRB	R3, [R0, #0]
0x37E6	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x37E8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x37EC	0x1C5B    ADDS	R3, R3, #1
0x37EE	0xF8AD3028  STRH	R3, [SP, #40]
0x37F2	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x37F4	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x37F6	0x2365    MOVS	R3, #101
0x37F8	0x7003    STRB	R3, [R0, #0]
0x37FA	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x37FC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3800	0x1C5B    ADDS	R3, R3, #1
0x3802	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x3806	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x3808	0xF9BD301C  LDRSH	R3, [SP, #28]
0x380C	0x2B00    CMP	R3, #0
0x380E	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x3810	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3814	0x425B    RSBS	R3, R3, #0
0x3816	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x381A	0x232D    MOVS	R3, #45
0x381C	0x7003    STRB	R3, [R0, #0]
0x381E	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x3822	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3826	0x1C5B    ADDS	R3, R3, #1
0x3828	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x382C	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x382E	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x3830	0x232B    MOVS	R3, #43
0x3832	0x7003    STRB	R3, [R0, #0]
0x3834	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x3836	0x4698    MOV	R8, R3
0x3838	0xF9BD3028  LDRSH	R3, [SP, #40]
0x383C	0x1C5B    ADDS	R3, R3, #1
0x383E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x3842	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x3844	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3848	0x230A    MOVS	R3, #10
0x384A	0xB21B    SXTH	R3, R3
0x384C	0xFB94F3F3  SDIV	R3, R4, R3
0x3850	0xB21B    SXTH	R3, R3
0x3852	0x3330    ADDS	R3, #48
0x3854	0x7003    STRB	R3, [R0, #0]
0x3856	0x1C46    ADDS	R6, R0, #1
0x3858	0x4630    MOV	R0, R6
0x385A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x385E	0x1C5B    ADDS	R3, R3, #1
0x3860	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x3864	0xF9BD501C  LDRSH	R5, [SP, #28]
0x3868	0x240A    MOVS	R4, #10
0x386A	0xB224    SXTH	R4, R4
0x386C	0xFB95F3F4  SDIV	R3, R5, R4
0x3870	0xFB045313  MLS	R3, R4, R3, R5
0x3874	0xB21B    SXTH	R3, R3
0x3876	0x3330    ADDS	R3, #48
0x3878	0x7033    STRB	R3, [R6, #0]
0x387A	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x387C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3880	0x1C5B    ADDS	R3, R3, #1
0x3882	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x3886	0xF8BD3016  LDRH	R3, [SP, #22]
0x388A	0xF0030308  AND	R3, R3, #8
0x388E	0xB29B    UXTH	R3, R3
0x3890	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x3892	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3896	0x2B00    CMP	R3, #0
0x3898	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x389A	0x4620    MOV	R0, R4
0x389C	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x389E	0x2320    MOVS	R3, #32
0x38A0	0x7003    STRB	R3, [R0, #0]
0x38A2	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x38A4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x38A8	0x1C5B    ADDS	R3, R3, #1
0x38AA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x38AE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x38B2	0x1E5B    SUBS	R3, R3, #1
0x38B4	0xB21B    SXTH	R3, R3
0x38B6	0xF8AD3014  STRH	R3, [SP, #20]
0x38BA	0x2B00    CMP	R3, #0
0x38BC	0xF000B804  B	#8
0x38C0	0x89340000  	__Lib_Sprintf_dpowers+0
0x38C4	0x00004120  	#1092616192
0x38C8	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x38CA	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x38CC	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x38CE	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x38D0	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x38D2	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x38D4	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x38D8	0xF8BD3016  LDRH	R3, [SP, #22]
0x38DC	0xF4037300  AND	R3, R3, #512
0x38E0	0xB29B    UXTH	R3, R3
0x38E2	0x2B00    CMP	R3, #0
0x38E4	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x38E6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x38EA	0x2B00    CMP	R3, #0
0x38EC	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x38EE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x38F2	0x1E5C    SUBS	R4, R3, #1
0x38F4	0xB224    SXTH	R4, R4
0x38F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x38FA	0x1B1B    SUB	R3, R3, R4
0x38FC	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x3900	0x9806    LDR	R0, [SP, #24]
0x3902	0xF7FEFDC5  BL	__FloatToUnsignedIntegral+0
0x3906	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x3908	0x2301    MOVS	R3, #1
0x390A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x390E	0xF89D3012  LDRB	R3, [SP, #18]
0x3912	0x2B0A    CMP	R3, #10
0x3914	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x3916	0xF89D3012  LDRB	R3, [SP, #18]
0x391A	0x009C    LSLS	R4, R3, #2
0x391C	0x4BF8    LDR	R3, [PC, #992]
0x391E	0x191B    ADDS	R3, R3, R4
0x3920	0x681C    LDR	R4, [R3, #0]
0x3922	0x9B08    LDR	R3, [SP, #32]
0x3924	0x42A3    CMP	R3, R4
0x3926	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x3928	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x392A	0xF89D3012  LDRB	R3, [SP, #18]
0x392E	0x1C5B    ADDS	R3, R3, #1
0x3930	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x3934	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x3936	0xF89D4012  LDRB	R4, [SP, #18]
0x393A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x393E	0x1B1B    SUB	R3, R3, R4
0x3940	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x3944	0x9808    LDR	R0, [SP, #32]
0x3946	0xF7FDF9DB  BL	__UnsignedIntegralToFloat+0
0x394A	0x900D    STR	R0, [SP, #52]
0x394C	0x9A0D    LDR	R2, [SP, #52]
0x394E	0x9806    LDR	R0, [SP, #24]
0x3950	0xF7FEFC9C  BL	__Sub_FP+0
0x3954	0x900E    STR	R0, [SP, #56]
0x3956	0xF9BD0010  LDRSH	R0, [SP, #16]
0x395A	0xF7FEF849  BL	__Lib_Sprintf_scale+0
0x395E	0x9A0E    LDR	R2, [SP, #56]
0x3960	0xF7FCFE68  BL	__Mul_FP+0
0x3964	0xF04F527C  MOV	R2, #1056964608
0x3968	0xF7FEFD12  BL	__Add_FP+0
0x396C	0xF7FEFD90  BL	__FloatToUnsignedIntegral+0
0x3970	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x3972	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3976	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x3978	0x9D08    LDR	R5, [SP, #32]
0x397A	0x240A    MOVS	R4, #10
0x397C	0xFBB5F3F4  UDIV	R3, R5, R4
0x3980	0xFB045313  MLS	R3, R4, R3, R5
0x3984	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x3986	0x9C08    LDR	R4, [SP, #32]
0x3988	0x230A    MOVS	R3, #10
0x398A	0xFBB4F3F3  UDIV	R3, R4, R3
0x398E	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x3990	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3994	0x1E5B    SUBS	R3, R3, #1
0x3996	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x399A	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x399C	0x46E1    MOV	R9, R12
0x399E	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x39A0	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x39A2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x39A6	0x2B0C    CMP	R3, #12
0x39A8	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x39AA	0xF9BD0010  LDRSH	R0, [SP, #16]
0x39AE	0xF7FEFA2B  BL	__Lib_Sprintf_fround+0
0x39B2	0x9A06    LDR	R2, [SP, #24]
0x39B4	0xF7FEFCEC  BL	__Add_FP+0
0x39B8	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x39BA	0x9A06    LDR	R2, [SP, #24]
0x39BC	0xF04F0000  MOV	R0, #0
0x39C0	0xF7FDFF8E  BL	__Compare_FP+0
0x39C4	0xF2400000  MOVW	R0, #0
0x39C8	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x39CA	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x39CC	0x2800    CMP	R0, #0
0x39CE	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x39D0	0x9806    LDR	R0, [SP, #24]
0x39D2	0xF7FEFD5D  BL	__FloatToUnsignedIntegral+0
0x39D6	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x39D8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x39DC	0x2B01    CMP	R3, #1
0x39DE	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x39E0	0xF9BD001C  LDRSH	R0, [SP, #28]
0x39E4	0xF7FEF804  BL	__Lib_Sprintf_scale+0
0x39E8	0x900D    STR	R0, [SP, #52]
0x39EA	0x9A0D    LDR	R2, [SP, #52]
0x39EC	0x9806    LDR	R0, [SP, #24]
0x39EE	0xF7FDFB2F  BL	__Div_FP+0
0x39F2	0x4AC4    LDR	R2, [PC, #784]
0x39F4	0xF7FDFF74  BL	__Compare_FP+0
0x39F8	0xF2400000  MOVW	R0, #0
0x39FC	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x39FE	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x3A00	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x3A02	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3A06	0x3B09    SUBS	R3, #9
0x3A08	0xF8AD301C  STRH	R3, [SP, #28]
0x3A0C	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x3A0E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3A12	0x3B08    SUBS	R3, #8
0x3A14	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x3A18	0xF9BD001C  LDRSH	R0, [SP, #28]
0x3A1C	0xF7FDFFE8  BL	__Lib_Sprintf_scale+0
0x3A20	0x900D    STR	R0, [SP, #52]
0x3A22	0x9A0D    LDR	R2, [SP, #52]
0x3A24	0x9806    LDR	R0, [SP, #24]
0x3A26	0xF7FDFB13  BL	__Div_FP+0
0x3A2A	0xF7FEFD31  BL	__FloatToUnsignedIntegral+0
0x3A2E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x3A30	0xF04F0300  MOV	R3, #0
0x3A34	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x3A36	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x3A38	0x9806    LDR	R0, [SP, #24]
0x3A3A	0xF7FEFD29  BL	__FloatToUnsignedIntegral+0
0x3A3E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x3A40	0x9808    LDR	R0, [SP, #32]
0x3A42	0xF7FDF95D  BL	__UnsignedIntegralToFloat+0
0x3A46	0x900D    STR	R0, [SP, #52]
0x3A48	0x9A0D    LDR	R2, [SP, #52]
0x3A4A	0x9806    LDR	R0, [SP, #24]
0x3A4C	0xF7FEFC1E  BL	__Sub_FP+0
0x3A50	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x3A52	0x2300    MOVS	R3, #0
0x3A54	0xB21B    SXTH	R3, R3
0x3A56	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x3A5A	0x2301    MOVS	R3, #1
0x3A5C	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x3A60	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x3A62	0xF89D3012  LDRB	R3, [SP, #18]
0x3A66	0x2B0A    CMP	R3, #10
0x3A68	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x3A6A	0xF89D3012  LDRB	R3, [SP, #18]
0x3A6E	0x009C    LSLS	R4, R3, #2
0x3A70	0x4BA3    LDR	R3, [PC, #652]
0x3A72	0x191B    ADDS	R3, R3, R4
0x3A74	0x681C    LDR	R4, [R3, #0]
0x3A76	0x9B08    LDR	R3, [SP, #32]
0x3A78	0x42A3    CMP	R3, R4
0x3A7A	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x3A7C	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x3A7E	0xF89D3012  LDRB	R3, [SP, #18]
0x3A82	0x1C5B    ADDS	R3, R3, #1
0x3A84	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x3A88	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x3A8A	0xF89D4012  LDRB	R4, [SP, #18]
0x3A8E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3A92	0x191C    ADDS	R4, R3, R4
0x3A94	0xB224    SXTH	R4, R4
0x3A96	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3A9A	0x18E4    ADDS	R4, R4, R3
0x3A9C	0xB224    SXTH	R4, R4
0x3A9E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3AA2	0x1B1B    SUB	R3, R3, R4
0x3AA4	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x3AA8	0xF8BD3016  LDRH	R3, [SP, #22]
0x3AAC	0xF4036300  AND	R3, R3, #2048
0x3AB0	0xB29B    UXTH	R3, R3
0x3AB2	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x3AB4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3AB8	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x3ABA	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x3ABC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3AC0	0x1E5B    SUBS	R3, R3, #1
0x3AC2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x3AC6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3ACA	0xF0030303  AND	R3, R3, #3
0x3ACE	0xB29B    UXTH	R3, R3
0x3AD0	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x3AD2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3AD6	0x1E5B    SUBS	R3, R3, #1
0x3AD8	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x3ADC	0xF8BD3016  LDRH	R3, [SP, #22]
0x3AE0	0xF0030304  AND	R3, R3, #4
0x3AE4	0xB29B    UXTH	R3, R3
0x3AE6	0x2B00    CMP	R3, #0
0x3AE8	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x3AEA	0xF8BD3016  LDRH	R3, [SP, #22]
0x3AEE	0xF0030302  AND	R3, R3, #2
0x3AF2	0xB29B    UXTH	R3, R3
0x3AF4	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x3AF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3AFA	0xF0030301  AND	R3, R3, #1
0x3AFE	0xB29B    UXTH	R3, R3
0x3B00	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x3B02	0x232D    MOVS	R3, #45
0x3B04	0xF88D300A  STRB	R3, [SP, #10]
0x3B08	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x3B0A	0x232B    MOVS	R3, #43
0x3B0C	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x3B10	0xF89D300A  LDRB	R3, [SP, #10]
0x3B14	0x703B    STRB	R3, [R7, #0]
0x3B16	0x1C7F    ADDS	R7, R7, #1
0x3B18	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3B1C	0x1C5B    ADDS	R3, R3, #1
0x3B1E	0xF8AD3028  STRH	R3, [SP, #40]
0x3B22	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x3B24	0xF8BD3016  LDRH	R3, [SP, #22]
0x3B28	0xF0030301  AND	R3, R3, #1
0x3B2C	0xB29B    UXTH	R3, R3
0x3B2E	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x3B30	0x2320    MOVS	R3, #32
0x3B32	0x703B    STRB	R3, [R7, #0]
0x3B34	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x3B36	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3B3A	0x1C5B    ADDS	R3, R3, #1
0x3B3C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x3B40	0x4637    MOV	R7, R6
0x3B42	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x3B44	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x3B46	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3B4A	0x2B00    CMP	R3, #0
0x3B4C	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x3B4E	0x2330    MOVS	R3, #48
0x3B50	0x7013    STRB	R3, [R2, #0]
0x3B52	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x3B54	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3B58	0x1C5B    ADDS	R3, R3, #1
0x3B5A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x3B5E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3B62	0x1E5B    SUBS	R3, R3, #1
0x3B64	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x3B68	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x3B6A	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x3B6C	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x3B6E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3B72	0xF0030308  AND	R3, R3, #8
0x3B76	0xB29B    UXTH	R3, R3
0x3B78	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x3B7A	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x3B7C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3B80	0x2B00    CMP	R3, #0
0x3B82	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x3B84	0x2320    MOVS	R3, #32
0x3B86	0x7003    STRB	R3, [R0, #0]
0x3B88	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x3B8A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3B8E	0x1C5B    ADDS	R3, R3, #1
0x3B90	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x3B94	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3B98	0x1E5B    SUBS	R3, R3, #1
0x3B9A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x3B9E	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x3BA0	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x3BA2	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x3BA4	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x3BA6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BAA	0xF0030302  AND	R3, R3, #2
0x3BAE	0xB29B    UXTH	R3, R3
0x3BB0	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x3BB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BB6	0xF0030301  AND	R3, R3, #1
0x3BBA	0xB29B    UXTH	R3, R3
0x3BBC	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x3BBE	0x232D    MOVS	R3, #45
0x3BC0	0xF88D300B  STRB	R3, [SP, #11]
0x3BC4	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x3BC6	0x232B    MOVS	R3, #43
0x3BC8	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x3BCC	0xF89D300B  LDRB	R3, [SP, #11]
0x3BD0	0x7003    STRB	R3, [R0, #0]
0x3BD2	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x3BD4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3BD8	0x1C5B    ADDS	R3, R3, #1
0x3BDA	0xF8AD3028  STRH	R3, [SP, #40]
0x3BDE	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x3BE0	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x3BE2	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BE6	0xF0030301  AND	R3, R3, #1
0x3BEA	0xB29B    UXTH	R3, R3
0x3BEC	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x3BEE	0x2320    MOVS	R3, #32
0x3BF0	0x7003    STRB	R3, [R0, #0]
0x3BF2	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x3BF4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3BF8	0x1C5B    ADDS	R3, R3, #1
0x3BFA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x3BFE	0x460E    MOV	R6, R1
0x3C00	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x3C02	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x3C04	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x3C06	0xF89D4012  LDRB	R4, [SP, #18]
0x3C0A	0xF89D3012  LDRB	R3, [SP, #18]
0x3C0E	0x1E5B    SUBS	R3, R3, #1
0x3C10	0xF88D3012  STRB	R3, [SP, #18]
0x3C14	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x3C16	0xF89D3012  LDRB	R3, [SP, #18]
0x3C1A	0x009C    LSLS	R4, R3, #2
0x3C1C	0x4B38    LDR	R3, [PC, #224]
0x3C1E	0x191B    ADDS	R3, R3, R4
0x3C20	0x681C    LDR	R4, [R3, #0]
0x3C22	0x9B08    LDR	R3, [SP, #32]
0x3C24	0xFBB3F5F4  UDIV	R5, R3, R4
0x3C28	0x240A    MOVS	R4, #10
0x3C2A	0xFBB5F3F4  UDIV	R3, R5, R4
0x3C2E	0xFB045313  MLS	R3, R4, R3, R5
0x3C32	0x3330    ADDS	R3, #48
0x3C34	0x7013    STRB	R3, [R2, #0]
0x3C36	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x3C38	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3C3C	0x1C5B    ADDS	R3, R3, #1
0x3C3E	0xF8AD3028  STRH	R3, [SP, #40]
0x3C42	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x3C44	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x3C46	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x3C48	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3C4C	0x2B00    CMP	R3, #0
0x3C4E	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x3C50	0x2330    MOVS	R3, #48
0x3C52	0x7003    STRB	R3, [R0, #0]
0x3C54	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x3C56	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3C5A	0x1C5B    ADDS	R3, R3, #1
0x3C5C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x3C60	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3C64	0x1E5B    SUBS	R3, R3, #1
0x3C66	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x3C6A	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x3C6C	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x3C6E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3C72	0x2B08    CMP	R3, #8
0x3C74	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x3C76	0x2308    MOVS	R3, #8
0x3C78	0xF88D3012  STRB	R3, [SP, #18]
0x3C7C	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x3C7E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3C82	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x3C86	0xF89D4012  LDRB	R4, [SP, #18]
0x3C8A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3C8E	0x1B1B    SUB	R3, R3, R4
0x3C90	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x3C94	0xF89D3012  LDRB	R3, [SP, #18]
0x3C98	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x3C9A	0xF8BD3016  LDRH	R3, [SP, #22]
0x3C9E	0xF4036300  AND	R3, R3, #2048
0x3CA2	0xB29B    UXTH	R3, R3
0x3CA4	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x3CA6	0x4681    MOV	R9, R0
0x3CA8	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x3CAA	0x232E    MOVS	R3, #46
0x3CAC	0x7003    STRB	R3, [R0, #0]
0x3CAE	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x3CB0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3CB4	0x1C5B    ADDS	R3, R3, #1
0x3CB6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x3CBA	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x3CBC	0xF89D0012  LDRB	R0, [SP, #18]
0x3CC0	0xF7FDFE96  BL	__Lib_Sprintf_scale+0
0x3CC4	0x9A06    LDR	R2, [SP, #24]
0x3CC6	0xF7FCFCB5  BL	__Mul_FP+0
0x3CCA	0xF7FCFC91  BL	__FloatToSignedIntegral+0
0x3CCE	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x3CD0	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x3CD2	0xF89D3012  LDRB	R3, [SP, #18]
0x3CD6	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x3CD8	0xF89D3012  LDRB	R3, [SP, #18]
0x3CDC	0x1E5B    SUBS	R3, R3, #1
0x3CDE	0xB2DB    UXTB	R3, R3
0x3CE0	0xF88D3012  STRB	R3, [SP, #18]
0x3CE4	0x009C    LSLS	R4, R3, #2
0x3CE6	0x4B06    LDR	R3, [PC, #24]
0x3CE8	0x191B    ADDS	R3, R3, R4
0x3CEA	0x681C    LDR	R4, [R3, #0]
0x3CEC	0x9B08    LDR	R3, [SP, #32]
0x3CEE	0xFBB3F5F4  UDIV	R5, R3, R4
0x3CF2	0x240A    MOVS	R4, #10
0x3CF4	0xFBB5F3F4  UDIV	R3, R5, R4
0x3CF8	0xFB045313  MLS	R3, R4, R3, R5
0x3CFC	0xF000B804  B	#8
0x3D00	0x89340000  	__Lib_Sprintf_dpowers+0
0x3D04	0x705F4089  	#1082749023
0x3D08	0x3330    ADDS	R3, #48
0x3D0A	0x703B    STRB	R3, [R7, #0]
0x3D0C	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x3D10	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D14	0x1C5B    ADDS	R3, R3, #1
0x3D16	0xF8AD3028  STRH	R3, [SP, #40]
0x3D1A	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x3D1C	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x3D1E	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x3D20	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3D24	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x3D26	0x2330    MOVS	R3, #48
0x3D28	0x7013    STRB	R3, [R2, #0]
0x3D2A	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x3D2C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D30	0x1C5B    ADDS	R3, R3, #1
0x3D32	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x3D36	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3D3A	0x1E5B    SUBS	R3, R3, #1
0x3D3C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x3D40	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x3D42	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x3D44	0xF8BD3016  LDRH	R3, [SP, #22]
0x3D48	0xF0030308  AND	R3, R3, #8
0x3D4C	0xB29B    UXTH	R3, R3
0x3D4E	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x3D50	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3D54	0x2B00    CMP	R3, #0
0x3D56	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x3D58	0x4610    MOV	R0, R2
0x3D5A	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x3D5C	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x3D5E	0x2320    MOVS	R3, #32
0x3D60	0x7003    STRB	R3, [R0, #0]
0x3D62	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x3D64	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D68	0x1C5B    ADDS	R3, R3, #1
0x3D6A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x3D6E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3D72	0x1E5B    SUBS	R3, R3, #1
0x3D74	0xB21B    SXTH	R3, R3
0x3D76	0xF8AD3014  STRH	R3, [SP, #20]
0x3D7A	0x2B00    CMP	R3, #0
0x3D7C	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x3D7E	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x3D80	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x3D82	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x3D84	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x3D86	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x3D88	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x3D8C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3D90	0xF00303C0  AND	R3, R3, #192
0x3D94	0xB29B    UXTH	R3, R3
0x3D96	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x3D98	0xF8BD3016  LDRH	R3, [SP, #22]
0x3D9C	0xF0030310  AND	R3, R3, #16
0x3DA0	0xB29B    UXTH	R3, R3
0x3DA2	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x3DA4	0x9B0C    LDR	R3, [SP, #48]
0x3DA6	0x681D    LDR	R5, [R3, #0]
0x3DA8	0x1D2C    ADDS	R4, R5, #4
0x3DAA	0x9B0C    LDR	R3, [SP, #48]
0x3DAC	0x601C    STR	R4, [R3, #0]
0x3DAE	0x682B    LDR	R3, [R5, #0]
0x3DB0	0x9308    STR	R3, [SP, #32]
0x3DB2	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x3DB4	0x9B0C    LDR	R3, [SP, #48]
0x3DB6	0x681D    LDR	R5, [R3, #0]
0x3DB8	0x1D2C    ADDS	R4, R5, #4
0x3DBA	0x9B0C    LDR	R3, [SP, #48]
0x3DBC	0x601C    STR	R4, [R3, #0]
0x3DBE	0xF9B53000  LDRSH	R3, [R5, #0]
0x3DC2	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x3DC4	0x9B08    LDR	R3, [SP, #32]
0x3DC6	0x2B00    CMP	R3, #0
0x3DC8	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x3DCA	0xF8BD3016  LDRH	R3, [SP, #22]
0x3DCE	0xF0430303  ORR	R3, R3, #3
0x3DD2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x3DD6	0x9B08    LDR	R3, [SP, #32]
0x3DD8	0x425B    RSBS	R3, R3, #0
0x3DDA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x3DDC	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x3DDE	0xF8BD3016  LDRH	R3, [SP, #22]
0x3DE2	0xF0030310  AND	R3, R3, #16
0x3DE6	0xB29B    UXTH	R3, R3
0x3DE8	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x3DEA	0x9B0C    LDR	R3, [SP, #48]
0x3DEC	0x681D    LDR	R5, [R3, #0]
0x3DEE	0x1D2C    ADDS	R4, R5, #4
0x3DF0	0x9B0C    LDR	R3, [SP, #48]
0x3DF2	0x601C    STR	R4, [R3, #0]
0x3DF4	0x682B    LDR	R3, [R5, #0]
0x3DF6	0x9308    STR	R3, [SP, #32]
0x3DF8	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x3DFA	0x9B0C    LDR	R3, [SP, #48]
0x3DFC	0x681D    LDR	R5, [R3, #0]
0x3DFE	0x1D2C    ADDS	R4, R5, #4
0x3E00	0x9B0C    LDR	R3, [SP, #48]
0x3E02	0x601C    STR	R4, [R3, #0]
0x3E04	0x882B    LDRH	R3, [R5, #0]
0x3E06	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x3E08	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3E0C	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x3E0E	0x9B08    LDR	R3, [SP, #32]
0x3E10	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x3E12	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3E16	0x1C5B    ADDS	R3, R3, #1
0x3E18	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x3E1C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3E20	0xF00303C0  AND	R3, R3, #192
0x3E24	0xB2DD    UXTB	R5, R3
0x3E26	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x3E28	0x2301    MOVS	R3, #1
0x3E2A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3E2E	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x3E30	0xF89D3012  LDRB	R3, [SP, #18]
0x3E34	0x2B0A    CMP	R3, #10
0x3E36	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x3E38	0xF89D3012  LDRB	R3, [SP, #18]
0x3E3C	0x009C    LSLS	R4, R3, #2
0x3E3E	0x4BF8    LDR	R3, [PC, #992]
0x3E40	0x191B    ADDS	R3, R3, R4
0x3E42	0x681C    LDR	R4, [R3, #0]
0x3E44	0x9B08    LDR	R3, [SP, #32]
0x3E46	0x42A3    CMP	R3, R4
0x3E48	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x3E4A	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x3E4C	0xF89D3012  LDRB	R3, [SP, #18]
0x3E50	0x1C5B    ADDS	R3, R3, #1
0x3E52	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x3E56	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x3E58	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x3E5A	0x2301    MOVS	R3, #1
0x3E5C	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3E60	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x3E62	0xF89D3012  LDRB	R3, [SP, #18]
0x3E66	0x2B08    CMP	R3, #8
0x3E68	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x3E6A	0xF89D3012  LDRB	R3, [SP, #18]
0x3E6E	0x009C    LSLS	R4, R3, #2
0x3E70	0x4BEC    LDR	R3, [PC, #944]
0x3E72	0x191B    ADDS	R3, R3, R4
0x3E74	0x681C    LDR	R4, [R3, #0]
0x3E76	0x9B08    LDR	R3, [SP, #32]
0x3E78	0x42A3    CMP	R3, R4
0x3E7A	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x3E7C	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x3E7E	0xF89D3012  LDRB	R3, [SP, #18]
0x3E82	0x1C5B    ADDS	R3, R3, #1
0x3E84	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x3E88	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x3E8A	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x3E8C	0x2301    MOVS	R3, #1
0x3E8E	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3E92	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x3E94	0xF89D3012  LDRB	R3, [SP, #18]
0x3E98	0x2B0C    CMP	R3, #12
0x3E9A	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x3E9C	0xF89D3012  LDRB	R3, [SP, #18]
0x3EA0	0x009C    LSLS	R4, R3, #2
0x3EA2	0x4BE1    LDR	R3, [PC, #900]
0x3EA4	0x191B    ADDS	R3, R3, R4
0x3EA6	0x681C    LDR	R4, [R3, #0]
0x3EA8	0x9B08    LDR	R3, [SP, #32]
0x3EAA	0x42A3    CMP	R3, R4
0x3EAC	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x3EAE	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x3EB0	0xF89D3012  LDRB	R3, [SP, #18]
0x3EB4	0x1C5B    ADDS	R3, R3, #1
0x3EB6	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x3EBA	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x3EBC	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x3EBE	0x2D00    CMP	R5, #0
0x3EC0	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x3EC2	0x2DC0    CMP	R5, #192
0x3EC4	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x3EC6	0x2D80    CMP	R5, #128
0x3EC8	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x3ECA	0x2D40    CMP	R5, #64
0x3ECC	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x3ECE	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x3ED0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3ED4	0xF89D3012  LDRB	R3, [SP, #18]
0x3ED8	0x42A3    CMP	R3, R4
0x3EDA	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x3EDC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3EE0	0xF88D3012  STRB	R3, [SP, #18]
0x3EE4	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x3EE6	0xF89D4012  LDRB	R4, [SP, #18]
0x3EEA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3EEE	0x42A3    CMP	R3, R4
0x3EF0	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x3EF2	0xF89D3012  LDRB	R3, [SP, #18]
0x3EF6	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x3EFA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3EFE	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x3F00	0xF8BD3016  LDRH	R3, [SP, #22]
0x3F04	0xF0030303  AND	R3, R3, #3
0x3F08	0xB29B    UXTH	R3, R3
0x3F0A	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x3F0C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F10	0x1E5B    SUBS	R3, R3, #1
0x3F12	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x3F16	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3F1A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F1E	0x42A3    CMP	R3, R4
0x3F20	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x3F22	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3F26	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F2A	0x1B1B    SUB	R3, R3, R4
0x3F2C	0xF8AD3014  STRH	R3, [SP, #20]
0x3F30	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x3F32	0x2300    MOVS	R3, #0
0x3F34	0xB21B    SXTH	R3, R3
0x3F36	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x3F3A	0xF8BD4016  LDRH	R4, [SP, #22]
0x3F3E	0xF64003C4  MOVW	R3, #2244
0x3F42	0xEA040303  AND	R3, R4, R3, LSL #0
0x3F46	0xB29B    UXTH	R3, R3
0x3F48	0xF5B36F04  CMP	R3, #2112
0x3F4C	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x3F4E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F52	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x3F54	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F58	0x1E5B    SUBS	R3, R3, #1
0x3F5A	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x3F5E	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x3F60	0xF8BD3016  LDRH	R3, [SP, #22]
0x3F64	0xF403630C  AND	R3, R3, #2240
0x3F68	0xB29B    UXTH	R3, R3
0x3F6A	0xF5B36F08  CMP	R3, #2176
0x3F6E	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x3F70	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F74	0x2B02    CMP	R3, #2
0x3F76	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x3F78	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3F7C	0x1E9B    SUBS	R3, R3, #2
0x3F7E	0xF8AD3014  STRH	R3, [SP, #20]
0x3F82	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x3F84	0x2300    MOVS	R3, #0
0x3F86	0xB21B    SXTH	R3, R3
0x3F88	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x3F8C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3F90	0xF0030304  AND	R3, R3, #4
0x3F94	0xB29B    UXTH	R3, R3
0x3F96	0x2B00    CMP	R3, #0
0x3F98	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x3F9C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3FA0	0xF0030302  AND	R3, R3, #2
0x3FA4	0xB29B    UXTH	R3, R3
0x3FA6	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x3FA8	0xF8BD3016  LDRH	R3, [SP, #22]
0x3FAC	0xF0030301  AND	R3, R3, #1
0x3FB0	0xB29B    UXTH	R3, R3
0x3FB2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x3FB4	0x232D    MOVS	R3, #45
0x3FB6	0xF88D300C  STRB	R3, [SP, #12]
0x3FBA	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x3FBC	0x232B    MOVS	R3, #43
0x3FBE	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x3FC2	0xF89D300C  LDRB	R3, [SP, #12]
0x3FC6	0x703B    STRB	R3, [R7, #0]
0x3FC8	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x3FCA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3FCE	0x1C5B    ADDS	R3, R3, #1
0x3FD0	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x3FD4	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x3FD6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3FDA	0xF0030301  AND	R3, R3, #1
0x3FDE	0xB29B    UXTH	R3, R3
0x3FE0	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x3FE2	0x2320    MOVS	R3, #32
0x3FE4	0x703B    STRB	R3, [R7, #0]
0x3FE6	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x3FE8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3FEC	0x1C5B    ADDS	R3, R3, #1
0x3FEE	0xF8AD3028  STRH	R3, [SP, #40]
0x3FF2	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x3FF4	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x3FF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3FFA	0xF403630C  AND	R3, R3, #2240
0x3FFE	0xB29B    UXTH	R3, R3
0x4000	0xF5B36F08  CMP	R3, #2176
0x4004	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x4006	0x2330    MOVS	R3, #48
0x4008	0x703B    STRB	R3, [R7, #0]
0x400A	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x400C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4010	0x1C5B    ADDS	R3, R3, #1
0x4012	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x4016	0xF8BD3016  LDRH	R3, [SP, #22]
0x401A	0xF0030320  AND	R3, R3, #32
0x401E	0xB29B    UXTH	R3, R3
0x4020	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x4022	0x2358    MOVS	R3, #88
0x4024	0xF88D300D  STRB	R3, [SP, #13]
0x4028	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x402A	0x2378    MOVS	R3, #120
0x402C	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x4030	0xF89D300D  LDRB	R3, [SP, #13]
0x4034	0x7003    STRB	R3, [R0, #0]
0x4036	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x4038	0xF9BD3028  LDRSH	R3, [SP, #40]
0x403C	0x1C5B    ADDS	R3, R3, #1
0x403E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x4042	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x4044	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x4046	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x4048	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x404A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x404E	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x4050	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x4052	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x4054	0x2330    MOVS	R3, #48
0x4056	0x7003    STRB	R3, [R0, #0]
0x4058	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x405A	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x405C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4060	0x1C5B    ADDS	R3, R3, #1
0x4062	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x4066	0xF9BD3014  LDRSH	R3, [SP, #20]
0x406A	0x1E5B    SUBS	R3, R3, #1
0x406C	0xB21B    SXTH	R3, R3
0x406E	0xF8AD3014  STRH	R3, [SP, #20]
0x4072	0x2B00    CMP	R3, #0
0x4074	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x4076	0x465C    MOV	R4, R11
0x4078	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x407A	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x407C	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x407E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4082	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x4084	0xF8BD3016  LDRH	R3, [SP, #22]
0x4088	0xF0030308  AND	R3, R3, #8
0x408C	0xB29B    UXTH	R3, R3
0x408E	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x4090	0x4638    MOV	R0, R7
0x4092	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x4094	0x2320    MOVS	R3, #32
0x4096	0x7003    STRB	R3, [R0, #0]
0x4098	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x409A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x409E	0x1C5B    ADDS	R3, R3, #1
0x40A0	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x40A4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x40A8	0x1E5B    SUBS	R3, R3, #1
0x40AA	0xB21B    SXTH	R3, R3
0x40AC	0xF8AD3014  STRH	R3, [SP, #20]
0x40B0	0x2B00    CMP	R3, #0
0x40B2	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x40B4	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x40B6	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x40B8	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x40BA	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x40BC	0xF8BD3016  LDRH	R3, [SP, #22]
0x40C0	0xF0030302  AND	R3, R3, #2
0x40C4	0xB29B    UXTH	R3, R3
0x40C6	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x40C8	0xF8BD3016  LDRH	R3, [SP, #22]
0x40CC	0xF0030301  AND	R3, R3, #1
0x40D0	0xB29B    UXTH	R3, R3
0x40D2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x40D4	0x232D    MOVS	R3, #45
0x40D6	0xF88D300E  STRB	R3, [SP, #14]
0x40DA	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x40DC	0x232B    MOVS	R3, #43
0x40DE	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x40E2	0xF89D300E  LDRB	R3, [SP, #14]
0x40E6	0x703B    STRB	R3, [R7, #0]
0x40E8	0x1C7F    ADDS	R7, R7, #1
0x40EA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x40EE	0x1C5B    ADDS	R3, R3, #1
0x40F0	0xF8AD3028  STRH	R3, [SP, #40]
0x40F4	0x4638    MOV	R0, R7
0x40F6	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x40F8	0xF8BD3016  LDRH	R3, [SP, #22]
0x40FC	0xF0030301  AND	R3, R3, #1
0x4100	0xB29B    UXTH	R3, R3
0x4102	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x4104	0x2320    MOVS	R3, #32
0x4106	0x703B    STRB	R3, [R7, #0]
0x4108	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x410A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x410E	0x1C5B    ADDS	R3, R3, #1
0x4110	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x4114	0x4607    MOV	R7, R0
0x4116	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x4118	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x411A	0xF8BD3016  LDRH	R3, [SP, #22]
0x411E	0xF403630C  AND	R3, R3, #2240
0x4122	0xB29B    UXTH	R3, R3
0x4124	0xF5B36F04  CMP	R3, #2112
0x4128	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x412A	0x2330    MOVS	R3, #48
0x412C	0x7003    STRB	R3, [R0, #0]
0x412E	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x4130	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4134	0x1C5B    ADDS	R3, R3, #1
0x4136	0xF8AD3028  STRH	R3, [SP, #40]
0x413A	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x413C	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x413E	0xF8BD3016  LDRH	R3, [SP, #22]
0x4142	0xF403630C  AND	R3, R3, #2240
0x4146	0xB29B    UXTH	R3, R3
0x4148	0xF5B36F08  CMP	R3, #2176
0x414C	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x414E	0x2330    MOVS	R3, #48
0x4150	0x7003    STRB	R3, [R0, #0]
0x4152	0x1C40    ADDS	R0, R0, #1
0x4154	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4158	0x1C5B    ADDS	R3, R3, #1
0x415A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x415E	0xF8BD3016  LDRH	R3, [SP, #22]
0x4162	0xF0030320  AND	R3, R3, #32
0x4166	0xB29B    UXTH	R3, R3
0x4168	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x416A	0x2358    MOVS	R3, #88
0x416C	0xF88D300F  STRB	R3, [SP, #15]
0x4170	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x4172	0x2378    MOVS	R3, #120
0x4174	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x4178	0xF89D300F  LDRB	R3, [SP, #15]
0x417C	0x7003    STRB	R3, [R0, #0]
0x417E	0x1C40    ADDS	R0, R0, #1
0x4180	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4184	0x1C5B    ADDS	R3, R3, #1
0x4186	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x418A	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x418C	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x418E	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x4190	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x4192	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x4194	0xF89D4012  LDRB	R4, [SP, #18]
0x4198	0xF9BD3010  LDRSH	R3, [SP, #16]
0x419C	0x42A3    CMP	R3, R4
0x419E	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x41A0	0x2330    MOVS	R3, #48
0x41A2	0x700B    STRB	R3, [R1, #0]
0x41A4	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x41A6	0x461C    MOV	R4, R3
0x41A8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x41AC	0x1C5B    ADDS	R3, R3, #1
0x41AE	0xF8AD3028  STRH	R3, [SP, #40]
0x41B2	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x41B4	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x41B6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x41BA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x41BE	0x1E5B    SUBS	R3, R3, #1
0x41C0	0xF8AD3010  STRH	R3, [SP, #16]
0x41C4	0x2C00    CMP	R4, #0
0x41C6	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x41CA	0xF8BD3016  LDRH	R3, [SP, #22]
0x41CE	0xF00303C0  AND	R3, R3, #192
0x41D2	0xB2DE    UXTB	R6, R3
0x41D4	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x41D6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x41DA	0x009C    LSLS	R4, R3, #2
0x41DC	0x4B10    LDR	R3, [PC, #64]
0x41DE	0x191B    ADDS	R3, R3, R4
0x41E0	0x681C    LDR	R4, [R3, #0]
0x41E2	0x9B08    LDR	R3, [SP, #32]
0x41E4	0xFBB3F5F4  UDIV	R5, R3, R4
0x41E8	0x240A    MOVS	R4, #10
0x41EA	0xFBB5F3F4  UDIV	R3, R5, R4
0x41EE	0xFB045313  MLS	R3, R4, R3, R5
0x41F2	0x3330    ADDS	R3, #48
0x41F4	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x41F8	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x41FA	0xF8BD3016  LDRH	R3, [SP, #22]
0x41FE	0xF0030320  AND	R3, R3, #32
0x4202	0xB29B    UXTH	R3, R3
0x4204	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x4206	0xF9BD3010  LDRSH	R3, [SP, #16]
0x420A	0x009C    LSLS	R4, R3, #2
0x420C	0x4B05    LDR	R3, [PC, #20]
0x420E	0x191B    ADDS	R3, R3, R4
0x4210	0x681C    LDR	R4, [R3, #0]
0x4212	0x9B08    LDR	R3, [SP, #32]
0x4214	0xFBB3F3F4  UDIV	R3, R3, R4
0x4218	0xF003040F  AND	R4, R3, #15
0x421C	0xF000B806  B	#12
0x4220	0x89340000  	__Lib_Sprintf_dpowers+0
0x4224	0x89800000  	__Lib_Sprintf_hexpowers+0
0x4228	0x89040000  	__Lib_Sprintf_octpowers+0
0x422C	0x4B31    LDR	R3, [PC, #196]
0x422E	0x191B    ADDS	R3, R3, R4
0x4230	0x781B    LDRB	R3, [R3, #0]
0x4232	0xF88D3012  STRB	R3, [SP, #18]
0x4236	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x4238	0xF9BD3010  LDRSH	R3, [SP, #16]
0x423C	0x009C    LSLS	R4, R3, #2
0x423E	0x4B2E    LDR	R3, [PC, #184]
0x4240	0x191B    ADDS	R3, R3, R4
0x4242	0x681C    LDR	R4, [R3, #0]
0x4244	0x9B08    LDR	R3, [SP, #32]
0x4246	0xFBB3F3F4  UDIV	R3, R3, R4
0x424A	0xF003040F  AND	R4, R3, #15
0x424E	0x4B2B    LDR	R3, [PC, #172]
0x4250	0x191B    ADDS	R3, R3, R4
0x4252	0x781B    LDRB	R3, [R3, #0]
0x4254	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x4258	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x425A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x425E	0x009C    LSLS	R4, R3, #2
0x4260	0x4B27    LDR	R3, [PC, #156]
0x4262	0x191B    ADDS	R3, R3, R4
0x4264	0x681C    LDR	R4, [R3, #0]
0x4266	0x9B08    LDR	R3, [SP, #32]
0x4268	0xFBB3F3F4  UDIV	R3, R3, R4
0x426C	0xF0030307  AND	R3, R3, #7
0x4270	0x3330    ADDS	R3, #48
0x4272	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x4276	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x4278	0x2E00    CMP	R6, #0
0x427A	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x427C	0x2EC0    CMP	R6, #192
0x427E	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x4280	0x2E80    CMP	R6, #128
0x4282	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x4284	0x2E40    CMP	R6, #64
0x4286	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x4288	0xF89D3012  LDRB	R3, [SP, #18]
0x428C	0x700B    STRB	R3, [R1, #0]
0x428E	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x4290	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4294	0x1C5B    ADDS	R3, R3, #1
0x4296	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x429A	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x429C	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x429E	0xF8BD3016  LDRH	R3, [SP, #22]
0x42A2	0xF0030308  AND	R3, R3, #8
0x42A6	0xB29B    UXTH	R3, R3
0x42A8	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x42AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x42AE	0x2B00    CMP	R3, #0
0x42B0	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x42B2	0x4608    MOV	R0, R1
0x42B4	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x42B6	0x2320    MOVS	R3, #32
0x42B8	0x7003    STRB	R3, [R0, #0]
0x42BA	0x1C43    ADDS	R3, R0, #1
0x42BC	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x42BE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x42C2	0x1C5B    ADDS	R3, R3, #1
0x42C4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x42C8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x42CC	0x1E5B    SUBS	R3, R3, #1
0x42CE	0xB21B    SXTH	R3, R3
0x42D0	0xF8AD3014  STRH	R3, [SP, #20]
0x42D4	0x2B00    CMP	R3, #0
0x42D6	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x42D8	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x42DA	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x42DC	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x42DE	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x42E0	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x42E2	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x42E6	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x42EA	0xF8DDE000  LDR	LR, [SP, #0]
0x42EE	0xB00F    ADD	SP, SP, #60
0x42F0	0x4770    BX	LR
0x42F2	0xBF00    NOP
0x42F4	0x8AAC0000  	__Lib_Sprintf_hexb+0
0x42F8	0x89800000  	__Lib_Sprintf_hexpowers+0
0x42FC	0x8ABD0000  	__Lib_Sprintf_hexs+0
0x4300	0x89040000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x06C0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x06C2	0x2839    CMP	R0, #57
0x06C4	0xD803    BHI	L_isdigit9
0x06C6	0x2830    CMP	R0, #48
0x06C8	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x06CA	0x2101    MOVS	R1, #1
0x06CC	0xE000    B	L_isdigit8
L_isdigit9:
0x06CE	0x2100    MOVS	R1, #0
L_isdigit8:
0x06D0	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x06D2	0xB001    ADD	SP, SP, #4
0x06D4	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x18E0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x18E2	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x18E4	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x18E6	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x18E8	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x18EA	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x18EE	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x18F2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x18F4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x18F6	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x18F8	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x18FA	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x18FC	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x18FE	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x1900	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x1902	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x1904	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x1906	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x190A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x190E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x1910	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x1912	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x1916	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x191A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x191C	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x191E	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x1922	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x1926	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x1928	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x192A	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x192C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x192E	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x1930	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x1932	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x1934	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x1936	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x1938	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x193A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x193C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x193E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x1940	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x1944	0xB001    ADD	SP, SP, #4
0x1946	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x19F0	0xB081    SUB	SP, SP, #4
0x19F2	0xF8CDE000  STR	LR, [SP, #0]
0x19F6	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x19FA	0xF1B80F00  CMP	R8, #0
0x19FE	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x1A00	0xF1C80100  RSB	R1, R8, #0
0x1A04	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x1A08	0xB249    SXTB	R1, R1
0x1A0A	0x296E    CMP	R1, #110
0x1A0C	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x1A0E	0x2164    MOVS	R1, #100
0x1A10	0xB249    SXTB	R1, R1
0x1A12	0xFB98F1F1  SDIV	R1, R8, R1
0x1A16	0xB249    SXTB	R1, R1
0x1A18	0x3112    ADDS	R1, #18
0x1A1A	0xB209    SXTH	R1, R1
0x1A1C	0x008A    LSLS	R2, R1, #2
0x1A1E	0x4951    LDR	R1, [PC, #324]
0x1A20	0x1889    ADDS	R1, R1, R2
0x1A22	0x680B    LDR	R3, [R1, #0]
0x1A24	0x2164    MOVS	R1, #100
0x1A26	0xB249    SXTB	R1, R1
0x1A28	0xFB98F2F1  SDIV	R2, R8, R1
0x1A2C	0xFB018212  MLS	R2, R1, R2, R8
0x1A30	0xB252    SXTB	R2, R2
0x1A32	0x210A    MOVS	R1, #10
0x1A34	0xB249    SXTB	R1, R1
0x1A36	0xFB92F1F1  SDIV	R1, R2, R1
0x1A3A	0xB249    SXTB	R1, R1
0x1A3C	0x3109    ADDS	R1, #9
0x1A3E	0xB209    SXTH	R1, R1
0x1A40	0x008A    LSLS	R2, R1, #2
0x1A42	0x4948    LDR	R1, [PC, #288]
0x1A44	0x1889    ADDS	R1, R1, R2
0x1A46	0x6808    LDR	R0, [R1, #0]
0x1A48	0x461A    MOV	R2, R3
0x1A4A	0xF7FEFDF3  BL	__Mul_FP+0
0x1A4E	0x220A    MOVS	R2, #10
0x1A50	0xB252    SXTB	R2, R2
0x1A52	0xFB98F1F2  SDIV	R1, R8, R2
0x1A56	0xFB028111  MLS	R1, R2, R1, R8
0x1A5A	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1A5C	0x008A    LSLS	R2, R1, #2
0x1A5E	0x4941    LDR	R1, [PC, #260]
0x1A60	0x1889    ADDS	R1, R1, R2
0x1A62	0x680A    LDR	R2, [R1, #0]
0x1A64	0xF7FEFDE6  BL	__Mul_FP+0
0x1A68	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x1A6A	0xF1B80F0A  CMP	R8, #10
0x1A6E	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x1A70	0x210A    MOVS	R1, #10
0x1A72	0xB249    SXTB	R1, R1
0x1A74	0xFB98F1F1  SDIV	R1, R8, R1
0x1A78	0xB249    SXTB	R1, R1
0x1A7A	0x3109    ADDS	R1, #9
0x1A7C	0xB209    SXTH	R1, R1
0x1A7E	0x008A    LSLS	R2, R1, #2
0x1A80	0x4938    LDR	R1, [PC, #224]
0x1A82	0x1889    ADDS	R1, R1, R2
0x1A84	0x680B    LDR	R3, [R1, #0]
0x1A86	0x220A    MOVS	R2, #10
0x1A88	0xB252    SXTB	R2, R2
0x1A8A	0xFB98F1F2  SDIV	R1, R8, R2
0x1A8E	0xFB028111  MLS	R1, R2, R1, R8
0x1A92	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1A94	0x008A    LSLS	R2, R1, #2
0x1A96	0x4933    LDR	R1, [PC, #204]
0x1A98	0x1889    ADDS	R1, R1, R2
0x1A9A	0x6808    LDR	R0, [R1, #0]
0x1A9C	0x461A    MOV	R2, R3
0x1A9E	0xF7FEFDC9  BL	__Mul_FP+0
0x1AA2	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x1AA4	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1AA8	0x492E    LDR	R1, [PC, #184]
0x1AAA	0x1889    ADDS	R1, R1, R2
0x1AAC	0x6809    LDR	R1, [R1, #0]
0x1AAE	0x4608    MOV	R0, R1
0x1AB0	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x1AB2	0xF1B80F6E  CMP	R8, #110
0x1AB6	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x1AB8	0x2164    MOVS	R1, #100
0x1ABA	0xB249    SXTB	R1, R1
0x1ABC	0xFB98F1F1  SDIV	R1, R8, R1
0x1AC0	0xB249    SXTB	R1, R1
0x1AC2	0x3112    ADDS	R1, #18
0x1AC4	0xB209    SXTH	R1, R1
0x1AC6	0x008A    LSLS	R2, R1, #2
0x1AC8	0x4927    LDR	R1, [PC, #156]
0x1ACA	0x1889    ADDS	R1, R1, R2
0x1ACC	0x680B    LDR	R3, [R1, #0]
0x1ACE	0x2164    MOVS	R1, #100
0x1AD0	0xB249    SXTB	R1, R1
0x1AD2	0xFB98F2F1  SDIV	R2, R8, R1
0x1AD6	0xFB018212  MLS	R2, R1, R2, R8
0x1ADA	0xB252    SXTB	R2, R2
0x1ADC	0x210A    MOVS	R1, #10
0x1ADE	0xB249    SXTB	R1, R1
0x1AE0	0xFB92F1F1  SDIV	R1, R2, R1
0x1AE4	0xB249    SXTB	R1, R1
0x1AE6	0x3109    ADDS	R1, #9
0x1AE8	0xB209    SXTH	R1, R1
0x1AEA	0x008A    LSLS	R2, R1, #2
0x1AEC	0x491E    LDR	R1, [PC, #120]
0x1AEE	0x1889    ADDS	R1, R1, R2
0x1AF0	0x6808    LDR	R0, [R1, #0]
0x1AF2	0x461A    MOV	R2, R3
0x1AF4	0xF7FEFD9E  BL	__Mul_FP+0
0x1AF8	0x220A    MOVS	R2, #10
0x1AFA	0xB252    SXTB	R2, R2
0x1AFC	0xFB98F1F2  SDIV	R1, R8, R2
0x1B00	0xFB028111  MLS	R1, R2, R1, R8
0x1B04	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1B06	0x008A    LSLS	R2, R1, #2
0x1B08	0x4917    LDR	R1, [PC, #92]
0x1B0A	0x1889    ADDS	R1, R1, R2
0x1B0C	0x680A    LDR	R2, [R1, #0]
0x1B0E	0xF7FEFD91  BL	__Mul_FP+0
0x1B12	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x1B14	0xF1B80F0A  CMP	R8, #10
0x1B18	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x1B1A	0x210A    MOVS	R1, #10
0x1B1C	0xB249    SXTB	R1, R1
0x1B1E	0xFB98F1F1  SDIV	R1, R8, R1
0x1B22	0xB249    SXTB	R1, R1
0x1B24	0x3109    ADDS	R1, #9
0x1B26	0xB209    SXTH	R1, R1
0x1B28	0x008A    LSLS	R2, R1, #2
0x1B2A	0x490F    LDR	R1, [PC, #60]
0x1B2C	0x1889    ADDS	R1, R1, R2
0x1B2E	0x680B    LDR	R3, [R1, #0]
0x1B30	0x220A    MOVS	R2, #10
0x1B32	0xB252    SXTB	R2, R2
0x1B34	0xFB98F1F2  SDIV	R1, R8, R2
0x1B38	0xFB028111  MLS	R1, R2, R1, R8
0x1B3C	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1B3E	0x008A    LSLS	R2, R1, #2
0x1B40	0x4909    LDR	R1, [PC, #36]
0x1B42	0x1889    ADDS	R1, R1, R2
0x1B44	0x6808    LDR	R0, [R1, #0]
0x1B46	0x461A    MOV	R2, R3
0x1B48	0xF7FEFD74  BL	__Mul_FP+0
0x1B4C	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x1B4E	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1B52	0x4905    LDR	R1, [PC, #20]
0x1B54	0x1889    ADDS	R1, R1, R2
0x1B56	0x6809    LDR	R1, [R1, #0]
0x1B58	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x1B5A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B5E	0xB001    ADD	SP, SP, #4
0x1B60	0x4770    BX	LR
0x1B62	0xBF00    NOP
0x1B64	0x88D00000  	__Lib_Sprintf__npowers_+0
0x1B68	0x889C0000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0634	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x0636	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0638	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x063C	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x063E	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x0642	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x0646	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x064A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x064E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0650	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x0652	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0656	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x065A	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x065C	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x065E	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0660	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0664	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0668	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x066A	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x066C	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0670	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0674	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0676	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0678	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x067A	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x067C	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0680	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0682	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0684	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0686	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0688	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x068A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x068C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x068E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0690	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0692	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0694	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0698	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x069A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x069C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x069E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x06A2	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x06A6	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x06AA	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x06AC	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x06AE	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x06B0	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x06B2	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x06B6	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x06BA	0xB001    ADD	SP, SP, #4
0x06BC	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x1050	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x1052	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x1054	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x1058	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x105A	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x105E	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x1062	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x1064	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x1066	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x1068	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x106A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x106E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x1072	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x1074	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x1076	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x1078	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x107C	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x1080	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x1084	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x1086	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x108A	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x108E	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x1090	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x1092	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1094	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1096	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1098	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x109A	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x109C	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x109E	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x10A0	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x10A2	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x10A6	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x10A8	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x10AA	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x10AC	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x10AE	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x10B0	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x10B2	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x10B4	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x10B6	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x10B8	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x10BC	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x10BE	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x10C0	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x10C4	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x10C6	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x10C8	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x10CA	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x10CC	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x10CE	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x10D0	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x10D4	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x10D6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x10D8	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x10DA	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x10DC	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x10E0	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x10E2	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x10E4	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x10E6	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x10E8	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x10EC	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x10F0	0xB001    ADD	SP, SP, #4
0x10F2	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x2490	0xB081    SUB	SP, SP, #4
0x2492	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x2496	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x2498	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x249A	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x249C	0xF7FEF8A8  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x24A0	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x24A2	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x24A6	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x24AA	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x24AC	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x24AE	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x24B2	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x24B4	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x24B8	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x24BA	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x24BE	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x24C2	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x24C4	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x24C6	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x24C8	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x24CA	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x24CE	0xF8DDE000  LDR	LR, [SP, #0]
0x24D2	0xB001    ADD	SP, SP, #4
0x24D4	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x05F0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x05F2	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x05F4	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x05F8	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x05FC	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x05FE	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0600	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0604	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x0606	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x060A	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x060C	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0610	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0614	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x0616	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0618	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x061A	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x061C	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x061E	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0620	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x0622	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x0626	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0628	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x062A	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x062E	0xB001    ADD	SP, SP, #4
0x0630	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0D00	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0D02	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0D04	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0D06	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0D08	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0D0A	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0D0E	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0D10	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0D12	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0D14	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0D16	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0D18	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0D1A	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0D1C	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0D1E	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0D20	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0D24	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0D28	0xB001    ADD	SP, SP, #4
0x0D2A	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x228C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x228E	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x2292	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x2296	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x229A	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x229E	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x22A0	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x22A2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x22A4	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x22A6	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x22AA	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x22AC	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x22B0	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x22B2	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x22B4	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x22B8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x22BA	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x22BC	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x22BE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x22C2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x22C6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x22C8	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x22CA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x22CC	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x22CE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x22D2	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x22D4	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x22D6	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x22DA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x22DC	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x22DE	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x22E2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x22E4	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x22E6	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x22E8	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x22EA	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x22EC	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x22EE	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x22F0	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x22F2	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x22F4	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x22F6	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x22F8	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x22FA	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x22FC	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x2300	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x2302	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x2306	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x2308	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x230C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x2310	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x2312	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x2314	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x2318	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x231A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x231C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x231E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x2322	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x2326	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x232A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x232C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x232E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x2332	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x2334	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x2338	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x233C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x233E	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x2340	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x2342	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x2346	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x234A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x234C	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x2350	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x2352	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x2354	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x2358	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x235A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x235C	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x235E	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x2362	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x2366	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x236A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x236E	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x2372	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x2374	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x2376	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x237A	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x237E	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x2380	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x2384	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x2386	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x238A	0xB001    ADD	SP, SP, #4
0x238C	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x2390	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x2392	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x2396	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x239A	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x239E	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x23A0	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x23A2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x23A4	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x23A6	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x23AA	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x23AC	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x23B0	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x23B2	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x23B4	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x23B8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x23BA	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x23BC	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x23BE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x23C2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x23C6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x23C8	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x23CA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x23CC	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x23CE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x23D2	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x23D4	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x23D6	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x23DA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x23DC	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x23DE	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x23E2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x23E4	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x23E6	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x23E8	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x23EA	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x23EC	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x23EE	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x23F0	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x23F2	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x23F4	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x23F6	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x23F8	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x23FA	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x23FC	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x2400	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x2402	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x2406	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x2408	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x240C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x2410	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x2412	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x2414	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x2418	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x241A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x241C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x241E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x2422	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x2426	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x242A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x242C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x242E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x2432	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x2434	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x2438	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x243C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x243E	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x2440	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x2442	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x2446	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x244A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x244C	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x2450	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x2452	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x2454	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x2458	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x245A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x245C	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x245E	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x2462	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x2466	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x246A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x246E	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x2472	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x2474	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x2476	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x247A	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x247E	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x2480	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x2484	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x2486	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x248A	0xB001    ADD	SP, SP, #4
0x248C	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x1E08	0xB081    SUB	SP, SP, #4
0x1E0A	0xF8CDE000  STR	LR, [SP, #0]
0x1E0E	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x1E12	0xF1B80F6E  CMP	R8, #110
0x1E16	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x1E18	0x2164    MOVS	R1, #100
0x1E1A	0xFBB8F1F1  UDIV	R1, R8, R1
0x1E1E	0xB2C9    UXTB	R1, R1
0x1E20	0x3112    ADDS	R1, #18
0x1E22	0xB209    SXTH	R1, R1
0x1E24	0x008A    LSLS	R2, R1, #2
0x1E26	0x4928    LDR	R1, [PC, #160]
0x1E28	0x1889    ADDS	R1, R1, R2
0x1E2A	0x680A    LDR	R2, [R1, #0]
0x1E2C	0xF04F507C  MOV	R0, #1056964608
0x1E30	0xF7FEFC00  BL	__Mul_FP+0
0x1E34	0x2164    MOVS	R1, #100
0x1E36	0xFBB8F2F1  UDIV	R2, R8, R1
0x1E3A	0xFB018212  MLS	R2, R1, R2, R8
0x1E3E	0xB2D2    UXTB	R2, R2
0x1E40	0x210A    MOVS	R1, #10
0x1E42	0xFBB2F1F1  UDIV	R1, R2, R1
0x1E46	0xB2C9    UXTB	R1, R1
0x1E48	0x3109    ADDS	R1, #9
0x1E4A	0xB209    SXTH	R1, R1
0x1E4C	0x008A    LSLS	R2, R1, #2
0x1E4E	0x491E    LDR	R1, [PC, #120]
0x1E50	0x1889    ADDS	R1, R1, R2
0x1E52	0x680A    LDR	R2, [R1, #0]
0x1E54	0xF7FEFBEE  BL	__Mul_FP+0
0x1E58	0x220A    MOVS	R2, #10
0x1E5A	0xFBB8F1F2  UDIV	R1, R8, R2
0x1E5E	0xFB028111  MLS	R1, R2, R1, R8
0x1E62	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1E64	0x008A    LSLS	R2, R1, #2
0x1E66	0x4918    LDR	R1, [PC, #96]
0x1E68	0x1889    ADDS	R1, R1, R2
0x1E6A	0x680A    LDR	R2, [R1, #0]
0x1E6C	0xF7FEFBE2  BL	__Mul_FP+0
0x1E70	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x1E72	0xF1B80F0A  CMP	R8, #10
0x1E76	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x1E78	0x210A    MOVS	R1, #10
0x1E7A	0xFBB8F1F1  UDIV	R1, R8, R1
0x1E7E	0xB2C9    UXTB	R1, R1
0x1E80	0x3109    ADDS	R1, #9
0x1E82	0xB209    SXTH	R1, R1
0x1E84	0x008A    LSLS	R2, R1, #2
0x1E86	0x4910    LDR	R1, [PC, #64]
0x1E88	0x1889    ADDS	R1, R1, R2
0x1E8A	0x680A    LDR	R2, [R1, #0]
0x1E8C	0xF04F507C  MOV	R0, #1056964608
0x1E90	0xF7FEFBD0  BL	__Mul_FP+0
0x1E94	0x220A    MOVS	R2, #10
0x1E96	0xFBB8F1F2  UDIV	R1, R8, R2
0x1E9A	0xFB028111  MLS	R1, R2, R1, R8
0x1E9E	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1EA0	0x008A    LSLS	R2, R1, #2
0x1EA2	0x4909    LDR	R1, [PC, #36]
0x1EA4	0x1889    ADDS	R1, R1, R2
0x1EA6	0x680A    LDR	R2, [R1, #0]
0x1EA8	0xF7FEFBC4  BL	__Mul_FP+0
0x1EAC	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x1EAE	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x1EB2	0x4905    LDR	R1, [PC, #20]
0x1EB4	0x1889    ADDS	R1, R1, R2
0x1EB6	0x680A    LDR	R2, [R1, #0]
0x1EB8	0xF04F507C  MOV	R0, #1056964608
0x1EBC	0xF7FEFBBA  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x1EC0	0xF8DDE000  LDR	LR, [SP, #0]
0x1EC4	0xB001    ADD	SP, SP, #4
0x1EC6	0x4770    BX	LR
0x1EC8	0x88D00000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_update_stats:
;cp_game_ctl.h, 559 :: 		void update_stats() {
0x7744	0xB081    SUB	SP, SP, #4
0x7746	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 560 :: 		sprintf(g_str_buffer, "Score: \x20 %04d", g_game_score);
0x774A	0x4822    LDR	R0, [PC, #136]
0x774C	0x6802    LDR	R2, [R0, #0]
0x774E	0x4922    LDR	R1, [PC, #136]
0x7750	0x4822    LDR	R0, [PC, #136]
0x7752	0xB404    PUSH	(R2)
0x7754	0xB402    PUSH	(R1)
0x7756	0xB401    PUSH	(R0)
0x7758	0xF7FEFEDE  BL	_sprintf+0
0x775C	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 561 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 0*PX_BLOCK);
0x775E	0xF2400200  MOVW	R2, #0
0x7762	0xF2400100  MOVW	R1, #0
0x7766	0x481D    LDR	R0, [PC, #116]
0x7768	0xF7FEFC14  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 564 :: 		if (g_GAME_MODE == NORMAL_MODE) {
0x776C	0x481C    LDR	R0, [PC, #112]
0x776E	0x7800    LDRB	R0, [R0, #0]
0x7770	0xB938    CBNZ	R0, L_update_stats187
;cp_game_ctl.h, 565 :: 		sprintf(g_str_buffer, "MODE: \x20 NORM" );
0x7772	0x491C    LDR	R1, [PC, #112]
0x7774	0x4819    LDR	R0, [PC, #100]
0x7776	0xB402    PUSH	(R1)
0x7778	0xB401    PUSH	(R0)
0x777A	0xF7FEFECD  BL	_sprintf+0
0x777E	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 566 :: 		}
0x7780	0xE00C    B	L_update_stats188
L_update_stats187:
;cp_game_ctl.h, 568 :: 		sprintf(g_str_buffer, "MODE: \x20 DEV:\x20 %d;\x20 %d",g_debug, g_debug2 );       // ****Printout debugger
0x7782	0x4819    LDR	R0, [PC, #100]
0x7784	0x6803    LDR	R3, [R0, #0]
0x7786	0x4819    LDR	R0, [PC, #100]
0x7788	0x6802    LDR	R2, [R0, #0]
0x778A	0x4919    LDR	R1, [PC, #100]
0x778C	0x4813    LDR	R0, [PC, #76]
0x778E	0xB408    PUSH	(R3)
0x7790	0xB404    PUSH	(R2)
0x7792	0xB402    PUSH	(R1)
0x7794	0xB401    PUSH	(R0)
0x7796	0xF7FEFEBF  BL	_sprintf+0
0x779A	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 569 :: 		}
L_update_stats188:
;cp_game_ctl.h, 570 :: 		TFT_Write_Text(&g_str_buffer, 8*PX_BLOCK, 0*PX_BLOCK); // Print mode
0x779C	0xF2400200  MOVW	R2, #0
0x77A0	0xF2400180  MOVW	R1, #128
0x77A4	0x480D    LDR	R0, [PC, #52]
0x77A6	0xF7FEFBF5  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 571 :: 		sprintf(g_str_buffer, "x: %d", game_speed );
0x77AA	0x4812    LDR	R0, [PC, #72]
0x77AC	0x6802    LDR	R2, [R0, #0]
0x77AE	0x4912    LDR	R1, [PC, #72]
0x77B0	0x480A    LDR	R0, [PC, #40]
0x77B2	0xB404    PUSH	(R2)
0x77B4	0xB402    PUSH	(R1)
0x77B6	0xB401    PUSH	(R0)
0x77B8	0xF7FEFEAE  BL	_sprintf+0
0x77BC	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 572 :: 		TFT_Write_Text(&g_str_buffer, 6*PX_BLOCK, 0*PX_BLOCK);
0x77BE	0xF2400200  MOVW	R2, #0
0x77C2	0xF2400160  MOVW	R1, #96
0x77C6	0x4805    LDR	R0, [PC, #20]
0x77C8	0xF7FEFBE4  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 573 :: 		}
L_end_update_stats:
0x77CC	0xF8DDE000  LDR	LR, [SP, #0]
0x77D0	0xB001    ADD	SP, SP, #4
0x77D2	0x4770    BX	LR
0x77D4	0x00282000  	P7_final_project_main_g_game_score+0
0x77D8	0x8B1F0000  	?lstr_6_P7_final_project_main+0
0x77DC	0x05B42000  	_g_str_buffer+0
0x77E0	0x00492000  	P7_final_project_main_g_GAME_MODE+0
0x77E4	0x8B3A0000  	?lstr_7_P7_final_project_main+0
0x77E8	0x00502000  	P7_final_project_main_g_debug2+0
0x77EC	0x004C2000  	P7_final_project_main_g_debug+0
0x77F0	0x8A200000  	?lstr_8_P7_final_project_main+0
0x77F4	0x00542000  	_game_speed+0
0x77F8	0x20CA0000  	?lstr_9_P7_final_project_main+0
; end of _update_stats
_start_snake_game:
;cp_game_ctl.h, 668 :: 		void start_snake_game() {
0x6F10	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 669 :: 		Delay_ms(500); // Allow timers to wind up
0x6F12	0xF648577F  MOVW	R7, #36223
0x6F16	0xF2C0075B  MOVT	R7, #91
L_start_snake_game201:
0x6F1A	0x1E7F    SUBS	R7, R7, #1
0x6F1C	0xD1FD    BNE	L_start_snake_game201
0x6F1E	0xBF00    NOP
0x6F20	0xBF00    NOP
0x6F22	0xBF00    NOP
0x6F24	0xBF00    NOP
0x6F26	0xBF00    NOP
;cp_game_ctl.h, 673 :: 		while (game_cur_screen_run_flag == TRUE) {
L_start_snake_game203:
0x6F28	0x4803    LDR	R0, [PC, #12]
0x6F2A	0x7800    LDRB	R0, [R0, #0]
0x6F2C	0x2801    CMP	R0, #1
0x6F2E	0xD100    BNE	L_start_snake_game204
;cp_game_ctl.h, 675 :: 		};
0x6F30	0xE7FA    B	L_start_snake_game203
L_start_snake_game204:
;cp_game_ctl.h, 676 :: 		}
L_end_start_snake_game:
0x6F32	0xB001    ADD	SP, SP, #4
0x6F34	0x4770    BX	LR
0x6F36	0xBF00    NOP
0x6F38	0x00482000  	P7_final_project_main_game_cur_screen_run_flag+0
; end of _start_snake_game
_game_over_scr:
;cp_game_ctl.h, 712 :: 		void game_over_scr() {
0x6F40	0xB081    SUB	SP, SP, #4
0x6F42	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 715 :: 		update_session_time();
0x6F46	0xF7FFFF83  BL	_update_session_time+0
;cp_game_ctl.h, 718 :: 		render_rect_mask(0,0,20,1, m_NAVY);
0x6F4A	0x2003    MOVS	R0, #3
0x6F4C	0xB401    PUSH	(R0)
0x6F4E	0x2301    MOVS	R3, #1
0x6F50	0x2214    MOVS	R2, #20
0x6F52	0x2100    MOVS	R1, #0
0x6F54	0x2000    MOVS	R0, #0
0x6F56	0xF000FBD7  BL	_render_rect_mask+0
0x6F5A	0xB001    ADD	SP, SP, #4
;cp_game_ctl.h, 719 :: 		Delay_ms(50);
0x6F5C	0xF24277BF  MOVW	R7, #10175
0x6F60	0xF2C00709  MOVT	R7, #9
0x6F64	0xBF00    NOP
0x6F66	0xBF00    NOP
L_game_over_scr213:
0x6F68	0x1E7F    SUBS	R7, R7, #1
0x6F6A	0xD1FD    BNE	L_game_over_scr213
0x6F6C	0xBF00    NOP
0x6F6E	0xBF00    NOP
0x6F70	0xBF00    NOP
;cp_game_ctl.h, 723 :: 		update_time();
0x6F72	0xF7FFFC01  BL	_update_time+0
;cp_game_ctl.h, 726 :: 		update_stats();
0x6F76	0xF000FBE5  BL	_update_stats+0
;cp_game_ctl.h, 731 :: 		set_game_phase (PHASE_QUIT);
0x6F7A	0x2003    MOVS	R0, #3
0x6F7C	0xF7FFFB18  BL	_set_game_phase+0
;cp_game_ctl.h, 737 :: 		set_cur_screen_run_flag(TRUE);
0x6F80	0x2001    MOVS	R0, #1
0x6F82	0xF7FEFFAB  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 743 :: 		set_brush_color(m_BLACK);
0x6F86	0x2000    MOVS	R0, #0
0x6F88	0xF7FDFEC4  BL	_set_brush_color+0
;cp_game_ctl.h, 745 :: 		TFT_SET_PEN(CL_GRAY, 0);
0x6F8C	0x2100    MOVS	R1, #0
0x6F8E	0xF2484010  MOVW	R0, #33808
0x6F92	0xF7FAFE93  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 746 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x6F96	0x2200    MOVS	R2, #0
0x6F98	0xF64F71FF  MOVW	R1, #65535
0x6F9C	0x4818    LDR	R0, [PC, #96]
0x6F9E	0xF7FAFC69  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 748 :: 		sprintf(g_str_buffer, "Total Time: \x20 %02d:%02d", g_t_mins-1, g_t_secs );
0x6FA2	0x4818    LDR	R0, [PC, #96]
0x6FA4	0x6803    LDR	R3, [R0, #0]
0x6FA6	0x4818    LDR	R0, [PC, #96]
0x6FA8	0x6800    LDR	R0, [R0, #0]
0x6FAA	0x1E42    SUBS	R2, R0, #1
0x6FAC	0x4917    LDR	R1, [PC, #92]
0x6FAE	0x4818    LDR	R0, [PC, #96]
0x6FB0	0xB408    PUSH	(R3)
0x6FB2	0xB404    PUSH	(R2)
0x6FB4	0xB402    PUSH	(R1)
0x6FB6	0xB401    PUSH	(R0)
0x6FB8	0xF7FFFAAE  BL	_sprintf+0
0x6FBC	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 749 :: 		TFT_Write_Text(&g_str_buffer, 7*PX_BLOCK, 2*PX_BLOCK);
0x6FBE	0xF2400220  MOVW	R2, #32
0x6FC2	0xF2400170  MOVW	R1, #112
0x6FC6	0x4812    LDR	R0, [PC, #72]
0x6FC8	0xF7FEFFE4  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 751 :: 		sprintf(g_str_buffer, "Final score: \x20 %04d", g_game_score);
0x6FCC	0x4811    LDR	R0, [PC, #68]
0x6FCE	0x6802    LDR	R2, [R0, #0]
0x6FD0	0x4911    LDR	R1, [PC, #68]
0x6FD2	0x480F    LDR	R0, [PC, #60]
0x6FD4	0xB404    PUSH	(R2)
0x6FD6	0xB402    PUSH	(R1)
0x6FD8	0xB401    PUSH	(R0)
0x6FDA	0xF7FFFA9D  BL	_sprintf+0
0x6FDE	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 752 :: 		TFT_Write_Text(&g_str_buffer, 7*PX_BLOCK, 3*PX_BLOCK);
0x6FE0	0xF2400230  MOVW	R2, #48
0x6FE4	0xF2400170  MOVW	R1, #112
0x6FE8	0x4809    LDR	R0, [PC, #36]
0x6FEA	0xF7FEFFD3  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 755 :: 		while (cur_screen_run_flag == TRUE) {}
L_game_over_scr215:
0x6FEE	0x480B    LDR	R0, [PC, #44]
0x6FF0	0x7800    LDRB	R0, [R0, #0]
0x6FF2	0x2801    CMP	R0, #1
0x6FF4	0xD100    BNE	L_game_over_scr216
0x6FF6	0xE7FA    B	L_game_over_scr215
L_game_over_scr216:
;cp_game_ctl.h, 758 :: 		}
L_end_game_over_scr:
0x6FF8	0xF8DDE000  LDR	LR, [SP, #0]
0x6FFC	0xB001    ADD	SP, SP, #4
0x6FFE	0x4770    BX	LR
0x7000	0x7ECC0000  	_TFT_defaultFont+0
0x7004	0x000C2000  	P7_final_project_main_g_t_secs+0
0x7008	0x00182000  	P7_final_project_main_g_t_mins+0
0x700C	0x89F00000  	?lstr_12_P7_final_project_main+0
0x7010	0x05B42000  	_g_str_buffer+0
0x7014	0x00282000  	P7_final_project_main_g_game_score+0
0x7018	0x8A740000  	?lstr_13_P7_final_project_main+0
0x701C	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _game_over_scr
_update_session_time:
;cp_game_ctl.h, 170 :: 		void update_session_time() {
0x6E50	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 171 :: 		g_session_count++;
0x6E52	0x4803    LDR	R0, [PC, #12]
0x6E54	0x6800    LDR	R0, [R0, #0]
0x6E56	0x1C41    ADDS	R1, R0, #1
0x6E58	0x4801    LDR	R0, [PC, #4]
0x6E5A	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 172 :: 		}
L_end_update_session_time:
0x6E5C	0xB001    ADD	SP, SP, #4
0x6E5E	0x4770    BX	LR
0x6E60	0x00102000  	P7_final_project_main_g_session_count+0
; end of _update_session_time
_game_high_score_scr:
;cp_game_ctl.h, 908 :: 		void game_high_score_scr() {
0x7020	0xB081    SUB	SP, SP, #4
0x7022	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 910 :: 		set_game_phase(PHASE_HSCORE);
0x7026	0x2004    MOVS	R0, #4
0x7028	0xF7FFFAC2  BL	_set_game_phase+0
;cp_game_ctl.h, 914 :: 		set_cur_screen_run_flag(TRUE);
0x702C	0x2001    MOVS	R0, #1
0x702E	0xF7FEFF55  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 917 :: 		TFT_Fill_Screen(CL_BLACK);
0x7032	0xF2400000  MOVW	R0, #0
0x7036	0xF7FFF963  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 920 :: 		draw_ini_cell_xy(hs_cursor_x,hs_cursor_y,m_GRAY);
0x703A	0x4820    LDR	R0, [PC, #128]
0x703C	0x6801    LDR	R1, [R0, #0]
0x703E	0x4820    LDR	R0, [PC, #128]
0x7040	0x6800    LDR	R0, [R0, #0]
0x7042	0x2204    MOVS	R2, #4
0x7044	0xF7FEFB4C  BL	_draw_ini_cell_xy+0
;cp_game_ctl.h, 921 :: 		Delay_ms(100);
0x7048	0xF644777F  MOVW	R7, #20351
0x704C	0xF2C00712  MOVT	R7, #18
L_game_high_score_scr241:
0x7050	0x1E7F    SUBS	R7, R7, #1
0x7052	0xD1FD    BNE	L_game_high_score_scr241
0x7054	0xBF00    NOP
0x7056	0xBF00    NOP
0x7058	0xBF00    NOP
0x705A	0xBF00    NOP
0x705C	0xBF00    NOP
;cp_game_ctl.h, 922 :: 		sprintf(g_str_buffer, "Enter high score: \x20 ");
0x705E	0x4919    LDR	R1, [PC, #100]
0x7060	0x4819    LDR	R0, [PC, #100]
0x7062	0xB402    PUSH	(R1)
0x7064	0xB401    PUSH	(R0)
0x7066	0xF7FFFA57  BL	_sprintf+0
0x706A	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 923 :: 		TFT_Write_Text(&g_str_buffer, 2*PX_BLOCK, 4*PX_BLOCK);
0x706C	0xF2400240  MOVW	R2, #64
0x7070	0xF2400120  MOVW	R1, #32
0x7074	0x4814    LDR	R0, [PC, #80]
0x7076	0xF7FEFF8D  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 924 :: 		sprintf(g_str_buffer, "%c \x20_\x20_: \x20 %04d", init_cur, g_game_score);
0x707A	0x4814    LDR	R0, [PC, #80]
0x707C	0x6803    LDR	R3, [R0, #0]
0x707E	0x4814    LDR	R0, [PC, #80]
0x7080	0x7802    LDRB	R2, [R0, #0]
0x7082	0x4914    LDR	R1, [PC, #80]
0x7084	0x4810    LDR	R0, [PC, #64]
0x7086	0xB408    PUSH	(R3)
0x7088	0xB404    PUSH	(R2)
0x708A	0xB402    PUSH	(R1)
0x708C	0xB401    PUSH	(R0)
0x708E	0xF7FFFA43  BL	_sprintf+0
0x7092	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 925 :: 		TFT_Write_Text(&g_str_buffer, 10*PX_BLOCK, 4*PX_BLOCK);
0x7094	0xF2400240  MOVW	R2, #64
0x7098	0xF24001A0  MOVW	R1, #160
0x709C	0x480A    LDR	R0, [PC, #40]
0x709E	0xF7FEFF79  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 927 :: 		while (cur_screen_run_flag == TRUE) {}
L_game_high_score_scr243:
0x70A2	0x480D    LDR	R0, [PC, #52]
0x70A4	0x7800    LDRB	R0, [R0, #0]
0x70A6	0x2801    CMP	R0, #1
0x70A8	0xD100    BNE	L_game_high_score_scr244
0x70AA	0xE7FA    B	L_game_high_score_scr243
L_game_high_score_scr244:
;cp_game_ctl.h, 931 :: 		set_game_phase(PHASE_PRINT_TOP_TEN); // change to restart game
0x70AC	0x2005    MOVS	R0, #5
0x70AE	0xF7FFFA7F  BL	_set_game_phase+0
;cp_game_ctl.h, 933 :: 		}
L_end_game_high_score_scr:
0x70B2	0xF8DDE000  LDR	LR, [SP, #0]
0x70B6	0xB001    ADD	SP, SP, #4
0x70B8	0x4770    BX	LR
0x70BA	0xBF00    NOP
0x70BC	0x00242000  	P7_final_project_main_hs_cursor_y+0
0x70C0	0x00202000  	P7_final_project_main_hs_cursor_x+0
0x70C4	0x8A4B0000  	?lstr_19_P7_final_project_main+0
0x70C8	0x05B42000  	_g_str_buffer+0
0x70CC	0x00282000  	P7_final_project_main_g_game_score+0
0x70D0	0x00032000  	_init_cur+0
0x70D4	0x8B0F0000  	?lstr_20_P7_final_project_main+0
0x70D8	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _game_high_score_scr
_draw_ini_cell_xy:
;cp_pix_render.h, 227 :: 		void draw_ini_cell_xy(int16_t x_var, int16_t y_var, uint8_t color_8bit ) {
; color_8bit start address is: 8 (R2)
; y_var start address is: 4 (R1)
; x_var start address is: 0 (R0)
0x56E0	0xB081    SUB	SP, SP, #4
0x56E2	0xF8CDE000  STR	LR, [SP, #0]
0x56E6	0xFA0FF880  SXTH	R8, R0
0x56EA	0xFA0FF981  SXTH	R9, R1
; color_8bit end address is: 8 (R2)
; y_var end address is: 4 (R1)
; x_var end address is: 0 (R0)
; x_var start address is: 32 (R8)
; y_var start address is: 36 (R9)
; color_8bit start address is: 8 (R2)
;cp_pix_render.h, 229 :: 		if (color_8bit != CUR_BRUSH_COLOUR) {
0x56EE	0x4B12    LDR	R3, [PC, #72]
0x56F0	0x781B    LDRB	R3, [R3, #0]
0x56F2	0x429A    CMP	R2, R3
0x56F4	0xD002    BEQ	L_draw_ini_cell_xy39
;cp_pix_render.h, 230 :: 		set_brush_color(color_8bit);
0x56F6	0xB2D0    UXTB	R0, R2
; color_8bit end address is: 8 (R2)
0x56F8	0xF7FFFB0C  BL	_set_brush_color+0
;cp_pix_render.h, 231 :: 		}
L_draw_ini_cell_xy39:
;cp_pix_render.h, 235 :: 		x_var +=offset_x; // right 2 blocks
0x56FC	0x4B0F    LDR	R3, [PC, #60]
0x56FE	0x681B    LDR	R3, [R3, #0]
0x5700	0xEB080403  ADD	R4, R8, R3, LSL #0
; x_var end address is: 32 (R8)
;cp_pix_render.h, 236 :: 		y_var +=offset_y; // down 1 block
0x5704	0x4B0E    LDR	R3, [PC, #56]
0x5706	0x681B    LDR	R3, [R3, #0]
0x5708	0xEB090303  ADD	R3, R9, R3, LSL #0
; y_var end address is: 36 (R9)
;cp_pix_render.h, 244 :: 		PX_BLOCK + ( PX_BLOCK * y_var)       // Lower-right Y
0x570C	0xB21B    SXTH	R3, R3
0x570E	0x011E    LSLS	R6, R3, #4
0x5710	0xB236    SXTH	R6, R6
0x5712	0xF2060510  ADDW	R5, R6, #16
;cp_pix_render.h, 243 :: 		INI_BLOCK + ( INI_BLOCK * x_var),      // Lower-right X reduce this number
0x5716	0xB224    SXTH	R4, R4
0x5718	0x230A    MOVS	R3, #10
0x571A	0xB21B    SXTH	R3, R3
0x571C	0x435C    MULS	R4, R3, R4
0x571E	0xB224    SXTH	R4, R4
0x5720	0xF204030A  ADDW	R3, R4, #10
0x5724	0xB21A    SXTH	R2, R3
;cp_pix_render.h, 244 :: 		PX_BLOCK + ( PX_BLOCK * y_var)       // Lower-right Y
0x5726	0xB22B    SXTH	R3, R5
;cp_pix_render.h, 242 :: 		(y_var *  PX_BLOCK),                 // Upper-left Y
0x5728	0xB231    SXTH	R1, R6
;cp_pix_render.h, 241 :: 		INI_BLOCK * x_var,                   // Upper-left X
0x572A	0xB220    SXTH	R0, R4
;cp_pix_render.h, 244 :: 		PX_BLOCK + ( PX_BLOCK * y_var)       // Lower-right Y
0x572C	0xF7FFFB0C  BL	_TFT_Rectangle+0
;cp_pix_render.h, 246 :: 		}
L_end_draw_ini_cell_xy:
0x5730	0xF8DDE000  LDR	LR, [SP, #0]
0x5734	0xB001    ADD	SP, SP, #4
0x5736	0x4770    BX	LR
0x5738	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
0x573C	0x00042000  	P7_final_project_main_offset_x+0
0x5740	0x00082000  	P7_final_project_main_offset_y+0
; end of _draw_ini_cell_xy
_print_top_score_list:
;cp_game_ctl.h, 1094 :: 		void print_top_score_list() {
0x7300	0xB0A6    SUB	SP, SP, #152
0x7302	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 1095 :: 		uint32_t tx_count = 0;
;cp_game_ctl.h, 1106 :: 		set_cur_screen_run_flag(TRUE);
0x7306	0x2001    MOVS	R0, #1
0x7308	0xF7FEFDE8  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 1110 :: 		TFT_Fill_Screen(CL_BLACK);
0x730C	0xF2400000  MOVW	R0, #0
0x7310	0xF7FEFFF6  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 1113 :: 		I2C1_Init();
0x7314	0xF7FDFFEA  BL	_I2C1_Init+0
;cp_game_ctl.h, 1116 :: 		EE_read(0, &hs_buffer, 71);
0x7318	0xA802    ADD	R0, SP, #8
0x731A	0x2247    MOVS	R2, #71
0x731C	0x4601    MOV	R1, R0
0x731E	0x2000    MOVS	R0, #0
0x7320	0xF7FEFAD6  BL	_EE_read+0
;cp_game_ctl.h, 1119 :: 		row_to_write = sort_score(&hs_buffer);
0x7324	0xA802    ADD	R0, SP, #8
0x7326	0xF7FEFA0F  BL	_sort_score+0
; row_to_write start address is: 4 (R1)
0x732A	0x4601    MOV	R1, R0
;cp_game_ctl.h, 1121 :: 		if (row_to_write >=0 ) {
0x732C	0x2800    CMP	R0, #0
0x732E	0xDB04    BLT	L_print_top_score_list268
;cp_game_ctl.h, 1122 :: 		EE_write( (uint8_t) row_to_write, &user_score_entry,7 );
0x7330	0x2207    MOVS	R2, #7
0x7332	0xB2C8    UXTB	R0, R1
0x7334	0x49A5    LDR	R1, [PC, #660]
; row_to_write end address is: 4 (R1)
0x7336	0xF7FEF973  BL	_EE_write+0
;cp_game_ctl.h, 1123 :: 		}
L_print_top_score_list268:
;cp_game_ctl.h, 1126 :: 		sprintf(g_str_buffer, "TOP SCORES:");
0x733A	0x49A5    LDR	R1, [PC, #660]
0x733C	0x48A5    LDR	R0, [PC, #660]
0x733E	0xB402    PUSH	(R1)
0x7340	0xB401    PUSH	(R0)
0x7342	0xF7FFF8E9  BL	_sprintf+0
0x7346	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 1127 :: 		TFT_Write_Text(&g_str_buffer, 7*PX_BLOCK, 2*PX_BLOCK);
0x7348	0xF2400220  MOVW	R2, #32
0x734C	0xF2400170  MOVW	R1, #112
0x7350	0x48A0    LDR	R0, [PC, #640]
0x7352	0xF7FEFE1F  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1130 :: 		sprintf(g_str_buffer, "test: %s", user_score_entry);
0x7356	0x4A9D    LDR	R2, [PC, #628]
0x7358	0x499F    LDR	R1, [PC, #636]
0x735A	0x489E    LDR	R0, [PC, #632]
0x735C	0xB404    PUSH	(R2)
0x735E	0xB402    PUSH	(R1)
0x7360	0xB401    PUSH	(R0)
0x7362	0xF7FFF8D9  BL	_sprintf+0
0x7366	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 1131 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 4*PX_BLOCK);
0x7368	0xF2400240  MOVW	R2, #64
0x736C	0xF2400100  MOVW	R1, #0
0x7370	0x4898    LDR	R0, [PC, #608]
0x7372	0xF7FEFE0F  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1133 :: 		user_score_entry[3] = 0x30+5;
0x7376	0x2135    MOVS	R1, #53
0x7378	0x4898    LDR	R0, [PC, #608]
0x737A	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 1134 :: 		atest[0] = user_score_entry[3];
0x737C	0xAA22    ADD	R2, SP, #136
0x737E	0x2035    MOVS	R0, #53
0x7380	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1135 :: 		atest[1] = user_score_entry[4];
0x7382	0x1C51    ADDS	R1, R2, #1
0x7384	0x4896    LDR	R0, [PC, #600]
0x7386	0x7800    LDRB	R0, [R0, #0]
0x7388	0x7008    STRB	R0, [R1, #0]
;cp_game_ctl.h, 1136 :: 		atest[2] = user_score_entry[5];
0x738A	0x1C91    ADDS	R1, R2, #2
0x738C	0x4895    LDR	R0, [PC, #596]
0x738E	0x7800    LDRB	R0, [R0, #0]
0x7390	0x7008    STRB	R0, [R1, #0]
;cp_game_ctl.h, 1137 :: 		atest[3] = user_score_entry[6];
0x7392	0x1CD1    ADDS	R1, R2, #3
0x7394	0x4894    LDR	R0, [PC, #592]
0x7396	0x7800    LDRB	R0, [R0, #0]
0x7398	0x7008    STRB	R0, [R1, #0]
;cp_game_ctl.h, 1139 :: 		test_num = atoi(atest);
0x739A	0x4610    MOV	R0, R2
0x739C	0xF7FDFBA2  BL	_atoi+0
; test_num start address is: 12 (R3)
0x73A0	0xB203    SXTH	R3, R0
;cp_game_ctl.h, 1140 :: 		sprintf(g_str_buffer, "atoi: %d", test_num);
0x73A2	0x461A    MOV	R2, R3
0x73A4	0x4991    LDR	R1, [PC, #580]
0x73A6	0x488B    LDR	R0, [PC, #556]
0x73A8	0x9301    STR	R3, [SP, #4]
0x73AA	0xB404    PUSH	(R2)
0x73AC	0xB402    PUSH	(R1)
0x73AE	0xB401    PUSH	(R0)
0x73B0	0xF7FFF8B2  BL	_sprintf+0
0x73B4	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 1141 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 5*PX_BLOCK);
0x73B6	0xF2400250  MOVW	R2, #80
0x73BA	0xF2400100  MOVW	R1, #0
0x73BE	0x4885    LDR	R0, [PC, #532]
0x73C0	0xF7FEFDE8  BL	_TFT_Write_Text+0
0x73C4	0x9B01    LDR	R3, [SP, #4]
;cp_game_ctl.h, 1143 :: 		if (test_num > 999) {
0x73C6	0xF24030E7  MOVW	R0, #999
0x73CA	0x4283    CMP	R3, R0
0x73CC	0xDD0D    BLE	L_print_top_score_list269
; test_num end address is: 12 (R3)
;cp_game_ctl.h, 1144 :: 		sprintf(g_str_buffer, "test num is greater");
0x73CE	0x4988    LDR	R1, [PC, #544]
0x73D0	0x4880    LDR	R0, [PC, #512]
0x73D2	0xB402    PUSH	(R1)
0x73D4	0xB401    PUSH	(R0)
0x73D6	0xF7FFF89F  BL	_sprintf+0
0x73DA	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 1145 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 6*PX_BLOCK);
0x73DC	0xF2400260  MOVW	R2, #96
0x73E0	0xF2400100  MOVW	R1, #0
0x73E4	0x487B    LDR	R0, [PC, #492]
0x73E6	0xF7FEFDD5  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1146 :: 		}
L_print_top_score_list269:
;cp_game_ctl.h, 1148 :: 		GPIOB_ODR |= 0xFF00; // PB6 PB7
0x73EA	0x4882    LDR	R0, [PC, #520]
0x73EC	0x6800    LDR	R0, [R0, #0]
0x73EE	0xF440417F  ORR	R1, R0, #65280
0x73F2	0x4880    LDR	R0, [PC, #512]
0x73F4	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 1149 :: 		Delay_ms(10);
0x73F6	0xF24D47BF  MOVW	R7, #54463
0x73FA	0xF2C00701  MOVT	R7, #1
0x73FE	0xBF00    NOP
0x7400	0xBF00    NOP
L_print_top_score_list270:
0x7402	0x1E7F    SUBS	R7, R7, #1
0x7404	0xD1FD    BNE	L_print_top_score_list270
0x7406	0xBF00    NOP
0x7408	0xBF00    NOP
0x740A	0xBF00    NOP
;cp_game_ctl.h, 1151 :: 		Delay_ms(1000);
0x740C	0xF64127FF  MOVW	R7, #6911
0x7410	0xF2C007B7  MOVT	R7, #183
0x7414	0xBF00    NOP
0x7416	0xBF00    NOP
L_print_top_score_list272:
0x7418	0x1E7F    SUBS	R7, R7, #1
0x741A	0xD1FD    BNE	L_print_top_score_list272
0x741C	0xBF00    NOP
0x741E	0xBF00    NOP
0x7420	0xBF00    NOP
;cp_game_ctl.h, 1155 :: 		EE_read(0, &hs_buffer, 71);
0x7422	0xA802    ADD	R0, SP, #8
0x7424	0x2247    MOVS	R2, #71
0x7426	0x4601    MOV	R1, R0
0x7428	0x2000    MOVS	R0, #0
0x742A	0xF7FEFA51  BL	_EE_read+0
;cp_game_ctl.h, 1157 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 9*PX_BLOCK);
0x742E	0xF2400290  MOVW	R2, #144
0x7432	0xF2400100  MOVW	R1, #0
0x7436	0x4867    LDR	R0, [PC, #412]
0x7438	0xF7FEFDAC  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1166 :: 		TFT_Fill_Screen(CL_BLACK);
0x743C	0xF2400000  MOVW	R0, #0
0x7440	0xF7FEFF5E  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 1167 :: 		sprintf(g_str_buffer, "TOP SCORES:\x20  %s | \x20 %c",hs_buffer, hs_buffer[0]);
0x7444	0xAB02    ADD	R3, SP, #8
0x7446	0x7818    LDRB	R0, [R3, #0]
0x7448	0xB2C2    UXTB	R2, R0
0x744A	0x496B    LDR	R1, [PC, #428]
0x744C	0x4861    LDR	R0, [PC, #388]
0x744E	0xB404    PUSH	(R2)
0x7450	0xB408    PUSH	(R3)
0x7452	0xB402    PUSH	(R1)
0x7454	0xB401    PUSH	(R0)
0x7456	0xF7FFF85F  BL	_sprintf+0
0x745A	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 1168 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, 1*PX_BLOCK);
0x745C	0xF2400210  MOVW	R2, #16
0x7460	0xF2400100  MOVW	R1, #0
0x7464	0x485B    LDR	R0, [PC, #364]
0x7466	0xF7FEFD95  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1169 :: 		for (i=0; i < 5; i++ ) {
0x746A	0x2100    MOVS	R1, #0
0x746C	0x4863    LDR	R0, [PC, #396]
0x746E	0x6001    STR	R1, [R0, #0]
L_print_top_score_list274:
0x7470	0x4862    LDR	R0, [PC, #392]
0x7472	0x6800    LDR	R0, [R0, #0]
0x7474	0x2805    CMP	R0, #5
0x7476	0xF280809C  BGE	L_print_top_score_list275
;cp_game_ctl.h, 1177 :: 		temp_score[0] = hs_buffer[(i*7) + 2];
0x747A	0xF10D0B8C  ADD	R11, SP, #140
0x747E	0xF8DFA17C  LDR	R10, [PC, #380]
0x7482	0xF8DA1000  LDR	R1, [R10, #0]
0x7486	0x2007    MOVS	R0, #7
0x7488	0x4348    MULS	R0, R1, R0
0x748A	0x1C80    ADDS	R0, R0, #2
0x748C	0xAB02    ADD	R3, SP, #8
0x748E	0x1818    ADDS	R0, R3, R0
0x7490	0x7800    LDRB	R0, [R0, #0]
0x7492	0xF88B0000  STRB	R0, [R11, #0]
;cp_game_ctl.h, 1178 :: 		temp_score[1] = hs_buffer[(i*7) + 3];
0x7496	0xF10B0201  ADD	R2, R11, #1
0x749A	0x4650    MOV	R0, R10
0x749C	0x6801    LDR	R1, [R0, #0]
0x749E	0x2007    MOVS	R0, #7
0x74A0	0x4348    MULS	R0, R1, R0
0x74A2	0x1CC0    ADDS	R0, R0, #3
0x74A4	0x1818    ADDS	R0, R3, R0
0x74A6	0x7800    LDRB	R0, [R0, #0]
0x74A8	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1179 :: 		temp_score[2] = hs_buffer[(i*7) + 4];
0x74AA	0xF10B0202  ADD	R2, R11, #2
0x74AE	0x4650    MOV	R0, R10
0x74B0	0x6801    LDR	R1, [R0, #0]
0x74B2	0x2007    MOVS	R0, #7
0x74B4	0x4348    MULS	R0, R1, R0
0x74B6	0x1D00    ADDS	R0, R0, #4
0x74B8	0x1818    ADDS	R0, R3, R0
0x74BA	0x7800    LDRB	R0, [R0, #0]
0x74BC	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1180 :: 		temp_score[3] = hs_buffer[(i*7) + 5];
0x74BE	0xF10B0203  ADD	R2, R11, #3
0x74C2	0x4650    MOV	R0, R10
0x74C4	0x6801    LDR	R1, [R0, #0]
0x74C6	0x2007    MOVS	R0, #7
0x74C8	0x4348    MULS	R0, R1, R0
0x74CA	0x1D40    ADDS	R0, R0, #5
0x74CC	0x1818    ADDS	R0, R3, R0
0x74CE	0x7800    LDRB	R0, [R0, #0]
0x74D0	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1181 :: 		temp_score[4] = hs_buffer[(i*7) + 6];
0x74D2	0xF10B0204  ADD	R2, R11, #4
0x74D6	0x4650    MOV	R0, R10
0x74D8	0x6801    LDR	R1, [R0, #0]
0x74DA	0x2007    MOVS	R0, #7
0x74DC	0x4348    MULS	R0, R1, R0
0x74DE	0x1D80    ADDS	R0, R0, #6
0x74E0	0x1818    ADDS	R0, R3, R0
0x74E2	0x7800    LDRB	R0, [R0, #0]
0x74E4	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1182 :: 		temp_score[5] = hs_buffer[(i*7) + 7];
0x74E6	0xF10B0205  ADD	R2, R11, #5
0x74EA	0x4650    MOV	R0, R10
0x74EC	0x6801    LDR	R1, [R0, #0]
0x74EE	0x2007    MOVS	R0, #7
0x74F0	0x4348    MULS	R0, R1, R0
0x74F2	0x1DC0    ADDS	R0, R0, #7
0x74F4	0x1818    ADDS	R0, R3, R0
0x74F6	0x7800    LDRB	R0, [R0, #0]
0x74F8	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1183 :: 		temp_score[6] = hs_buffer[(i*7) + 8];
0x74FA	0xF10B0206  ADD	R2, R11, #6
0x74FE	0x4650    MOV	R0, R10
0x7500	0x6801    LDR	R1, [R0, #0]
0x7502	0x2007    MOVS	R0, #7
0x7504	0x4348    MULS	R0, R1, R0
0x7506	0x3008    ADDS	R0, #8
0x7508	0x1818    ADDS	R0, R3, R0
0x750A	0x7800    LDRB	R0, [R0, #0]
0x750C	0x7010    STRB	R0, [R2, #0]
;cp_game_ctl.h, 1195 :: 		hs_buffer[(i*7) + 8]
0x750E	0x4650    MOV	R0, R10
0x7510	0x6801    LDR	R1, [R0, #0]
0x7512	0x2007    MOVS	R0, #7
0x7514	0x4341    MULS	R1, R0, R1
0x7516	0xF2010008  ADDW	R0, R1, #8
0x751A	0x1818    ADDS	R0, R3, R0
0x751C	0x7800    LDRB	R0, [R0, #0]
0x751E	0xFA5FF980  UXTB	R9, R0
;cp_game_ctl.h, 1194 :: 		hs_buffer[(i*7) + 7],
0x7522	0x1DC8    ADDS	R0, R1, #7
0x7524	0x1818    ADDS	R0, R3, R0
0x7526	0x7800    LDRB	R0, [R0, #0]
0x7528	0xFA5FF880  UXTB	R8, R0
;cp_game_ctl.h, 1193 :: 		hs_buffer[(i*7) + 6],
0x752C	0x1D88    ADDS	R0, R1, #6
0x752E	0x1818    ADDS	R0, R3, R0
0x7530	0x7800    LDRB	R0, [R0, #0]
0x7532	0xB2C7    UXTB	R7, R0
;cp_game_ctl.h, 1192 :: 		hs_buffer[(i*7) + 5],
0x7534	0x1D48    ADDS	R0, R1, #5
0x7536	0x1818    ADDS	R0, R3, R0
0x7538	0x7800    LDRB	R0, [R0, #0]
0x753A	0xB2C6    UXTB	R6, R0
;cp_game_ctl.h, 1191 :: 		hs_buffer[(i*7) + 4],
0x753C	0x1D08    ADDS	R0, R1, #4
0x753E	0x1818    ADDS	R0, R3, R0
0x7540	0x7800    LDRB	R0, [R0, #0]
0x7542	0xB2C5    UXTB	R5, R0
;cp_game_ctl.h, 1190 :: 		hs_buffer[(i*7) + 3],
0x7544	0x1CC8    ADDS	R0, R1, #3
0x7546	0x1818    ADDS	R0, R3, R0
0x7548	0x7800    LDRB	R0, [R0, #0]
0x754A	0xB2C4    UXTB	R4, R0
;cp_game_ctl.h, 1189 :: 		hs_buffer[(i*7) + 2],
0x754C	0x1C88    ADDS	R0, R1, #2
0x754E	0x1818    ADDS	R0, R3, R0
0x7550	0x7800    LDRB	R0, [R0, #0]
0x7552	0xB2C3    UXTB	R3, R0
;cp_game_ctl.h, 1188 :: 		sprintf(g_str_buffer, "score[%d]:\x20  %s | \x20 %c%c%c%c%c%c%c", i , temp_score,
0x7554	0x4650    MOV	R0, R10
0x7556	0x6802    LDR	R2, [R0, #0]
0x7558	0x4929    LDR	R1, [PC, #164]
0x755A	0x481E    LDR	R0, [PC, #120]
;cp_game_ctl.h, 1195 :: 		hs_buffer[(i*7) + 8]
0x755C	0xF84D9D04  PUSH	(R9)
;cp_game_ctl.h, 1194 :: 		hs_buffer[(i*7) + 7],
0x7560	0xF84D8D04  PUSH	(R8)
;cp_game_ctl.h, 1193 :: 		hs_buffer[(i*7) + 6],
0x7564	0xB480    PUSH	(R7)
;cp_game_ctl.h, 1192 :: 		hs_buffer[(i*7) + 5],
0x7566	0xB440    PUSH	(R6)
;cp_game_ctl.h, 1191 :: 		hs_buffer[(i*7) + 4],
0x7568	0xB420    PUSH	(R5)
;cp_game_ctl.h, 1190 :: 		hs_buffer[(i*7) + 3],
0x756A	0xB410    PUSH	(R4)
;cp_game_ctl.h, 1189 :: 		hs_buffer[(i*7) + 2],
0x756C	0xB408    PUSH	(R3)
;cp_game_ctl.h, 1188 :: 		sprintf(g_str_buffer, "score[%d]:\x20  %s | \x20 %c%c%c%c%c%c%c", i , temp_score,
0x756E	0xF84DBD04  PUSH	(R11)
0x7572	0xB404    PUSH	(R2)
0x7574	0xB402    PUSH	(R1)
0x7576	0xB401    PUSH	(R0)
;cp_game_ctl.h, 1195 :: 		hs_buffer[(i*7) + 8]
0x7578	0xF7FEFFCE  BL	_sprintf+0
0x757C	0xB00B    ADD	SP, SP, #44
;cp_game_ctl.h, 1199 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, (i+2)*PX_BLOCK);
0x757E	0x481F    LDR	R0, [PC, #124]
0x7580	0x6800    LDR	R0, [R0, #0]
0x7582	0x1C80    ADDS	R0, R0, #2
0x7584	0x0100    LSLS	R0, R0, #4
0x7586	0xB282    UXTH	R2, R0
0x7588	0xF2400100  MOVW	R1, #0
0x758C	0x4811    LDR	R0, [PC, #68]
0x758E	0xF7FEFD01  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1202 :: 		Delay_ms(100);
0x7592	0xF644777F  MOVW	R7, #20351
0x7596	0xF2C00712  MOVT	R7, #18
L_print_top_score_list277:
0x759A	0x1E7F    SUBS	R7, R7, #1
0x759C	0xD1FD    BNE	L_print_top_score_list277
0x759E	0xBF00    NOP
0x75A0	0xBF00    NOP
0x75A2	0xBF00    NOP
0x75A4	0xBF00    NOP
0x75A6	0xBF00    NOP
;cp_game_ctl.h, 1169 :: 		for (i=0; i < 5; i++ ) {
0x75A8	0x4914    LDR	R1, [PC, #80]
0x75AA	0x6808    LDR	R0, [R1, #0]
0x75AC	0x1C40    ADDS	R0, R0, #1
0x75AE	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 1203 :: 		}
0x75B0	0xE75E    B	L_print_top_score_list274
L_print_top_score_list275:
;cp_game_ctl.h, 1208 :: 		while (cur_screen_run_flag == TRUE) {}
L_print_top_score_list279:
0x75B2	0x4814    LDR	R0, [PC, #80]
0x75B4	0x7800    LDRB	R0, [R0, #0]
0x75B6	0x2801    CMP	R0, #1
0x75B8	0xD100    BNE	L_print_top_score_list280
0x75BA	0xE7FA    B	L_print_top_score_list279
L_print_top_score_list280:
;cp_game_ctl.h, 1212 :: 		set_game_phase(PHASE1_READY); // change to restart game
0x75BC	0x2001    MOVS	R0, #1
0x75BE	0xF7FEFFF7  BL	_set_game_phase+0
;cp_game_ctl.h, 1214 :: 		}
L_end_print_top_score_list:
0x75C2	0xF8DDE000  LDR	LR, [SP, #0]
0x75C6	0xB026    ADD	SP, SP, #152
0x75C8	0x4770    BX	LR
0x75CA	0xBF00    NOP
0x75CC	0x06B42000  	P7_final_project_main_user_score_entry+0
0x75D0	0x8B470000  	?lstr_23_P7_final_project_main+0
0x75D4	0x05B42000  	_g_str_buffer+0
0x75D8	0x8B5C0000  	?lstr_24_P7_final_project_main+0
0x75DC	0x06B72000  	P7_final_project_main_user_score_entry+3
0x75E0	0x06B82000  	P7_final_project_main_user_score_entry+4
0x75E4	0x06B92000  	P7_final_project_main_user_score_entry+5
0x75E8	0x06BA2000  	P7_final_project_main_user_score_entry+6
0x75EC	0x8B530000  	?lstr_25_P7_final_project_main+0
0x75F0	0x8A600000  	?lstr_26_P7_final_project_main+0
0x75F4	0x0C0C4001  	GPIOB_ODR+0
0x75F8	0x8A080000  	?lstr_27_P7_final_project_main+0
0x75FC	0x002C2000  	P7_final_project_main_i+0
0x7600	0x895C0000  	?lstr_28_P7_final_project_main+0
0x7604	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _print_top_score_list
_I2C1_Init:
;__Lib_I2C_12.c, 532 :: 		
0x52EC	0xB081    SUB	SP, SP, #4
0x52EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 533 :: 		
0x52F2	0x4A04    LDR	R2, [PC, #16]
0x52F4	0x4904    LDR	R1, [PC, #16]
0x52F6	0x4805    LDR	R0, [PC, #20]
0x52F8	0xF7FDFCC2  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 534 :: 		
L_end_I2C1_Init:
0x52FC	0xF8DDE000  LDR	LR, [SP, #0]
0x5300	0xB001    ADD	SP, SP, #4
0x5302	0x4770    BX	LR
0x5304	0x88300000  	__GPIO_MODULE_I2C1_PB67+0
0x5308	0x86A00001  	#100000
0x530C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x2C80	0xB088    SUB	SP, SP, #32
0x2C82	0xF8CDE000  STR	LR, [SP, #0]
0x2C86	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x2C88	0x4B55    LDR	R3, [PC, #340]
0x2C8A	0x4298    CMP	R0, R3
0x2C8C	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x2C8E	0x2401    MOVS	R4, #1
0x2C90	0xB264    SXTB	R4, R4
0x2C92	0x4B54    LDR	R3, [PC, #336]
0x2C94	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x2C96	0x4C54    LDR	R4, [PC, #336]
0x2C98	0x4B54    LDR	R3, [PC, #336]
0x2C9A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x2C9C	0x4C54    LDR	R4, [PC, #336]
0x2C9E	0x4B55    LDR	R3, [PC, #340]
0x2CA0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x2CA2	0x4C55    LDR	R4, [PC, #340]
0x2CA4	0x4B55    LDR	R3, [PC, #340]
0x2CA6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x2CA8	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x2CAA	0x4B55    LDR	R3, [PC, #340]
0x2CAC	0x4298    CMP	R0, R3
0x2CAE	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x2CB0	0x2401    MOVS	R4, #1
0x2CB2	0xB264    SXTB	R4, R4
0x2CB4	0x4B53    LDR	R3, [PC, #332]
0x2CB6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x2CB8	0x4C53    LDR	R4, [PC, #332]
0x2CBA	0x4B4C    LDR	R3, [PC, #304]
0x2CBC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x2CBE	0x4C53    LDR	R4, [PC, #332]
0x2CC0	0x4B4C    LDR	R3, [PC, #304]
0x2CC2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x2CC4	0x4C52    LDR	R4, [PC, #328]
0x2CC6	0x4B4D    LDR	R3, [PC, #308]
0x2CC8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x2CCA	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x2CCC	0x9002    STR	R0, [SP, #8]
0x2CCE	0x4610    MOV	R0, R2
0x2CD0	0xF7FEFF4C  BL	_GPIO_Alternate_Function_Enable+0
0x2CD4	0x9802    LDR	R0, [SP, #8]
0x2CD6	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x2CD8	0x1D03    ADDS	R3, R0, #4
0x2CDA	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x2CDC	0xB29C    UXTH	R4, R3
0x2CDE	0xF06F033F  MVN	R3, #63
0x2CE2	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2CE6	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x2CE8	0xAB03    ADD	R3, SP, #12
0x2CEA	0x9001    STR	R0, [SP, #4]
0x2CEC	0x4618    MOV	R0, R3
0x2CEE	0xF7FEFE2B  BL	_RCC_GetClocksFrequency+0
0x2CF2	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x2CF4	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x2CF6	0x9C05    LDR	R4, [SP, #20]
0x2CF8	0x4B46    LDR	R3, [PC, #280]
0x2CFA	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x2CFE	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x2D00	0xB29B    UXTH	R3, R3
0x2D02	0xEA450403  ORR	R4, R5, R3, LSL #0
0x2D06	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x2D08	0x1D03    ADDS	R3, R0, #4
0x2D0A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x2D0C	0x2400    MOVS	R4, #0
0x2D0E	0x6803    LDR	R3, [R0, #0]
0x2D10	0xF3640300  BFI	R3, R4, #0, #1
0x2D14	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x2D16	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x2D18	0x4B3F    LDR	R3, [PC, #252]
0x2D1A	0x429E    CMP	R6, R3
0x2D1C	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x2D1E	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x2D20	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2D24	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x2D26	0x2C04    CMP	R4, #4
0x2D28	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x2D2A	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x2D2C	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x2D2E	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x2D30	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x2D34	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x2D36	0xF2000420  ADDW	R4, R0, #32
0x2D3A	0x1C4B    ADDS	R3, R1, #1
0x2D3C	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x2D3E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x2D40	0xB291    UXTH	R1, R2
0x2D42	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2D44	0x2303    MOVS	R3, #3
0x2D46	0xFB06F403  MUL	R4, R6, R3
0x2D4A	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x2D4E	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x2D52	0x2319    MOVS	R3, #25
0x2D54	0xFB06F503  MUL	R5, R6, R3
0x2D58	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x2D5C	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x2D60	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x2D64	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x2D68	0x1B3C    SUB	R4, R7, R4
0x2D6A	0x1AFB    SUB	R3, R7, R3
0x2D6C	0x429C    CMP	R4, R3
0x2D6E	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x2D70	0x2303    MOVS	R3, #3
0x2D72	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2D74	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2D78	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x2D7A	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2D7C	0x2319    MOVS	R3, #25
0x2D7E	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2D80	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2D84	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x2D86	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x2D8A	0xF64073FF  MOVW	R3, #4095
0x2D8E	0xEA040303  AND	R3, R4, R3, LSL #0
0x2D92	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x2D94	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x2D98	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x2D9A	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x2D9E	0xB29B    UXTH	R3, R3
0x2DA0	0x431A    ORRS	R2, R3
0x2DA2	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x2DA4	0xF2000520  ADDW	R5, R0, #32
0x2DA8	0xF240132C  MOVW	R3, #300
0x2DAC	0xFB01F403  MUL	R4, R1, R3
0x2DB0	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x2DB2	0xF24033E8  MOVW	R3, #1000
0x2DB6	0xFBB4F3F3  UDIV	R3, R4, R3
0x2DBA	0xB29B    UXTH	R3, R3
0x2DBC	0x1C5B    ADDS	R3, R3, #1
0x2DBE	0xB29B    UXTH	R3, R3
0x2DC0	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x2DC2	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x2DC4	0xF200031C  ADDW	R3, R0, #28
0x2DC8	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x2DCA	0x2300    MOVS	R3, #0
0x2DCC	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x2DCE	0x2401    MOVS	R4, #1
0x2DD0	0x6803    LDR	R3, [R0, #0]
0x2DD2	0xF3640300  BFI	R3, R4, #0, #1
0x2DD6	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x2DD8	0xF8DDE000  LDR	LR, [SP, #0]
0x2DDC	0xB008    ADD	SP, SP, #32
0x2DDE	0x4770    BX	LR
0x2DE0	0x54004000  	I2C1_CR1+0
0x2DE4	0x03D44242  	RCC_APB1ENR+0
0x2DE8	0x27550000  	_I2C1_Start+0
0x2DEC	0x07F82000  	_I2C_Start_Ptr+0
0x2DF0	0x4FB50000  	_I2C1_Read+0
0x2DF4	0x07FC2000  	_I2C_Read_Ptr+0
0x2DF8	0x4FD90000  	_I2C1_Write+0
0x2DFC	0x08002000  	_I2C_Write_Ptr+0
0x2E00	0x58004000  	I2C2_CR1+0
0x2E04	0x03D84242  	RCC_APB1ENR+0
0x2E08	0xFFFFFFFF  	_I2C2_Start+0
0x2E0C	0xFFFFFFFF  	_I2C2_Read+0
0x2E10	0xFFFFFFFF  	_I2C2_Write+0
0x2E14	0x4240000F  	#1000000
0x2E18	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 464 :: 		
; RCC_Clocks start address is: 0 (R0)
0x1948	0xB082    SUB	SP, SP, #8
0x194A	0xF8CDE000  STR	LR, [SP, #0]
0x194E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 467 :: 		
0x1950	0x1D19    ADDS	R1, R3, #4
0x1952	0x9101    STR	R1, [SP, #4]
0x1954	0xF7FEFD6C  BL	_Get_Fosc_kHz+0
0x1958	0xF24031E8  MOVW	R1, #1000
0x195C	0xFB00F201  MUL	R2, R0, R1
0x1960	0x9901    LDR	R1, [SP, #4]
0x1962	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 470 :: 		
0x1964	0x491F    LDR	R1, [PC, #124]
0x1966	0x7809    LDRB	R1, [R1, #0]
0x1968	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x196C	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 471 :: 		
0x196E	0x491E    LDR	R1, [PC, #120]
0x1970	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1972	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1974	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 473 :: 		
0x1976	0x1D19    ADDS	R1, R3, #4
0x1978	0x6809    LDR	R1, [R1, #0]
0x197A	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x197C	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 475 :: 		
0x197E	0x4919    LDR	R1, [PC, #100]
0x1980	0x8809    LDRH	R1, [R1, #0]
0x1982	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x1986	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x1988	0x4917    LDR	R1, [PC, #92]
0x198A	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x198C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x198E	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 478 :: 		
0x1990	0xF2030208  ADDW	R2, R3, #8
0x1994	0x1D19    ADDS	R1, R3, #4
0x1996	0x6809    LDR	R1, [R1, #0]
0x1998	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x199A	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 480 :: 		
0x199C	0x4911    LDR	R1, [PC, #68]
0x199E	0x8809    LDRH	R1, [R1, #0]
0x19A0	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x19A4	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 481 :: 		
0x19A6	0x4910    LDR	R1, [PC, #64]
0x19A8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x19AA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x19AC	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 483 :: 		
0x19AE	0xF203020C  ADDW	R2, R3, #12
0x19B2	0x1D19    ADDS	R1, R3, #4
0x19B4	0x6809    LDR	R1, [R1, #0]
0x19B6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x19B8	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 485 :: 		
0x19BA	0x490A    LDR	R1, [PC, #40]
0x19BC	0x8809    LDRH	R1, [R1, #0]
0x19BE	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x19C2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 486 :: 		
0x19C4	0x4909    LDR	R1, [PC, #36]
0x19C6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x19C8	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x19CA	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 488 :: 		
0x19CC	0xF2030210  ADDW	R2, R3, #16
0x19D0	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x19D4	0x6809    LDR	R1, [R1, #0]
0x19D6	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x19DA	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 489 :: 		
L_end_RCC_GetClocksFrequency:
0x19DC	0xF8DDE000  LDR	LR, [SP, #0]
0x19E0	0xB002    ADD	SP, SP, #8
0x19E2	0x4770    BX	LR
0x19E4	0x10044002  	RCC_CFGRbits+0
0x19E8	0x8ADF0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x19EC	0x01BC0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0430	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0432	0x4802    LDR	R0, [PC, #8]
0x0434	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x07F42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x1B6C	0xB081    SUB	SP, SP, #4
0x1B6E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x1B72	0x2201    MOVS	R2, #1
0x1B74	0xB252    SXTB	R2, R2
0x1B76	0x493E    LDR	R1, [PC, #248]
0x1B78	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x1B7A	0xF2000168  ADDW	R1, R0, #104
0x1B7E	0x680B    LDR	R3, [R1, #0]
0x1B80	0xF06F6100  MVN	R1, #134217728
0x1B84	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x1B88	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x1B8A	0xF0036100  AND	R1, R3, #134217728
0x1B8E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x1B90	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x1B92	0xF0024100  AND	R1, R2, #-2147483648
0x1B96	0xF1B14F00  CMP	R1, #-2147483648
0x1B9A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x1B9C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1B9E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x1BA0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x1BA2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1BA4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x1BA6	0xF4042170  AND	R1, R4, #983040
0x1BAA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x1BAC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x1BAE	0xF64F71FF  MOVW	R1, #65535
0x1BB2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x1BB6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x1BB8	0xF4041140  AND	R1, R4, #3145728
0x1BBC	0xF5B11F40  CMP	R1, #3145728
0x1BC0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x1BC2	0xF06F6170  MVN	R1, #251658240
0x1BC6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x1BCA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x1BCC	0x492A    LDR	R1, [PC, #168]
0x1BCE	0x680A    LDR	R2, [R1, #0]
0x1BD0	0xF06F6170  MVN	R1, #251658240
0x1BD4	0x400A    ANDS	R2, R1
0x1BD6	0x4928    LDR	R1, [PC, #160]
0x1BD8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x1BDA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x1BDC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x1BDE	0xF4041180  AND	R1, R4, #1048576
0x1BE2	0xF5B11F80  CMP	R1, #1048576
0x1BE6	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x1BE8	0xF04F0103  MOV	R1, #3
0x1BEC	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x1BEE	0x43C9    MVN	R1, R1
0x1BF0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x1BF4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x1BF8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x1BFA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x1BFC	0x0D61    LSRS	R1, R4, #21
0x1BFE	0x0109    LSLS	R1, R1, #4
0x1C00	0xFA05F101  LSL	R1, R5, R1
0x1C04	0x43C9    MVN	R1, R1
0x1C06	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x1C08	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x1C0C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x1C0E	0x0D61    LSRS	R1, R4, #21
0x1C10	0x0109    LSLS	R1, R1, #4
0x1C12	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x1C16	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x1C18	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x1C1A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x1C1E	0xF1B14F00  CMP	R1, #-2147483648
0x1C22	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x1C24	0x4913    LDR	R1, [PC, #76]
0x1C26	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x1C28	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x1C2A	0x4913    LDR	R1, [PC, #76]
0x1C2C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x1C2E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x1C32	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x1C34	0xEA4F018A  LSL	R1, R10, #2
0x1C38	0xEB090101  ADD	R1, R9, R1, LSL #0
0x1C3C	0x6809    LDR	R1, [R1, #0]
0x1C3E	0xF1B13FFF  CMP	R1, #-1
0x1C42	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x1C44	0xF1090134  ADD	R1, R9, #52
0x1C48	0xEA4F038A  LSL	R3, R10, #2
0x1C4C	0x18C9    ADDS	R1, R1, R3
0x1C4E	0x6809    LDR	R1, [R1, #0]
0x1C50	0x460A    MOV	R2, R1
0x1C52	0xEB090103  ADD	R1, R9, R3, LSL #0
0x1C56	0x6809    LDR	R1, [R1, #0]
0x1C58	0x4608    MOV	R0, R1
0x1C5A	0x4611    MOV	R1, R2
0x1C5C	0xF7FEFBF0  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x1C60	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x1C64	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1C66	0xF8DDE000  LDR	LR, [SP, #0]
0x1C6A	0xB001    ADD	SP, SP, #4
0x1C6C	0x4770    BX	LR
0x1C6E	0xBF00    NOP
0x1C70	0x03004242  	RCC_APB2ENRbits+0
0x1C74	0x001C4001  	AFIO_MAPR2+0
0x1C78	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0440	0xB083    SUB	SP, SP, #12
0x0442	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0446	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x044A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x044C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x044E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0452	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0454	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0456	0x4A18    LDR	R2, [PC, #96]
0x0458	0x9202    STR	R2, [SP, #8]
0x045A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x045C	0x4A17    LDR	R2, [PC, #92]
0x045E	0x9202    STR	R2, [SP, #8]
0x0460	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0462	0x4A17    LDR	R2, [PC, #92]
0x0464	0x9202    STR	R2, [SP, #8]
0x0466	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0468	0x4A16    LDR	R2, [PC, #88]
0x046A	0x9202    STR	R2, [SP, #8]
0x046C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x046E	0x4A16    LDR	R2, [PC, #88]
0x0470	0x9202    STR	R2, [SP, #8]
0x0472	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0474	0x4A15    LDR	R2, [PC, #84]
0x0476	0x9202    STR	R2, [SP, #8]
0x0478	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x047A	0x4A15    LDR	R2, [PC, #84]
0x047C	0x9202    STR	R2, [SP, #8]
0x047E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0480	0x2800    CMP	R0, #0
0x0482	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0484	0x2801    CMP	R0, #1
0x0486	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0488	0x2802    CMP	R0, #2
0x048A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x048C	0x2803    CMP	R0, #3
0x048E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0490	0x2804    CMP	R0, #4
0x0492	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0494	0x2805    CMP	R0, #5
0x0496	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0498	0x2806    CMP	R0, #6
0x049A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x049C	0x2201    MOVS	R2, #1
0x049E	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x04A0	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x04A4	0x9802    LDR	R0, [SP, #8]
0x04A6	0x460A    MOV	R2, R1
0x04A8	0xF8BD1004  LDRH	R1, [SP, #4]
0x04AC	0xF001F882  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x04B0	0xF8DDE000  LDR	LR, [SP, #0]
0x04B4	0xB003    ADD	SP, SP, #12
0x04B6	0x4770    BX	LR
0x04B8	0x08004001  	#1073809408
0x04BC	0x0C004001  	#1073810432
0x04C0	0x10004001  	#1073811456
0x04C4	0x14004001  	#1073812480
0x04C8	0x18004001  	#1073813504
0x04CC	0x1C004001  	#1073814528
0x04D0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_EE_read:
;cp_game_ctl.h, 1012 :: 		void EE_read(uint8_t reg_addr, uint8_t *read_buffer, uint32_t rx_size) {
0x58D0	0xB084    SUB	SP, SP, #16
0x58D2	0xF8CDE000  STR	LR, [SP, #0]
0x58D6	0xF88D0004  STRB	R0, [SP, #4]
0x58DA	0x9102    STR	R1, [SP, #8]
0x58DC	0x9203    STR	R2, [SP, #12]
;cp_game_ctl.h, 1016 :: 		I2C1_Start();
0x58DE	0xF7FCFF39  BL	_I2C1_Start+0
;cp_game_ctl.h, 1017 :: 		I2C1_Write(0x50, reg_addr, 1, END_MODE_RESTART);
0x58E2	0xF2400300  MOVW	R3, #0
0x58E6	0x2201    MOVS	R2, #1
0x58E8	0xF89D1004  LDRB	R1, [SP, #4]
0x58EC	0x2050    MOVS	R0, #80
0x58EE	0xF7FFFB73  BL	_I2C1_Write+0
;cp_game_ctl.h, 1018 :: 		I2C1_Read(0x50, read_buffer, rx_size +4, END_MODE_STOP);
0x58F2	0x9B03    LDR	R3, [SP, #12]
0x58F4	0x1D1B    ADDS	R3, R3, #4
0x58F6	0x461A    MOV	R2, R3
0x58F8	0xF2400301  MOVW	R3, #1
0x58FC	0x9902    LDR	R1, [SP, #8]
0x58FE	0x2050    MOVS	R0, #80
0x5900	0xF7FFFB58  BL	_I2C1_Read+0
;cp_game_ctl.h, 1021 :: 		}
L_end_EE_read:
0x5904	0xF8DDE000  LDR	LR, [SP, #0]
0x5908	0xB004    ADD	SP, SP, #16
0x590A	0x4770    BX	LR
; end of _EE_read
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x2754	0xB081    SUB	SP, SP, #4
0x2756	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x275A	0x4803    LDR	R0, [PC, #12]
0x275C	0xF7FFF824  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x2760	0xF8DDE000  LDR	LR, [SP, #0]
0x2764	0xB001    ADD	SP, SP, #4
0x2766	0x4770    BX	LR
0x2768	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x17A8	0xB083    SUB	SP, SP, #12
0x17AA	0xF8CDE000  STR	LR, [SP, #0]
0x17AE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x17B0	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x17B4	0x4926    LDR	R1, [PC, #152]
0x17B6	0x428B    CMP	R3, R1
0x17B8	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x17BA	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x17BC	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x17BE	0x4926    LDR	R1, [PC, #152]
0x17C0	0x680A    LDR	R2, [R1, #0]
0x17C2	0x4926    LDR	R1, [PC, #152]
0x17C4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x17C6	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x17C8	0x4925    LDR	R1, [PC, #148]
0x17CA	0x428B    CMP	R3, R1
0x17CC	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x17CE	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x17D0	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x17D2	0x4925    LDR	R1, [PC, #148]
0x17D4	0x680A    LDR	R2, [R1, #0]
0x17D6	0x4921    LDR	R1, [PC, #132]
0x17D8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x17DA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x17DC	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x17DE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x17E0	0x4922    LDR	R1, [PC, #136]
0x17E2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x17E4	0x9401    STR	R4, [SP, #4]
0x17E6	0x9302    STR	R3, [SP, #8]
0x17E8	0x4618    MOV	R0, R3
0x17EA	0xF7FEFE73  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x17EE	0x9B02    LDR	R3, [SP, #8]
0x17F0	0x9C01    LDR	R4, [SP, #4]
0x17F2	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x17F4	0xF64F70FF  MOVW	R0, #65535
0x17F8	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x17FA	0x2201    MOVS	R2, #1
0x17FC	0x6819    LDR	R1, [R3, #0]
0x17FE	0xF3622108  BFI	R1, R2, #8, #1
0x1802	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x1804	0xF2030114  ADDW	R1, R3, #20
0x1808	0x680A    LDR	R2, [R1, #0]
0x180A	0xF3C22140  UBFX	R1, R2, #9, #1
0x180E	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x1810	0xF64F70FF  MOVW	R0, #65535
0x1814	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x1816	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x1818	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x181A	0x4915    LDR	R1, [PC, #84]
0x181C	0x4620    MOV	R0, R4
0x181E	0xF7FEFD9F  BL	_ChekXForEvent+0
0x1822	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x1824	0x4911    LDR	R1, [PC, #68]
0x1826	0x6809    LDR	R1, [R1, #0]
0x1828	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x182A	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x182C	0x2006    MOVS	R0, #6
0x182E	0x4C0B    LDR	R4, [PC, #44]
0x1830	0x6824    LDR	R4, [R4, #0]
0x1832	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x1834	0xF64F70FF  MOVW	R0, #65535
0x1838	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x183A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x183C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x183E	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x1840	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x1842	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x1844	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x1846	0xF8DDE000  LDR	LR, [SP, #0]
0x184A	0xB003    ADD	SP, SP, #12
0x184C	0x4770    BX	LR
0x184E	0xBF00    NOP
0x1850	0x54004000  	I2C1_CR1+0
0x1854	0x00BC2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x1858	0x08082000  	_I2C1_Timeout_Ptr+0
0x185C	0x08042000  	_I2Cx_Timeout_Ptr+0
0x1860	0x58004000  	I2C2_CR1+0
0x1864	0x00C02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x1868	0x080C2000  	_I2C2_Timeout_Ptr+0
0x186C	0x00C42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1870	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x04D4	0xB081    SUB	SP, SP, #4
0x04D6	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x04DA	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x04DE	0x4919    LDR	R1, [PC, #100]
0x04E0	0x4288    CMP	R0, R1
0x04E2	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x04E4	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x04E6	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x04E8	0x4918    LDR	R1, [PC, #96]
0x04EA	0x680A    LDR	R2, [R1, #0]
0x04EC	0x4918    LDR	R1, [PC, #96]
0x04EE	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x04F0	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x04F2	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x04F4	0x4917    LDR	R1, [PC, #92]
0x04F6	0x4288    CMP	R0, R1
0x04F8	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x04FA	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x04FC	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x04FE	0x4917    LDR	R1, [PC, #92]
0x0500	0x680A    LDR	R2, [R1, #0]
0x0502	0x4913    LDR	R1, [PC, #76]
0x0504	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0506	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x0508	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x050A	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x050C	0x4914    LDR	R1, [PC, #80]
0x050E	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0510	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0512	0x4618    MOV	R0, R3
0x0514	0xF7FFFE2A  BL	_I2Cx_Is_Idle+0
0x0518	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x051A	0x4911    LDR	R1, [PC, #68]
0x051C	0x6809    LDR	R1, [R1, #0]
0x051E	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0520	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0522	0x2005    MOVS	R0, #5
0x0524	0x4C0A    LDR	R4, [PC, #40]
0x0526	0x6824    LDR	R4, [R4, #0]
0x0528	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x052A	0x2000    MOVS	R0, #0
0x052C	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x052E	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0530	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0532	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0534	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x0536	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x0538	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x053A	0xF8DDE000  LDR	LR, [SP, #0]
0x053E	0xB001    ADD	SP, SP, #4
0x0540	0x4770    BX	LR
0x0542	0xBF00    NOP
0x0544	0x54004000  	I2C1_CR1+0
0x0548	0x00BC2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x054C	0x08082000  	_I2C1_Timeout_Ptr+0
0x0550	0x08042000  	_I2Cx_Timeout_Ptr+0
0x0554	0x58004000  	I2C2_CR1+0
0x0558	0x00C02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x055C	0x080C2000  	_I2C2_Timeout_Ptr+0
0x0560	0x00C42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x016E	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0172	0x680A    LDR	R2, [R1, #0]
0x0174	0xF3C20140  UBFX	R1, R2, #1, #1
0x0178	0xF0810101  EOR	R1, R1, #1
0x017C	0xB2C9    UXTB	R1, R1
0x017E	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0180	0xB001    ADD	SP, SP, #4
0x0182	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0360	0xB081    SUB	SP, SP, #4
0x0362	0xF8CDE000  STR	LR, [SP, #0]
0x0366	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x0368	0xF7FFFEF2  BL	_I2Cx_Get_Status+0
0x036C	0xEA000203  AND	R2, R0, R3, LSL #0
0x0370	0x429A    CMP	R2, R3
0x0372	0xF2400200  MOVW	R2, #0
0x0376	0xD100    BNE	L__ChekXForEvent156
0x0378	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x037A	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x037C	0xF8DDE000  LDR	LR, [SP, #0]
0x0380	0xB001    ADD	SP, SP, #4
0x0382	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x0152	0xF2000114  ADDW	R1, R0, #20
0x0156	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0158	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x015C	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x015E	0x0409    LSLS	R1, R1, #16
0x0160	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0164	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x0166	0xB001    ADD	SP, SP, #4
0x0168	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x4FD8	0xB081    SUB	SP, SP, #4
0x4FDA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x4FDE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x4FE0	0x4613    MOV	R3, R2
0x4FE2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x4FE4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x4FE6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x4FE8	0xF7FBFB76  BL	_I2Cx_Write+0
0x4FEC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x4FEE	0xF8DDE000  LDR	LR, [SP, #0]
0x4FF2	0xB001    ADD	SP, SP, #4
0x4FF4	0x4770    BX	LR
0x4FF6	0xBF00    NOP
0x4FF8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06D8	0xB082    SUB	SP, SP, #8
0x06DA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x06DE	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x06E0	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x06E4	0x4C56    LDR	R4, [PC, #344]
0x06E6	0x42A0    CMP	R0, R4
0x06E8	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x06EA	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x06EC	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x06EE	0x4C56    LDR	R4, [PC, #344]
0x06F0	0x6825    LDR	R5, [R4, #0]
0x06F2	0x4C56    LDR	R4, [PC, #344]
0x06F4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x06F6	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x06F8	0x4C55    LDR	R4, [PC, #340]
0x06FA	0x42A0    CMP	R0, R4
0x06FC	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x06FE	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x0700	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x0702	0x4C55    LDR	R4, [PC, #340]
0x0704	0x6825    LDR	R5, [R4, #0]
0x0706	0x4C51    LDR	R4, [PC, #324]
0x0708	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x070A	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x070C	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x070E	0x4C53    LDR	R4, [PC, #332]
0x0710	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x0712	0xF2000510  ADDW	R5, R0, #16
0x0716	0x004C    LSLS	R4, R1, #1
0x0718	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x071A	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x071C	0x46B9    MOV	R9, R7
0x071E	0x4607    MOV	R7, R0
0x0720	0x4690    MOV	R8, R2
0x0722	0x4635    MOV	R5, R6
0x0724	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x0726	0x494E    LDR	R1, [PC, #312]
0x0728	0x4638    MOV	R0, R7
0x072A	0xF7FFFE19  BL	_ChekXForEvent+0
0x072E	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x0730	0x4C4A    LDR	R4, [PC, #296]
0x0732	0x6824    LDR	R4, [R4, #0]
0x0734	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x0736	0xF1B90F00  CMP	R9, #0
0x073A	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x073C	0x2004    MOVS	R0, #4
0x073E	0x4C43    LDR	R4, [PC, #268]
0x0740	0x6824    LDR	R4, [R4, #0]
0x0742	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x0744	0xF64F70FF  MOVW	R0, #65535
0x0748	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x074A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x074E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0750	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0752	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x0754	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0756	0x9701    STR	R7, [SP, #4]
0x0758	0x4629    MOV	R1, R5
0x075A	0x4637    MOV	R7, R6
0x075C	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x075E	0x1E7C    SUBS	R4, R7, #1
0x0760	0x42A0    CMP	R0, R4
0x0762	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0764	0xF2060510  ADDW	R5, R6, #16
0x0768	0xEB080400  ADD	R4, R8, R0, LSL #0
0x076C	0x7824    LDRB	R4, [R4, #0]
0x076E	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0770	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0772	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0776	0x4682    MOV	R10, R0
0x0778	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x077A	0x493A    LDR	R1, [PC, #232]
0x077C	0x4630    MOV	R0, R6
0x077E	0xF7FFFDEF  BL	_ChekXForEvent+0
0x0782	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0784	0x4C35    LDR	R4, [PC, #212]
0x0786	0x6824    LDR	R4, [R4, #0]
0x0788	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x078A	0xF1B90F00  CMP	R9, #0
0x078E	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0790	0x2004    MOVS	R0, #4
0x0792	0x4C2E    LDR	R4, [PC, #184]
0x0794	0x6824    LDR	R4, [R4, #0]
0x0796	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0798	0xF64F70FF  MOVW	R0, #65535
0x079C	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x079E	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07A2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x07A4	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x07A6	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x07A8	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x07AC	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x07AE	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x07B0	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x07B2	0xF2060510  ADDW	R5, R6, #16
0x07B6	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x07BA	0x7824    LDRB	R4, [R4, #0]
0x07BC	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x07BE	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x07C0	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x07C2	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x07C4	0x4928    LDR	R1, [PC, #160]
0x07C6	0x4630    MOV	R0, R6
0x07C8	0xF7FFFDCA  BL	_ChekXForEvent+0
0x07CC	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x07CE	0x4C23    LDR	R4, [PC, #140]
0x07D0	0x6824    LDR	R4, [R4, #0]
0x07D2	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x07D4	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x07D6	0x2004    MOVS	R0, #4
0x07D8	0x4C1C    LDR	R4, [PC, #112]
0x07DA	0x6824    LDR	R4, [R4, #0]
0x07DC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x07DE	0xF64F70FF  MOVW	R0, #65535
0x07E2	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x07E4	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07E6	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x07E8	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x07EA	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x07EC	0x2D01    CMP	R5, #1
0x07EE	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x07F0	0x2501    MOVS	R5, #1
0x07F2	0x6834    LDR	R4, [R6, #0]
0x07F4	0xF3652449  BFI	R4, R5, #9, #1
0x07F8	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x07FA	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x07FC	0x2501    MOVS	R5, #1
0x07FE	0x6834    LDR	R4, [R6, #0]
0x0800	0xF3652408  BFI	R4, R5, #8, #1
0x0804	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0806	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0808	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x080A	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x080C	0x4917    LDR	R1, [PC, #92]
0x080E	0x4628    MOV	R0, R5
0x0810	0xF7FFFDA6  BL	_ChekXForEvent+0
0x0814	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0816	0x4C11    LDR	R4, [PC, #68]
0x0818	0x6824    LDR	R4, [R4, #0]
0x081A	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x081C	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x081E	0x2004    MOVS	R0, #4
0x0820	0x4C0A    LDR	R4, [PC, #40]
0x0822	0x6824    LDR	R4, [R4, #0]
0x0824	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0826	0xF64F70FF  MOVW	R0, #65535
0x082A	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x082C	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x082E	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0830	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x0832	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0834	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x0836	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0838	0xF8DDE000  LDR	LR, [SP, #0]
0x083C	0xB002    ADD	SP, SP, #8
0x083E	0x4770    BX	LR
0x0840	0x54004000  	I2C1_CR1+0
0x0844	0x00BC2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0848	0x08082000  	_I2C1_Timeout_Ptr+0
0x084C	0x08042000  	_I2Cx_Timeout_Ptr+0
0x0850	0x58004000  	I2C2_CR1+0
0x0854	0x00C02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0858	0x080C2000  	_I2C2_Timeout_Ptr+0
0x085C	0x00C42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0860	0x00820007  	#458882
0x0864	0x00800007  	#458880
0x0868	0x00840007  	#458884
0x086C	0x00010003  	#196609
; end of _I2Cx_Write
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x4FB4	0xB081    SUB	SP, SP, #4
0x4FB6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x4FBA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x4FBC	0x4613    MOV	R3, R2
0x4FBE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x4FC0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x4FC2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x4FC4	0xF7FCF896  BL	_I2Cx_Read+0
0x4FC8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x4FCA	0xF8DDE000  LDR	LR, [SP, #0]
0x4FCE	0xB001    ADD	SP, SP, #4
0x4FD0	0x4770    BX	LR
0x4FD2	0xBF00    NOP
0x4FD4	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x10F4	0xB082    SUB	SP, SP, #8
0x10F6	0xF8CDE000  STR	LR, [SP, #0]
0x10FA	0xB2CF    UXTB	R7, R1
0x10FC	0x4601    MOV	R1, R0
0x10FE	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x1100	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x1102	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x1106	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x110A	0x4CC4    LDR	R4, [PC, #784]
0x110C	0x42A1    CMP	R1, R4
0x110E	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x1110	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x1112	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x1116	0x4CC3    LDR	R4, [PC, #780]
0x1118	0x6825    LDR	R5, [R4, #0]
0x111A	0x4CC3    LDR	R4, [PC, #780]
0x111C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x111E	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x1120	0x4CC2    LDR	R4, [PC, #776]
0x1122	0x42A1    CMP	R1, R4
0x1124	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x1126	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x1128	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x112A	0x4CC2    LDR	R4, [PC, #776]
0x112C	0x6825    LDR	R5, [R4, #0]
0x112E	0x4CBE    LDR	R4, [PC, #760]
0x1130	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x1132	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x1134	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x1136	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x1138	0x4CBF    LDR	R4, [PC, #764]
0x113A	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x113E	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x1140	0xF2010510  ADDW	R5, R1, #16
0x1144	0x007C    LSLS	R4, R7, #1
0x1146	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x1148	0xF0440401  ORR	R4, R4, #1
0x114C	0xB2A4    UXTH	R4, R4
0x114E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x1150	0x9601    STR	R6, [SP, #4]
0x1152	0x4616    MOV	R6, R2
0x1154	0x464F    MOV	R7, R9
0x1156	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x1158	0xF2010414  ADDW	R4, R1, #20
0x115C	0x6825    LDR	R5, [R4, #0]
0x115E	0xF3C50440  UBFX	R4, R5, #1, #1
0x1162	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x1164	0x4CB4    LDR	R4, [PC, #720]
0x1166	0x6824    LDR	R4, [R4, #0]
0x1168	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x116A	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x116C	0x2003    MOVS	R0, #3
0x116E	0x4CAE    LDR	R4, [PC, #696]
0x1170	0x6824    LDR	R4, [R4, #0]
0x1172	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x1174	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x1176	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1178	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x117A	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x117C	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x117E	0x2500    MOVS	R5, #0
0x1180	0x680C    LDR	R4, [R1, #0]
0x1182	0xF365248A  BFI	R4, R5, #10, #1
0x1186	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x1188	0xF2010414  ADDW	R4, R1, #20
0x118C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x118E	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x1190	0xF2010418  ADDW	R4, R1, #24
0x1194	0x6824    LDR	R4, [R4, #0]
0x1196	0x0424    LSLS	R4, R4, #16
0x1198	0xEA400404  ORR	R4, R0, R4, LSL #0
0x119C	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x119E	0x2B01    CMP	R3, #1
0x11A0	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x11A2	0x2501    MOVS	R5, #1
0x11A4	0x680C    LDR	R4, [R1, #0]
0x11A6	0xF3652449  BFI	R4, R5, #9, #1
0x11AA	0x600C    STR	R4, [R1, #0]
0x11AC	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x11AE	0x2501    MOVS	R5, #1
0x11B0	0x680C    LDR	R4, [R1, #0]
0x11B2	0xF3652408  BFI	R4, R5, #8, #1
0x11B6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x11B8	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x11BA	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x11BC	0x4691    MOV	R9, R2
0x11BE	0x4698    MOV	R8, R3
0x11C0	0x4637    MOV	R7, R6
0x11C2	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x11C4	0x499D    LDR	R1, [PC, #628]
0x11C6	0x4630    MOV	R0, R6
0x11C8	0xF7FFF8CA  BL	_ChekXForEvent+0
0x11CC	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x11CE	0x4C9A    LDR	R4, [PC, #616]
0x11D0	0x6824    LDR	R4, [R4, #0]
0x11D2	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x11D4	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x11D6	0x2003    MOVS	R0, #3
0x11D8	0x4C93    LDR	R4, [PC, #588]
0x11DA	0x6824    LDR	R4, [R4, #0]
0x11DC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x11DE	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x11E0	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x11E2	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x11E4	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x11E6	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x11E8	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x11EA	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x11EE	0xF2060410  ADDW	R4, R6, #16
0x11F2	0x6824    LDR	R4, [R4, #0]
0x11F4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x11F6	0xF1B80F01  CMP	R8, #1
0x11FA	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x11FC	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x11FE	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x1200	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1202	0x6805    LDR	R5, [R0, #0]
0x1204	0xF3C52440  UBFX	R4, R5, #9, #1
0x1208	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x120A	0x4C8B    LDR	R4, [PC, #556]
0x120C	0x6824    LDR	R4, [R4, #0]
0x120E	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x1210	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x1212	0x2003    MOVS	R0, #3
0x1214	0x4C84    LDR	R4, [PC, #528]
0x1216	0x6824    LDR	R4, [R4, #0]
0x1218	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x121A	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x121C	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x121E	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x1220	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x1222	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x1224	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x1226	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x1228	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x122A	0x6805    LDR	R5, [R0, #0]
0x122C	0xF3C52400  UBFX	R4, R5, #8, #1
0x1230	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x1232	0x4C81    LDR	R4, [PC, #516]
0x1234	0x6824    LDR	R4, [R4, #0]
0x1236	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x1238	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x123A	0x2003    MOVS	R0, #3
0x123C	0x4C7A    LDR	R4, [PC, #488]
0x123E	0x6824    LDR	R4, [R4, #0]
0x1240	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x1242	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1244	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x1246	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x1248	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x124A	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x124C	0x2501    MOVS	R5, #1
0x124E	0x680C    LDR	R4, [R1, #0]
0x1250	0xF365248A  BFI	R4, R5, #10, #1
0x1254	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x1256	0x2501    MOVS	R5, #1
0x1258	0x680C    LDR	R4, [R1, #0]
0x125A	0xF36524CB  BFI	R4, R5, #11, #1
0x125E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x1260	0xF2010510  ADDW	R5, R1, #16
0x1264	0x007C    LSLS	R4, R7, #1
0x1266	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x1268	0xF0440401  ORR	R4, R4, #1
0x126C	0xB2A4    UXTH	R4, R4
0x126E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x1270	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x1272	0xF2010414  ADDW	R4, R1, #20
0x1276	0x6825    LDR	R5, [R4, #0]
0x1278	0xF3C50440  UBFX	R4, R5, #1, #1
0x127C	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x127E	0x4C6E    LDR	R4, [PC, #440]
0x1280	0x6824    LDR	R4, [R4, #0]
0x1282	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x1284	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x1286	0x2003    MOVS	R0, #3
0x1288	0x4C67    LDR	R4, [PC, #412]
0x128A	0x6824    LDR	R4, [R4, #0]
0x128C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x128E	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x1290	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1292	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x1294	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x1296	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x1298	0xF2010414  ADDW	R4, R1, #20
0x129C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x129E	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x12A0	0xF2010418  ADDW	R4, R1, #24
0x12A4	0x6824    LDR	R4, [R4, #0]
0x12A6	0x0424    LSLS	R4, R4, #16
0x12A8	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x12AA	0x2500    MOVS	R5, #0
0x12AC	0x680C    LDR	R4, [R1, #0]
0x12AE	0xF365248A  BFI	R4, R5, #10, #1
0x12B2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x12B4	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x12B6	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x12B8	0xF2010414  ADDW	R4, R1, #20
0x12BC	0x6825    LDR	R5, [R4, #0]
0x12BE	0xF3C50480  UBFX	R4, R5, #2, #1
0x12C2	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x12C4	0x4C5C    LDR	R4, [PC, #368]
0x12C6	0x6824    LDR	R4, [R4, #0]
0x12C8	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x12CA	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x12CC	0x2003    MOVS	R0, #3
0x12CE	0x4C56    LDR	R4, [PC, #344]
0x12D0	0x6824    LDR	R4, [R4, #0]
0x12D2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x12D4	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x12D6	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x12D8	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x12DA	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x12DC	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x12DE	0x2B01    CMP	R3, #1
0x12E0	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x12E2	0x2501    MOVS	R5, #1
0x12E4	0x680C    LDR	R4, [R1, #0]
0x12E6	0xF3652449  BFI	R4, R5, #9, #1
0x12EA	0x600C    STR	R4, [R1, #0]
0x12EC	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x12EE	0x2501    MOVS	R5, #1
0x12F0	0x680C    LDR	R4, [R1, #0]
0x12F2	0xF3652408  BFI	R4, R5, #8, #1
0x12F6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x12F8	0x1995    ADDS	R5, R2, R6
0x12FA	0xF2010410  ADDW	R4, R1, #16
0x12FE	0x6824    LDR	R4, [R4, #0]
0x1300	0x702C    STRB	R4, [R5, #0]
0x1302	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x1304	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x1306	0xF2010410  ADDW	R4, R1, #16
0x130A	0x6824    LDR	R4, [R4, #0]
0x130C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x130E	0x2B01    CMP	R3, #1
0x1310	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x1312	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x1314	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x1316	0x680D    LDR	R5, [R1, #0]
0x1318	0xF3C52440  UBFX	R4, R5, #9, #1
0x131C	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x131E	0x4C46    LDR	R4, [PC, #280]
0x1320	0x6824    LDR	R4, [R4, #0]
0x1322	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x1324	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x1326	0x2003    MOVS	R0, #3
0x1328	0x4C3F    LDR	R4, [PC, #252]
0x132A	0x6824    LDR	R4, [R4, #0]
0x132C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x132E	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x1330	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1332	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x1334	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x1336	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x1338	0x4608    MOV	R0, R1
0x133A	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x133C	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x133E	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x1340	0x680D    LDR	R5, [R1, #0]
0x1342	0xF3C52400  UBFX	R4, R5, #8, #1
0x1346	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x1348	0x4C3B    LDR	R4, [PC, #236]
0x134A	0x6824    LDR	R4, [R4, #0]
0x134C	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x134E	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x1350	0x2003    MOVS	R0, #3
0x1352	0x4C35    LDR	R4, [PC, #212]
0x1354	0x6824    LDR	R4, [R4, #0]
0x1356	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x1358	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x135A	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x135C	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x135E	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x1360	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x1362	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x1364	0x2500    MOVS	R5, #0
0x1366	0x6804    LDR	R4, [R0, #0]
0x1368	0xF36524CB  BFI	R4, R5, #11, #1
0x136C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x136E	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x1370	0x2501    MOVS	R5, #1
0x1372	0x680C    LDR	R4, [R1, #0]
0x1374	0xF365248A  BFI	R4, R5, #10, #1
0x1378	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x137A	0xF2010510  ADDW	R5, R1, #16
0x137E	0x007C    LSLS	R4, R7, #1
0x1380	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x1382	0xF0440401  ORR	R4, R4, #1
0x1386	0xB2A4    UXTH	R4, R4
0x1388	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x138A	0x4646    MOV	R6, R8
0x138C	0x46C8    MOV	R8, R9
0x138E	0x4689    MOV	R9, R1
0x1390	0x4617    MOV	R7, R2
0x1392	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x1394	0x492A    LDR	R1, [PC, #168]
0x1396	0x4648    MOV	R0, R9
0x1398	0xF7FEFFE2  BL	_ChekXForEvent+0
0x139C	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x139E	0x4C26    LDR	R4, [PC, #152]
0x13A0	0x6824    LDR	R4, [R4, #0]
0x13A2	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x13A4	0xF1B80F00  CMP	R8, #0
0x13A8	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x13AA	0x2003    MOVS	R0, #3
0x13AC	0x4C1E    LDR	R4, [PC, #120]
0x13AE	0x6824    LDR	R4, [R4, #0]
0x13B0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x13B2	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x13B4	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x13B8	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x13BA	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x13BC	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x13BE	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x13C0	0x46A8    MOV	R8, R5
0x13C2	0x464A    MOV	R2, R9
0x13C4	0x46B1    MOV	R9, R6
0x13C6	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x13C8	0xF1A90403  SUB	R4, R9, #3
0x13CC	0x42A1    CMP	R1, R4
0x13CE	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x13D0	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x13D2	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x13D4	0x468A    MOV	R10, R1
0x13D6	0x4617    MOV	R7, R2
0x13D8	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x13DA	0x4918    LDR	R1, [PC, #96]
0x13DC	0x4638    MOV	R0, R7
0x13DE	0xF7FEFFBF  BL	_ChekXForEvent+0
0x13E2	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x13E4	0x4C14    LDR	R4, [PC, #80]
0x13E6	0x6824    LDR	R4, [R4, #0]
0x13E8	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x13EA	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x13EC	0x2003    MOVS	R0, #3
0x13EE	0x4C0E    LDR	R4, [PC, #56]
0x13F0	0x6824    LDR	R4, [R4, #0]
0x13F2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x13F4	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x13F6	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x13F8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x13FA	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x13FC	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x13FE	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x1402	0xF2070410  ADDW	R4, R7, #16
0x1406	0x6824    LDR	R4, [R4, #0]
0x1408	0x702C    STRB	R4, [R5, #0]
0x140A	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x140E	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x1410	0x4633    MOV	R3, R6
0x1412	0x463A    MOV	R2, R7
0x1414	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x1416	0x4C08    LDR	R4, [PC, #32]
0x1418	0xF000B814  B	#40
0x141C	0x54004000  	I2C1_CR1+0
0x1420	0x00BC2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x1424	0x08082000  	_I2C1_Timeout_Ptr+0
0x1428	0x08042000  	_I2Cx_Timeout_Ptr+0
0x142C	0x58004000  	I2C2_CR1+0
0x1430	0x00C02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x1434	0x080C2000  	_I2C2_Timeout_Ptr+0
0x1438	0x00C42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x143C	0x00400003  	#196672
0x1440	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x1444	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x1446	0x9301    STR	R3, [SP, #4]
0x1448	0x460B    MOV	R3, R1
0x144A	0x4616    MOV	R6, R2
0x144C	0x4642    MOV	R2, R8
0x144E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x1450	0xF2060414  ADDW	R4, R6, #20
0x1454	0x6825    LDR	R5, [R4, #0]
0x1456	0xF3C50480  UBFX	R4, R5, #2, #1
0x145A	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x145C	0x4C39    LDR	R4, [PC, #228]
0x145E	0x6824    LDR	R4, [R4, #0]
0x1460	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x1462	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x1464	0x2003    MOVS	R0, #3
0x1466	0x4C38    LDR	R4, [PC, #224]
0x1468	0x6824    LDR	R4, [R4, #0]
0x146A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x146C	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x146E	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1470	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x1472	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x1474	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x1476	0x2500    MOVS	R5, #0
0x1478	0x6834    LDR	R4, [R6, #0]
0x147A	0xF365248A  BFI	R4, R5, #10, #1
0x147E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x1480	0x18CD    ADDS	R5, R1, R3
0x1482	0xF2060410  ADDW	R4, R6, #16
0x1486	0x6824    LDR	R4, [R4, #0]
0x1488	0x702C    STRB	R4, [R5, #0]
0x148A	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x148C	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x148E	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x1490	0x4617    MOV	R7, R2
0x1492	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x1494	0xF2060414  ADDW	R4, R6, #20
0x1498	0x6825    LDR	R5, [R4, #0]
0x149A	0xF3C50480  UBFX	R4, R5, #2, #1
0x149E	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x14A0	0x4C28    LDR	R4, [PC, #160]
0x14A2	0x6824    LDR	R4, [R4, #0]
0x14A4	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x14A6	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x14A8	0x2003    MOVS	R0, #3
0x14AA	0x4C27    LDR	R4, [PC, #156]
0x14AC	0x6824    LDR	R4, [R4, #0]
0x14AE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x14B0	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x14B2	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x14B4	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x14B6	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x14B8	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x14BA	0x2F01    CMP	R7, #1
0x14BC	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x14BE	0x2501    MOVS	R5, #1
0x14C0	0x6834    LDR	R4, [R6, #0]
0x14C2	0xF3652449  BFI	R4, R5, #9, #1
0x14C6	0x6034    STR	R4, [R6, #0]
0x14C8	0x4610    MOV	R0, R2
0x14CA	0x4632    MOV	R2, R6
0x14CC	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x14CE	0x2501    MOVS	R5, #1
0x14D0	0x6834    LDR	R4, [R6, #0]
0x14D2	0xF3652408  BFI	R4, R5, #8, #1
0x14D6	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x14D8	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x14DA	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x14DE	0x4617    MOV	R7, R2
0x14E0	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x14E2	0x491A    LDR	R1, [PC, #104]
0x14E4	0x4630    MOV	R0, R6
0x14E6	0xF7FEFF3B  BL	_ChekXForEvent+0
0x14EA	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x14EC	0x4C15    LDR	R4, [PC, #84]
0x14EE	0x6824    LDR	R4, [R4, #0]
0x14F0	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x14F2	0xF1B80F00  CMP	R8, #0
0x14F6	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x14F8	0x2003    MOVS	R0, #3
0x14FA	0x4C13    LDR	R4, [PC, #76]
0x14FC	0x6824    LDR	R4, [R4, #0]
0x14FE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x1500	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x1502	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1506	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x1508	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x150A	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x150C	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x150E	0x4632    MOV	R2, R6
0x1510	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x1512	0x180D    ADDS	R5, R1, R0
0x1514	0xF2020410  ADDW	R4, R2, #16
0x1518	0x6824    LDR	R4, [R4, #0]
0x151A	0x702C    STRB	R4, [R5, #0]
0x151C	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x151E	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x1520	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x1524	0x6824    LDR	R4, [R4, #0]
0x1526	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x1528	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x152A	0xF1B80F01  CMP	R8, #1
0x152E	0xF43FAE07  BEQ	L_I2Cx_Read45
0x1532	0xF1B80F02  CMP	R8, #2
0x1536	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x153A	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x153C	0xF8DDE000  LDR	LR, [SP, #0]
0x1540	0xB002    ADD	SP, SP, #8
0x1542	0x4770    BX	LR
0x1544	0x00C42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1548	0x08042000  	_I2Cx_Timeout_Ptr+0
0x154C	0x00010003  	#196609
; end of _I2Cx_Read
_sort_score:
;cp_game_ctl.h, 1027 :: 		int32_t sort_score(uint8_t *in_arr) {
0x5748	0xB087    SUB	SP, SP, #28
0x574A	0xF8CDE000  STR	LR, [SP, #0]
0x574E	0x9006    STR	R0, [SP, #24]
;cp_game_ctl.h, 1028 :: 		int32_t cell_pos = 0;
;cp_game_ctl.h, 1029 :: 		int32_t row_found = -1;
0x5750	0xF04F31FF  MOV	R1, #-1
0x5754	0x9105    STR	R1, [SP, #20]
;cp_game_ctl.h, 1043 :: 		for (i=0; i < 15; i++ ) {
0x5756	0x2200    MOVS	R2, #0
0x5758	0x4954    LDR	R1, [PC, #336]
0x575A	0x600A    STR	R2, [R1, #0]
L_sort_score258:
0x575C	0x4953    LDR	R1, [PC, #332]
0x575E	0x6809    LDR	R1, [R1, #0]
0x5760	0x290F    CMP	R1, #15
0x5762	0xF280809D  BGE	L_sort_score259
;cp_game_ctl.h, 1053 :: 		temp_ee_score[0] = in_arr[(i*7) + 7];
0x5766	0xAD01    ADD	R5, SP, #4
0x5768	0x4C50    LDR	R4, [PC, #320]
0x576A	0x6822    LDR	R2, [R4, #0]
0x576C	0x2107    MOVS	R1, #7
0x576E	0x4351    MULS	R1, R2, R1
0x5770	0x1DCA    ADDS	R2, R1, #7
0x5772	0x9906    LDR	R1, [SP, #24]
0x5774	0x1889    ADDS	R1, R1, R2
0x5776	0x7809    LDRB	R1, [R1, #0]
0x5778	0x7029    STRB	R1, [R5, #0]
;cp_game_ctl.h, 1054 :: 		temp_ee_score[1] = in_arr[(i*7) + 8];
0x577A	0x1C6B    ADDS	R3, R5, #1
0x577C	0x4621    MOV	R1, R4
0x577E	0x680A    LDR	R2, [R1, #0]
0x5780	0x2107    MOVS	R1, #7
0x5782	0x4351    MULS	R1, R2, R1
0x5784	0xF2010208  ADDW	R2, R1, #8
0x5788	0x9906    LDR	R1, [SP, #24]
0x578A	0x1889    ADDS	R1, R1, R2
0x578C	0x7809    LDRB	R1, [R1, #0]
0x578E	0x7019    STRB	R1, [R3, #0]
;cp_game_ctl.h, 1055 :: 		temp_ee_score[2] = in_arr[(i*7) + 9];
0x5790	0x1CAB    ADDS	R3, R5, #2
0x5792	0x4621    MOV	R1, R4
0x5794	0x680A    LDR	R2, [R1, #0]
0x5796	0x2107    MOVS	R1, #7
0x5798	0x4351    MULS	R1, R2, R1
0x579A	0xF2010209  ADDW	R2, R1, #9
0x579E	0x9906    LDR	R1, [SP, #24]
0x57A0	0x1889    ADDS	R1, R1, R2
0x57A2	0x7809    LDRB	R1, [R1, #0]
0x57A4	0x7019    STRB	R1, [R3, #0]
;cp_game_ctl.h, 1056 :: 		temp_ee_score[3] = in_arr[(i*7) + 10];
0x57A6	0x1CEB    ADDS	R3, R5, #3
0x57A8	0x4621    MOV	R1, R4
0x57AA	0x680A    LDR	R2, [R1, #0]
0x57AC	0x2107    MOVS	R1, #7
0x57AE	0x4351    MULS	R1, R2, R1
0x57B0	0xF201020A  ADDW	R2, R1, #10
0x57B4	0x9906    LDR	R1, [SP, #24]
0x57B6	0x1889    ADDS	R1, R1, R2
0x57B8	0x7809    LDRB	R1, [R1, #0]
0x57BA	0x7019    STRB	R1, [R3, #0]
;cp_game_ctl.h, 1059 :: 		temp_player_score[0] = user_score_entry[3];
0x57BC	0xAB02    ADD	R3, SP, #8
0x57BE	0x493C    LDR	R1, [PC, #240]
0x57C0	0x7809    LDRB	R1, [R1, #0]
0x57C2	0x7019    STRB	R1, [R3, #0]
;cp_game_ctl.h, 1060 :: 		temp_player_score[1] = user_score_entry[4];
0x57C4	0x1C5A    ADDS	R2, R3, #1
0x57C6	0x493B    LDR	R1, [PC, #236]
0x57C8	0x7809    LDRB	R1, [R1, #0]
0x57CA	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 1061 :: 		temp_player_score[2] = user_score_entry[5];
0x57CC	0x1C9A    ADDS	R2, R3, #2
0x57CE	0x493A    LDR	R1, [PC, #232]
0x57D0	0x7809    LDRB	R1, [R1, #0]
0x57D2	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 1062 :: 		temp_player_score[3] = user_score_entry[7];
0x57D4	0x1CDA    ADDS	R2, R3, #3
0x57D6	0x4939    LDR	R1, [PC, #228]
0x57D8	0x7809    LDRB	R1, [R1, #0]
0x57DA	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 1065 :: 		eeprom_score = atoi(temp_ee_score);
0x57DC	0x4628    MOV	R0, R5
0x57DE	0xF7FFF981  BL	_atoi+0
0x57E2	0x9003    STR	R0, [SP, #12]
;cp_game_ctl.h, 1066 :: 		player_score = atoi(temp_player_score);
0x57E4	0xA902    ADD	R1, SP, #8
0x57E6	0x4608    MOV	R0, R1
0x57E8	0xF7FFF97C  BL	_atoi+0
0x57EC	0x9004    STR	R0, [SP, #16]
;cp_game_ctl.h, 1071 :: 		sprintf(g_str_buffer, "atoi[%d]:\x20  %s \x20 | \x20 %c", i, user_score_entry, temp_ee_score[i]);
0x57EE	0xAB01    ADD	R3, SP, #4
0x57F0	0x4A2E    LDR	R2, [PC, #184]
0x57F2	0x6811    LDR	R1, [R2, #0]
0x57F4	0x1859    ADDS	R1, R3, R1
0x57F6	0x7809    LDRB	R1, [R1, #0]
0x57F8	0xB2CD    UXTB	R5, R1
0x57FA	0x4C31    LDR	R4, [PC, #196]
0x57FC	0x4611    MOV	R1, R2
0x57FE	0x680B    LDR	R3, [R1, #0]
0x5800	0x4A30    LDR	R2, [PC, #192]
0x5802	0x4931    LDR	R1, [PC, #196]
0x5804	0xB420    PUSH	(R5)
0x5806	0xB410    PUSH	(R4)
0x5808	0xB408    PUSH	(R3)
0x580A	0xB404    PUSH	(R2)
0x580C	0xB402    PUSH	(R1)
0x580E	0xF000FE83  BL	_sprintf+0
0x5812	0xB005    ADD	SP, SP, #20
;cp_game_ctl.h, 1072 :: 		TFT_Write_Text(&g_str_buffer, 0*PX_BLOCK, (i+1)*PX_BLOCK);
0x5814	0x4925    LDR	R1, [PC, #148]
0x5816	0x6809    LDR	R1, [R1, #0]
0x5818	0x1C49    ADDS	R1, R1, #1
0x581A	0x0109    LSLS	R1, R1, #4
0x581C	0xB28A    UXTH	R2, R1
0x581E	0xF2400100  MOVW	R1, #0
0x5822	0x4829    LDR	R0, [PC, #164]
0x5824	0xF000FBB6  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1075 :: 		if (player_score > eeprom_score || temp_ee_score[0] > 0x39 ) {
0x5828	0x9A03    LDR	R2, [SP, #12]
0x582A	0x9904    LDR	R1, [SP, #16]
0x582C	0x4291    CMP	R1, R2
0x582E	0xDC04    BGT	L__sort_score382
0x5830	0xA901    ADD	R1, SP, #4
0x5832	0x7809    LDRB	R1, [R1, #0]
0x5834	0x2939    CMP	R1, #57
0x5836	0xD800    BHI	L__sort_score381
0x5838	0xE01B    B	L_sort_score263
L__sort_score382:
L__sort_score381:
;cp_game_ctl.h, 1076 :: 		row_found = i;
0x583A	0x4A1C    LDR	R2, [PC, #112]
0x583C	0x6811    LDR	R1, [R2, #0]
0x583E	0x9105    STR	R1, [SP, #20]
;cp_game_ctl.h, 1077 :: 		sprintf(g_str_buffer, "found i [%d]", i);
0x5840	0x4611    MOV	R1, R2
0x5842	0x680B    LDR	R3, [R1, #0]
0x5844	0x4A21    LDR	R2, [PC, #132]
0x5846	0x4920    LDR	R1, [PC, #128]
0x5848	0xB408    PUSH	(R3)
0x584A	0xB404    PUSH	(R2)
0x584C	0xB402    PUSH	(R1)
0x584E	0xF000FE63  BL	_sprintf+0
0x5852	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 1078 :: 		TFT_Write_Text(&g_str_buffer, 13*PX_BLOCK, (i+1)*PX_BLOCK);
0x5854	0x4915    LDR	R1, [PC, #84]
0x5856	0x6809    LDR	R1, [R1, #0]
0x5858	0x1C49    ADDS	R1, R1, #1
0x585A	0x0109    LSLS	R1, R1, #4
0x585C	0xB28A    UXTH	R2, R1
0x585E	0xF24001D0  MOVW	R1, #208
0x5862	0x4819    LDR	R0, [PC, #100]
0x5864	0xF000FB96  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 1079 :: 		i = 999;
0x5868	0xF24032E7  MOVW	R2, #999
0x586C	0x490F    LDR	R1, [PC, #60]
0x586E	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 1080 :: 		} else if (i==15) {
0x5870	0xE006    B	L_sort_score264
L_sort_score263:
0x5872	0x490E    LDR	R1, [PC, #56]
0x5874	0x6809    LDR	R1, [R1, #0]
0x5876	0x290F    CMP	R1, #15
0x5878	0xD102    BNE	L_sort_score265
;cp_game_ctl.h, 1081 :: 		return -1; // nothing found
0x587A	0xF04F30FF  MOV	R0, #-1
0x587E	0xE010    B	L_end_sort_score
;cp_game_ctl.h, 1082 :: 		}
L_sort_score265:
L_sort_score264:
;cp_game_ctl.h, 1084 :: 		Delay_ms(100);
0x5880	0xF644777F  MOVW	R7, #20351
0x5884	0xF2C00712  MOVT	R7, #18
L_sort_score266:
0x5888	0x1E7F    SUBS	R7, R7, #1
0x588A	0xD1FD    BNE	L_sort_score266
0x588C	0xBF00    NOP
0x588E	0xBF00    NOP
0x5890	0xBF00    NOP
0x5892	0xBF00    NOP
0x5894	0xBF00    NOP
;cp_game_ctl.h, 1043 :: 		for (i=0; i < 15; i++ ) {
0x5896	0x4A05    LDR	R2, [PC, #20]
0x5898	0x6811    LDR	R1, [R2, #0]
0x589A	0x1C49    ADDS	R1, R1, #1
0x589C	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 1085 :: 		}
0x589E	0xE75D    B	L_sort_score258
L_sort_score259:
;cp_game_ctl.h, 1089 :: 		return row_found;
0x58A0	0x9805    LDR	R0, [SP, #20]
;cp_game_ctl.h, 1090 :: 		}
L_end_sort_score:
0x58A2	0xF8DDE000  LDR	LR, [SP, #0]
0x58A6	0xB007    ADD	SP, SP, #28
0x58A8	0x4770    BX	LR
0x58AA	0xBF00    NOP
0x58AC	0x002C2000  	P7_final_project_main_i+0
0x58B0	0x06B72000  	P7_final_project_main_user_score_entry+3
0x58B4	0x06B82000  	P7_final_project_main_user_score_entry+4
0x58B8	0x06B92000  	P7_final_project_main_user_score_entry+5
0x58BC	0x06BB2000  	P7_final_project_main_user_score_entry+7
0x58C0	0x06B42000  	P7_final_project_main_user_score_entry+0
0x58C4	0x89C00000  	?lstr_21_P7_final_project_main+0
0x58C8	0x05B42000  	_g_str_buffer+0
0x58CC	0x8B2D0000  	?lstr_22_P7_final_project_main+0
; end of _sort_score
_atoi:
;__Lib_CStdlib.c, 181 :: 		
; s start address is: 0 (R0)
0x4AE4	0xB081    SUB	SP, SP, #4
0x4AE6	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x4AEA	0x4604    MOV	R4, R0
; s end address is: 0 (R0)
;__Lib_CStdlib.c, 186 :: 		
___atoi_skipws_atoi:
;__Lib_CStdlib.c, 187 :: 		
; s start address is: 16 (R4)
0x4AEC	0x7821    LDRB	R1, [R4, #0]
; c start address is: 12 (R3)
0x4AEE	0xB2CB    UXTB	R3, R1
;__Lib_CStdlib.c, 188 :: 		
0x4AF0	0x2B20    CMP	R3, #32
0x4AF2	0xD002    BEQ	L__atoi107
0x4AF4	0x2B09    CMP	R3, #9
0x4AF6	0xD000    BEQ	L__atoi106
0x4AF8	0xE001    B	L_atoi55
L__atoi107:
L__atoi106:
;__Lib_CStdlib.c, 189 :: 		
0x4AFA	0x1C64    ADDS	R4, R4, #1
;__Lib_CStdlib.c, 190 :: 		
0x4AFC	0xE7F6    B	___atoi_skipws_atoi
;__Lib_CStdlib.c, 191 :: 		
L_atoi55:
;__Lib_CStdlib.c, 192 :: 		
; a start address is: 0 (R0)
0x4AFE	0x2000    MOVS	R0, #0
0x4B00	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 193 :: 		
; sign start address is: 8 (R2)
0x4B02	0x2200    MOVS	R2, #0
;__Lib_CStdlib.c, 194 :: 		
0x4B04	0x2B2D    CMP	R3, #45
0x4B06	0xD105    BNE	L_atoi56
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 195 :: 		
0x4B08	0x1C52    ADDS	R2, R2, #1
0x4B0A	0xB292    UXTH	R2, R2
;__Lib_CStdlib.c, 196 :: 		
0x4B0C	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 4 (R1)
;__Lib_CStdlib.c, 197 :: 		
0x4B0E	0xB293    UXTH	R3, R2
; s end address is: 4 (R1)
0x4B10	0x460D    MOV	R5, R1
0x4B12	0xE008    B	L_atoi57
L_atoi56:
;__Lib_CStdlib.c, 199 :: 		
; s start address is: 16 (R4)
; c start address is: 12 (R3)
0x4B14	0x2B2B    CMP	R3, #43
0x4B16	0xD103    BNE	L__atoi108
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 200 :: 		
0x4B18	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 12 (R3)
0x4B1A	0x460B    MOV	R3, R1
; s end address is: 12 (R3)
0x4B1C	0x4619    MOV	R1, R3
0x4B1E	0xE000    B	L_atoi58
L__atoi108:
;__Lib_CStdlib.c, 199 :: 		
0x4B20	0x4621    MOV	R1, R4
;__Lib_CStdlib.c, 200 :: 		
L_atoi58:
; s start address is: 4 (R1)
0x4B22	0xB293    UXTH	R3, R2
; sign end address is: 8 (R2)
; s end address is: 4 (R1)
0x4B24	0x460D    MOV	R5, R1
L_atoi57:
;__Lib_CStdlib.c, 201 :: 		
; s start address is: 20 (R5)
; sign start address is: 12 (R3)
0x4B26	0xB206    SXTH	R6, R0
; sign end address is: 12 (R3)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
___atoi_conv_atoi:
;__Lib_CStdlib.c, 202 :: 		
; sign start address is: 12 (R3)
; s start address is: 20 (R5)
; a start address is: 24 (R6)
0x4B28	0x7829    LDRB	R1, [R5, #0]
; c start address is: 16 (R4)
0x4B2A	0xB2CC    UXTB	R4, R1
;__Lib_CStdlib.c, 203 :: 		
0x4B2C	0xB2E0    UXTB	R0, R4
0x4B2E	0xF7FBFDC7  BL	_isdigit+0
0x4B32	0xB160    CBZ	R0, L_atoi59
;__Lib_CStdlib.c, 204 :: 		
0x4B34	0x210A    MOVS	R1, #10
0x4B36	0xB209    SXTH	R1, R1
0x4B38	0xFB06F201  MUL	R2, R6, R1
0x4B3C	0xB212    SXTH	R2, R2
; a end address is: 24 (R6)
0x4B3E	0xF2A40130  SUBW	R1, R4, #48
0x4B42	0xB209    SXTH	R1, R1
0x4B44	0x1851    ADDS	R1, R2, R1
; a start address is: 0 (R0)
0x4B46	0xB208    SXTH	R0, R1
;__Lib_CStdlib.c, 205 :: 		
0x4B48	0x1C6D    ADDS	R5, R5, #1
;__Lib_CStdlib.c, 206 :: 		
0x4B4A	0xB206    SXTH	R6, R0
; c end address is: 16 (R4)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
0x4B4C	0xE7EC    B	___atoi_conv_atoi
;__Lib_CStdlib.c, 207 :: 		
L_atoi59:
;__Lib_CStdlib.c, 208 :: 		
; a start address is: 24 (R6)
0x4B4E	0xB113    CBZ	R3, L_atoi60
; sign end address is: 12 (R3)
;__Lib_CStdlib.c, 209 :: 		
0x4B50	0x4271    RSBS	R1, R6, #0
; a end address is: 24 (R6)
0x4B52	0xB208    SXTH	R0, R1
0x4B54	0xE000    B	L_end_atoi
L_atoi60:
;__Lib_CStdlib.c, 210 :: 		
; a start address is: 24 (R6)
0x4B56	0xB230    SXTH	R0, R6
; a end address is: 24 (R6)
;__Lib_CStdlib.c, 211 :: 		
L_end_atoi:
0x4B58	0xF8DDE000  LDR	LR, [SP, #0]
0x4B5C	0xB001    ADD	SP, SP, #4
0x4B5E	0x4770    BX	LR
; end of _atoi
_EE_write:
;cp_game_ctl.h, 935 :: 		void EE_write(uint8_t row, uint8_t *tx_data_in, uint32_t tx_size) {
; row start address is: 0 (R0)
; tx_size start address is: 8 (R2)
; tx_data_in start address is: 4 (R1)
0x5620	0xB084    SUB	SP, SP, #16
0x5622	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 938 :: 		row =0;
;cp_game_ctl.h, 935 :: 		void EE_write(uint8_t row, uint8_t *tx_data_in, uint32_t tx_size) {
;cp_game_ctl.h, 938 :: 		row =0;
;cp_game_ctl.h, 935 :: 		void EE_write(uint8_t row, uint8_t *tx_data_in, uint32_t tx_size) {
0x5626	0x4610    MOV	R0, R2
; row end address is: 0 (R0)
; tx_size end address is: 8 (R2)
; tx_data_in end address is: 4 (R1)
; tx_data_in start address is: 4 (R1)
; tx_size start address is: 0 (R0)
;cp_game_ctl.h, 937 :: 		uint8_t reg_addr=0;
;cp_game_ctl.h, 938 :: 		row =0;
; row start address is: 8 (R2)
0x5628	0x2200    MOVS	R2, #0
;cp_game_ctl.h, 941 :: 		switch (row) {
0x562A	0xE006    B	L_EE_write245
; row end address is: 8 (R2)
;cp_game_ctl.h, 942 :: 		case 0:
L_EE_write247:
;cp_game_ctl.h, 944 :: 		break;
0x562C	0xE012    B	L_EE_write246
;cp_game_ctl.h, 945 :: 		case 1:
L_EE_write248:
;cp_game_ctl.h, 947 :: 		break;
0x562E	0xE011    B	L_EE_write246
;cp_game_ctl.h, 948 :: 		case 2:
L_EE_write249:
;cp_game_ctl.h, 950 :: 		break;
0x5630	0xE010    B	L_EE_write246
;cp_game_ctl.h, 951 :: 		case 3:
L_EE_write250:
;cp_game_ctl.h, 953 :: 		break;
0x5632	0xE00F    B	L_EE_write246
;cp_game_ctl.h, 954 :: 		case 4:
L_EE_write251:
;cp_game_ctl.h, 956 :: 		break;
0x5634	0xE00E    B	L_EE_write246
;cp_game_ctl.h, 957 :: 		case 4:
L_EE_write252:
;cp_game_ctl.h, 959 :: 		break;
0x5636	0xE00D    B	L_EE_write246
;cp_game_ctl.h, 960 :: 		default:
L_EE_write253:
;cp_game_ctl.h, 961 :: 		break;
0x5638	0xE00C    B	L_EE_write246
;cp_game_ctl.h, 962 :: 		}
L_EE_write245:
; row start address is: 8 (R2)
0x563A	0x2A00    CMP	R2, #0
0x563C	0xD0F6    BEQ	L_EE_write247
0x563E	0x2A01    CMP	R2, #1
0x5640	0xD0F5    BEQ	L_EE_write248
0x5642	0x2A02    CMP	R2, #2
0x5644	0xD0F4    BEQ	L_EE_write249
0x5646	0x2A03    CMP	R2, #3
0x5648	0xD0F3    BEQ	L_EE_write250
0x564A	0x2A04    CMP	R2, #4
0x564C	0xD0F2    BEQ	L_EE_write251
0x564E	0x2A04    CMP	R2, #4
0x5650	0xD0F1    BEQ	L_EE_write252
; row end address is: 8 (R2)
0x5652	0xE7F1    B	L_EE_write253
L_EE_write246:
;cp_game_ctl.h, 965 :: 		tx_data_[0] = 0; // reserved
0x5654	0xAD02    ADD	R5, SP, #8
0x5656	0x2300    MOVS	R3, #0
0x5658	0x702B    STRB	R3, [R5, #0]
;cp_game_ctl.h, 972 :: 		tx_data_[1] = tx_data_in[0];    // Initial 1
0x565A	0x1C6C    ADDS	R4, R5, #1
0x565C	0x780B    LDRB	R3, [R1, #0]
0x565E	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 973 :: 		tx_data_[2] = tx_data_in[1];    // Initial 2
0x5660	0x1CAC    ADDS	R4, R5, #2
0x5662	0x1C4B    ADDS	R3, R1, #1
0x5664	0x781B    LDRB	R3, [R3, #0]
0x5666	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 974 :: 		tx_data_[3] = tx_data_in[2];    // Initial 3
0x5668	0x1CEC    ADDS	R4, R5, #3
0x566A	0x1C8B    ADDS	R3, R1, #2
0x566C	0x781B    LDRB	R3, [R3, #0]
0x566E	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 975 :: 		tx_data_[4] = tx_data_in[3];    // Score 1000s
0x5670	0x1D2C    ADDS	R4, R5, #4
0x5672	0x1CCB    ADDS	R3, R1, #3
0x5674	0x781B    LDRB	R3, [R3, #0]
0x5676	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 976 :: 		tx_data_[5] = tx_data_in[4];    // Score 100s
0x5678	0x1D6C    ADDS	R4, R5, #5
0x567A	0x1D0B    ADDS	R3, R1, #4
0x567C	0x781B    LDRB	R3, [R3, #0]
0x567E	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 977 :: 		tx_data_[6] = tx_data_in[5];    // Score 10s
0x5680	0x1DAC    ADDS	R4, R5, #6
0x5682	0x1D4B    ADDS	R3, R1, #5
0x5684	0x781B    LDRB	R3, [R3, #0]
0x5686	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 978 :: 		tx_data_[7] = tx_data_in[6];    // Score 1s
0x5688	0x1DEC    ADDS	R4, R5, #7
0x568A	0x1D8B    ADDS	R3, R1, #6
; tx_data_in end address is: 4 (R1)
0x568C	0x781B    LDRB	R3, [R3, #0]
0x568E	0x7023    STRB	R3, [R4, #0]
;cp_game_ctl.h, 988 :: 		I2C1_Start();
0x5690	0x9001    STR	R0, [SP, #4]
0x5692	0xF7FDF85F  BL	_I2C1_Start+0
0x5696	0x9801    LDR	R0, [SP, #4]
;cp_game_ctl.h, 989 :: 		Delay_ms(10);
0x5698	0xF24D47BF  MOVW	R7, #54463
0x569C	0xF2C00701  MOVT	R7, #1
L_EE_write254:
0x56A0	0x1E7F    SUBS	R7, R7, #1
0x56A2	0xD1FD    BNE	L_EE_write254
0x56A4	0xBF00    NOP
0x56A6	0xBF00    NOP
0x56A8	0xBF00    NOP
0x56AA	0xBF00    NOP
0x56AC	0xBF00    NOP
;cp_game_ctl.h, 992 :: 		I2C1_Write(0x50, tx_data_, tx_size+1, END_MODE_STOP);
0x56AE	0x1C44    ADDS	R4, R0, #1
; tx_size end address is: 0 (R0)
0x56B0	0xAB02    ADD	R3, SP, #8
0x56B2	0x4622    MOV	R2, R4
0x56B4	0x4619    MOV	R1, R3
0x56B6	0xF2400301  MOVW	R3, #1
0x56BA	0x2050    MOVS	R0, #80
0x56BC	0xF7FFFC8C  BL	_I2C1_Write+0
;cp_game_ctl.h, 993 :: 		Delay_ms(100);
0x56C0	0xF644777F  MOVW	R7, #20351
0x56C4	0xF2C00712  MOVT	R7, #18
L_EE_write256:
0x56C8	0x1E7F    SUBS	R7, R7, #1
0x56CA	0xD1FD    BNE	L_EE_write256
0x56CC	0xBF00    NOP
0x56CE	0xBF00    NOP
0x56D0	0xBF00    NOP
0x56D2	0xBF00    NOP
0x56D4	0xBF00    NOP
;cp_game_ctl.h, 995 :: 		}
L_end_EE_write:
0x56D6	0xF8DDE000  LDR	LR, [SP, #0]
0x56DA	0xB004    ADD	SP, SP, #16
0x56DC	0x4770    BX	LR
; end of _EE_write
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x7BD0	0xB081    SUB	SP, SP, #4
0x7BD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x7BD6	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x7BD8	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x7BDA	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x7BDC	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x7BDE	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x7BE2	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x7BE4	0x484A    LDR	R0, [PC, #296]
0x7BE6	0x1840    ADDS	R0, R0, R1
0x7BE8	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x7BEA	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x7BEE	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x7BF0	0xF64B3080  MOVW	R0, #48000
0x7BF4	0x4281    CMP	R1, R0
0x7BF6	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x7BF8	0x4846    LDR	R0, [PC, #280]
0x7BFA	0x6800    LDR	R0, [R0, #0]
0x7BFC	0xF0400102  ORR	R1, R0, #2
0x7C00	0x4844    LDR	R0, [PC, #272]
0x7C02	0x6001    STR	R1, [R0, #0]
0x7C04	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x7C06	0xF64550C0  MOVW	R0, #24000
0x7C0A	0x4285    CMP	R5, R0
0x7C0C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x7C0E	0x4841    LDR	R0, [PC, #260]
0x7C10	0x6800    LDR	R0, [R0, #0]
0x7C12	0xF0400101  ORR	R1, R0, #1
0x7C16	0x483F    LDR	R0, [PC, #252]
0x7C18	0x6001    STR	R1, [R0, #0]
0x7C1A	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x7C1C	0x483D    LDR	R0, [PC, #244]
0x7C1E	0x6801    LDR	R1, [R0, #0]
0x7C20	0xF06F0007  MVN	R0, #7
0x7C24	0x4001    ANDS	R1, R0
0x7C26	0x483B    LDR	R0, [PC, #236]
0x7C28	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x7C2A	0xF7FFFD2F  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x7C2E	0x483A    LDR	R0, [PC, #232]
0x7C30	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x7C32	0x483A    LDR	R0, [PC, #232]
0x7C34	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x7C36	0x483A    LDR	R0, [PC, #232]
0x7C38	0xEA020100  AND	R1, R2, R0, LSL #0
0x7C3C	0x4839    LDR	R0, [PC, #228]
0x7C3E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x7C40	0xF0020001  AND	R0, R2, #1
0x7C44	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x7C46	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x7C48	0x4836    LDR	R0, [PC, #216]
0x7C4A	0x6800    LDR	R0, [R0, #0]
0x7C4C	0xF0000002  AND	R0, R0, #2
0x7C50	0x2800    CMP	R0, #0
0x7C52	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x7C54	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x7C56	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x7C58	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x7C5A	0xF4023080  AND	R0, R2, #65536
0x7C5E	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x7C60	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x7C62	0x4830    LDR	R0, [PC, #192]
0x7C64	0x6800    LDR	R0, [R0, #0]
0x7C66	0xF4003000  AND	R0, R0, #131072
0x7C6A	0x2800    CMP	R0, #0
0x7C6C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x7C6E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x7C70	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x7C72	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x7C74	0xF0025080  AND	R0, R2, #268435456
0x7C78	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x7C7A	0x482A    LDR	R0, [PC, #168]
0x7C7C	0x6800    LDR	R0, [R0, #0]
0x7C7E	0xF0405180  ORR	R1, R0, #268435456
0x7C82	0x4828    LDR	R0, [PC, #160]
0x7C84	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x7C86	0x4827    LDR	R0, [PC, #156]
0x7C88	0x6800    LDR	R0, [R0, #0]
0x7C8A	0xF0005000  AND	R0, R0, #536870912
0x7C8E	0x2800    CMP	R0, #0
0x7C90	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x7C92	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x7C94	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x7C96	0xF0026080  AND	R0, R2, #67108864
0x7C9A	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x7C9C	0x4821    LDR	R0, [PC, #132]
0x7C9E	0x6800    LDR	R0, [R0, #0]
0x7CA0	0xF0406180  ORR	R1, R0, #67108864
0x7CA4	0x481F    LDR	R0, [PC, #124]
0x7CA6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x7CA8	0x4611    MOV	R1, R2
0x7CAA	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x7CAC	0x481D    LDR	R0, [PC, #116]
0x7CAE	0x6800    LDR	R0, [R0, #0]
0x7CB0	0xF0006000  AND	R0, R0, #134217728
0x7CB4	0x2800    CMP	R0, #0
0x7CB6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x7CB8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x7CBA	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x7CBC	0x4611    MOV	R1, R2
0x7CBE	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x7CC0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x7CC4	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x7CC6	0x4817    LDR	R0, [PC, #92]
0x7CC8	0x6800    LDR	R0, [R0, #0]
0x7CCA	0xF0407180  ORR	R1, R0, #16777216
0x7CCE	0x4815    LDR	R0, [PC, #84]
0x7CD0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x7CD2	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x7CD4	0x4813    LDR	R0, [PC, #76]
0x7CD6	0x6800    LDR	R0, [R0, #0]
0x7CD8	0xF0007000  AND	R0, R0, #33554432
0x7CDC	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x7CDE	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x7CE0	0x460A    MOV	R2, R1
0x7CE2	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x7CE4	0x480C    LDR	R0, [PC, #48]
0x7CE6	0x6800    LDR	R0, [R0, #0]
0x7CE8	0xF000010C  AND	R1, R0, #12
0x7CEC	0x0090    LSLS	R0, R2, #2
0x7CEE	0xF000000C  AND	R0, R0, #12
0x7CF2	0x4281    CMP	R1, R0
0x7CF4	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x7CF6	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x7CF8	0xF8DDE000  LDR	LR, [SP, #0]
0x7CFC	0xB001    ADD	SP, SP, #4
0x7CFE	0x4770    BX	LR
0x7D00	0x00811501  	#352387201
0x7D04	0x8402091D  	#152929282
0x7D08	0xF6440001  	#128580
0x7D0C	0x19400001  	#72000
0x7D10	0x8ADF0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x7D14	0x20004002  	FLASH_ACR+0
0x7D18	0x10044002  	RCC_CFGR+0
0x7D1C	0x102C4002  	RCC_CFGR2+0
0x7D20	0xFFFF000F  	#1048575
0x7D24	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x768C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x768E	0x4815    LDR	R0, [PC, #84]
0x7690	0x6800    LDR	R0, [R0, #0]
0x7692	0xF0400101  ORR	R1, R0, #1
0x7696	0x4813    LDR	R0, [PC, #76]
0x7698	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x769A	0x4913    LDR	R1, [PC, #76]
0x769C	0x4813    LDR	R0, [PC, #76]
0x769E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x76A0	0x4810    LDR	R0, [PC, #64]
0x76A2	0x6801    LDR	R1, [R0, #0]
0x76A4	0x4812    LDR	R0, [PC, #72]
0x76A6	0x4001    ANDS	R1, R0
0x76A8	0x480E    LDR	R0, [PC, #56]
0x76AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x76AC	0x480D    LDR	R0, [PC, #52]
0x76AE	0x6801    LDR	R1, [R0, #0]
0x76B0	0xF46F2080  MVN	R0, #262144
0x76B4	0x4001    ANDS	R1, R0
0x76B6	0x480B    LDR	R0, [PC, #44]
0x76B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x76BA	0x480C    LDR	R0, [PC, #48]
0x76BC	0x6801    LDR	R1, [R0, #0]
0x76BE	0xF46F00FE  MVN	R0, #8323072
0x76C2	0x4001    ANDS	R1, R0
0x76C4	0x4809    LDR	R0, [PC, #36]
0x76C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x76C8	0x4806    LDR	R0, [PC, #24]
0x76CA	0x6801    LDR	R1, [R0, #0]
0x76CC	0xF06F50A0  MVN	R0, #335544320
0x76D0	0x4001    ANDS	R1, R0
0x76D2	0x4804    LDR	R0, [PC, #16]
0x76D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x76D6	0xF04F0100  MOV	R1, #0
0x76DA	0x4806    LDR	R0, [PC, #24]
0x76DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x76DE	0xB001    ADD	SP, SP, #4
0x76E0	0x4770    BX	LR
0x76E2	0xBF00    NOP
0x76E4	0x10004002  	RCC_CR+0
0x76E8	0x0000F0FF  	#-251723776
0x76EC	0x10044002  	RCC_CFGR+0
0x76F0	0xFFFFFEF6  	#-17367041
0x76F4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x7BBC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x7BBE	0x4902    LDR	R1, [PC, #8]
0x7BC0	0x4802    LDR	R0, [PC, #8]
0x7BC2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x7BC4	0xB001    ADD	SP, SP, #4
0x7BC6	0x4770    BX	LR
0x7BC8	0x19400001  	#72000
0x7BCC	0x07F42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x7DF0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x7DF2	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x7DF4	0xB001    ADD	SP, SP, #4
0x7DF6	0x4770    BX	LR
; end of ___GenExcept
0x8B80	0xB500    PUSH	(R14)
0x8B82	0xF8DFB014  LDR	R11, [PC, #20]
0x8B86	0xF8DFA014  LDR	R10, [PC, #20]
0x8B8A	0xF8DFC014  LDR	R12, [PC, #20]
0x8B8E	0xF7FEF853  BL	27704
0x8B92	0xBD00    POP	(R15)
0x8B94	0x4770    BX	LR
0x8B96	0xBF00    NOP
0x8B98	0x00002000  	#536870912
0x8B9C	0x00EB2000  	#536871147
0x8BA0	0x87440000  	#34628
0x8C00	0xB500    PUSH	(R14)
0x8C02	0xF8DFB010  LDR	R11, [PC, #16]
0x8C06	0xF8DFA010  LDR	R10, [PC, #16]
0x8C0A	0xF7FDFF49  BL	27296
0x8C0E	0xBD00    POP	(R15)
0x8C10	0x4770    BX	LR
0x8C12	0xBF00    NOP
0x8C14	0x00002000  	#536870912
0x8C18	0x08642000  	#536873060
_EXTIPD4:
;P7_final_project_main.c, 237 :: 		void EXTIPD4() iv IVT_INT_EXTI4  {
0x7D64	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7D68	0xB081    SUB	SP, SP, #4
0x7D6A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 238 :: 		EXTI_PR |= 1 << 4;
0x7D6E	0x481A    LDR	R0, [PC, #104]
0x7D70	0x6800    LDR	R0, [R0, #0]
0x7D72	0xF0400110  ORR	R1, R0, #16
0x7D76	0x4818    LDR	R0, [PC, #96]
0x7D78	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 239 :: 		while (GPIOD_IDR.B4 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPD4327:
0x7D7A	0x4818    LDR	R0, [PC, #96]
0x7D7C	0x6800    LDR	R0, [R0, #0]
0x7D7E	0xB928    CBNZ	R0, L_EXTIPD4328
0x7D80	0x4817    LDR	R0, [PC, #92]
0x7D82	0x6800    LDR	R0, [R0, #0]
0x7D84	0x43C1    MVN	R1, R0
0x7D86	0x4816    LDR	R0, [PC, #88]
0x7D88	0x6001    STR	R1, [R0, #0]
0x7D8A	0xE7F6    B	L_EXTIPD4327
L_EXTIPD4328:
;P7_final_project_main.c, 240 :: 		g_cur_game_phase = get_game_phase();
0x7D8C	0xF7FFFCB4  BL	_get_game_phase+0
0x7D90	0x4914    LDR	R1, [PC, #80]
0x7D92	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 242 :: 		if (g_cur_game_phase == PHASE1_READY && dev_position == 0) {
0x7D94	0x2801    CMP	R0, #1
0x7D96	0xD106    BNE	L__EXTIPD4391
0x7D98	0x4813    LDR	R0, [PC, #76]
0x7D9A	0x7800    LDRB	R0, [R0, #0]
0x7D9C	0xB918    CBNZ	R0, L__EXTIPD4390
L__EXTIPD4389:
;P7_final_project_main.c, 243 :: 		dev_position++;
0x7D9E	0x4912    LDR	R1, [PC, #72]
0x7DA0	0x7808    LDRB	R0, [R1, #0]
0x7DA2	0x1C40    ADDS	R0, R0, #1
0x7DA4	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 242 :: 		if (g_cur_game_phase == PHASE1_READY && dev_position == 0) {
L__EXTIPD4391:
L__EXTIPD4390:
;P7_final_project_main.c, 246 :: 		if (g_cur_game_phase == PHASE2_PLAYING) {
0x7DA6	0x480F    LDR	R0, [PC, #60]
0x7DA8	0x7800    LDRB	R0, [R0, #0]
0x7DAA	0x2802    CMP	R0, #2
0x7DAC	0xD107    BNE	L_EXTIPD4332
;P7_final_project_main.c, 248 :: 		if (g_curr_snake_dir != MOVE_DOWN) {
0x7DAE	0x480F    LDR	R0, [PC, #60]
0x7DB0	0x7800    LDRB	R0, [R0, #0]
0x7DB2	0x2803    CMP	R0, #3
0x7DB4	0xD002    BEQ	L_EXTIPD4333
;P7_final_project_main.c, 249 :: 		set_curr_snake_dir(MOVE_UP);
0x7DB6	0x2002    MOVS	R0, #2
0x7DB8	0xF7FFF842  BL	_set_curr_snake_dir+0
;P7_final_project_main.c, 250 :: 		}
L_EXTIPD4333:
;P7_final_project_main.c, 251 :: 		} else if (g_cur_game_phase == PHASE_HSCORE) {
0x7DBC	0xE006    B	L_EXTIPD4334
L_EXTIPD4332:
0x7DBE	0x4809    LDR	R0, [PC, #36]
0x7DC0	0x7800    LDRB	R0, [R0, #0]
0x7DC2	0x2804    CMP	R0, #4
0x7DC4	0xD102    BNE	L_EXTIPD4335
;P7_final_project_main.c, 252 :: 		refresh_hs_scr(MOVE_UP);
0x7DC6	0x2002    MOVS	R0, #2
0x7DC8	0xF7FEFD4E  BL	_refresh_hs_scr+0
;P7_final_project_main.c, 253 :: 		}
L_EXTIPD4335:
L_EXTIPD4334:
;P7_final_project_main.c, 254 :: 		}
L_end_EXTIPD4:
0x7DCC	0xF8DDE000  LDR	LR, [SP, #0]
0x7DD0	0xB001    ADD	SP, SP, #4
0x7DD2	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7DD6	0x4770    BX	LR
0x7DD8	0x04144001  	EXTI_PR+0
0x7DDC	0x81104222  	GPIOD_IDR+0
0x7DE0	0x0C0C4001  	GPIOB_ODR+0
0x7DE4	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7DE8	0x00B52000  	_dev_position+0
0x7DEC	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
; end of _EXTIPD4
_get_game_phase:
;cp_game_ctl.h, 176 :: 		uint8_t get_game_phase() {
0x76F8	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 177 :: 		return g_GAME_PHASE;
0x76FA	0x4802    LDR	R0, [PC, #8]
0x76FC	0x7800    LDRB	R0, [R0, #0]
;cp_game_ctl.h, 178 :: 		}
L_end_get_game_phase:
0x76FE	0xB001    ADD	SP, SP, #4
0x7700	0x4770    BX	LR
0x7702	0xBF00    NOP
0x7704	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
; end of _get_game_phase
_set_curr_snake_dir:
;cp_game_ctl.h, 149 :: 		void set_curr_snake_dir(uint8_t new_dir) {
; new_dir start address is: 0 (R0)
0x6E40	0xB081    SUB	SP, SP, #4
; new_dir end address is: 0 (R0)
; new_dir start address is: 0 (R0)
;cp_game_ctl.h, 150 :: 		g_curr_snake_dir = new_dir;
0x6E42	0x4902    LDR	R1, [PC, #8]
0x6E44	0x7008    STRB	R0, [R1, #0]
; new_dir end address is: 0 (R0)
;cp_game_ctl.h, 151 :: 		}
L_end_set_curr_snake_dir:
0x6E46	0xB001    ADD	SP, SP, #4
0x6E48	0x4770    BX	LR
0x6E4A	0xBF00    NOP
0x6E4C	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
; end of _set_curr_snake_dir
_refresh_hs_scr:
;cp_game_ctl.h, 838 :: 		void refresh_hs_scr(uint8_t cur_dir) {
; cur_dir start address is: 0 (R0)
0x6868	0xB082    SUB	SP, SP, #8
0x686A	0xF8CDE000  STR	LR, [SP, #0]
; cur_dir end address is: 0 (R0)
; cur_dir start address is: 0 (R0)
;cp_game_ctl.h, 849 :: 		TFT_Fill_Screen(CL_BLACK);
0x686E	0xF88D0004  STRB	R0, [SP, #4]
0x6872	0xF2400000  MOVW	R0, #0
0x6876	0xF7FFFD43  BL	_TFT_Fill_Screen+0
0x687A	0xF89D0004  LDRB	R0, [SP, #4]
;cp_game_ctl.h, 850 :: 		switch(cur_dir) {
0x687E	0xE028    B	L_refresh_hs_scr223
; cur_dir end address is: 0 (R0)
;cp_game_ctl.h, 851 :: 		case MOVE_UP:
L_refresh_hs_scr225:
;cp_game_ctl.h, 853 :: 		if (init_cur > 0x5A) {
0x6880	0x4957    LDR	R1, [PC, #348]
0x6882	0x7809    LDRB	R1, [R1, #0]
0x6884	0x295A    CMP	R1, #90
0x6886	0xD902    BLS	L_refresh_hs_scr226
;cp_game_ctl.h, 854 :: 		init_cur = init_cursor_start;
0x6888	0x2241    MOVS	R2, #65
0x688A	0x4955    LDR	R1, [PC, #340]
0x688C	0x700A    STRB	R2, [R1, #0]
;cp_game_ctl.h, 855 :: 		}
L_refresh_hs_scr226:
;cp_game_ctl.h, 856 :: 		++init_cur;
0x688E	0x4A54    LDR	R2, [PC, #336]
0x6890	0x7811    LDRB	R1, [R2, #0]
0x6892	0x1C49    ADDS	R1, R1, #1
0x6894	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 857 :: 		break;
0x6896	0xE022    B	L_refresh_hs_scr224
;cp_game_ctl.h, 859 :: 		case MOVE_DOWN:
L_refresh_hs_scr227:
;cp_game_ctl.h, 860 :: 		if (init_cur < init_cursor_start) {
0x6898	0x4951    LDR	R1, [PC, #324]
0x689A	0x7809    LDRB	R1, [R1, #0]
0x689C	0x2941    CMP	R1, #65
0x689E	0xD203    BCS	L_refresh_hs_scr228
;cp_game_ctl.h, 861 :: 		init_cur = 0x5A;
0x68A0	0x225A    MOVS	R2, #90
0x68A2	0x494F    LDR	R1, [PC, #316]
0x68A4	0x700A    STRB	R2, [R1, #0]
;cp_game_ctl.h, 862 :: 		} else {
0x68A6	0xE003    B	L_refresh_hs_scr229
L_refresh_hs_scr228:
;cp_game_ctl.h, 863 :: 		--init_cur;
0x68A8	0x4A4D    LDR	R2, [PC, #308]
0x68AA	0x7811    LDRB	R1, [R2, #0]
0x68AC	0x1E49    SUBS	R1, R1, #1
0x68AE	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 864 :: 		}
L_refresh_hs_scr229:
;cp_game_ctl.h, 865 :: 		break;
0x68B0	0xE015    B	L_refresh_hs_scr224
;cp_game_ctl.h, 866 :: 		case JBTN_DOWN:
L_refresh_hs_scr230:
;cp_game_ctl.h, 868 :: 		user_score_entry[get_initial_cur_pos()] = init_cur;
0x68B2	0xF7FFF897  BL	_get_initial_cur_pos+0
0x68B6	0x494B    LDR	R1, [PC, #300]
0x68B8	0x180A    ADDS	R2, R1, R0
0x68BA	0x4949    LDR	R1, [PC, #292]
0x68BC	0x7809    LDRB	R1, [R1, #0]
0x68BE	0x7011    STRB	R1, [R2, #0]
;cp_game_ctl.h, 869 :: 		++init_cur_pos;
0x68C0	0x4A49    LDR	R2, [PC, #292]
0x68C2	0x6811    LDR	R1, [R2, #0]
0x68C4	0x1C49    ADDS	R1, R1, #1
0x68C6	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 870 :: 		++hs_cursor_x;
0x68C8	0x4A48    LDR	R2, [PC, #288]
0x68CA	0x6811    LDR	R1, [R2, #0]
0x68CC	0x1C49    ADDS	R1, R1, #1
0x68CE	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 872 :: 		}
0x68D0	0xE005    B	L_refresh_hs_scr224
L_refresh_hs_scr223:
; cur_dir start address is: 0 (R0)
0x68D2	0x2802    CMP	R0, #2
0x68D4	0xD0D4    BEQ	L_refresh_hs_scr225
0x68D6	0x2803    CMP	R0, #3
0x68D8	0xD0DE    BEQ	L_refresh_hs_scr227
0x68DA	0x2804    CMP	R0, #4
0x68DC	0xD0E9    BEQ	L_refresh_hs_scr230
; cur_dir end address is: 0 (R0)
L_refresh_hs_scr224:
;cp_game_ctl.h, 875 :: 		if (init_cur_pos >= 3) {
0x68DE	0x4942    LDR	R1, [PC, #264]
0x68E0	0x6809    LDR	R1, [R1, #0]
0x68E2	0x2903    CMP	R1, #3
0x68E4	0xDB0A    BLT	L_refresh_hs_scr231
;cp_game_ctl.h, 878 :: 		convert_int_ascii(&user_score_entry, 0);
0x68E6	0x2100    MOVS	R1, #0
0x68E8	0x483E    LDR	R0, [PC, #248]
0x68EA	0xF7FFF81D  BL	_convert_int_ascii+0
;cp_game_ctl.h, 881 :: 		set_cur_screen_run_flag(FALSE); // exit this phase move to show top score list
0x68EE	0x2000    MOVS	R0, #0
0x68F0	0xF7FFFAF4  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 882 :: 		set_game_phase(PHASE_PRINT_TOP_TEN);
0x68F4	0x2005    MOVS	R0, #5
0x68F6	0xF7FFFE5B  BL	_set_game_phase+0
;cp_game_ctl.h, 883 :: 		} else {
0x68FA	0xE06D    B	L_refresh_hs_scr232
L_refresh_hs_scr231:
;cp_game_ctl.h, 884 :: 		draw_ini_cell_xy(hs_cursor_x,hs_cursor_y,m_GRAY);
0x68FC	0x493C    LDR	R1, [PC, #240]
0x68FE	0x680A    LDR	R2, [R1, #0]
0x6900	0x493A    LDR	R1, [PC, #232]
0x6902	0x6809    LDR	R1, [R1, #0]
0x6904	0xB208    SXTH	R0, R1
0x6906	0xB211    SXTH	R1, R2
0x6908	0x2204    MOVS	R2, #4
0x690A	0xF7FEFEE9  BL	_draw_ini_cell_xy+0
;cp_game_ctl.h, 885 :: 		sprintf(g_str_buffer, "Enter high score: \x20 ");
0x690E	0x4A39    LDR	R2, [PC, #228]
0x6910	0x4939    LDR	R1, [PC, #228]
0x6912	0xB404    PUSH	(R2)
0x6914	0xB402    PUSH	(R1)
0x6916	0xF7FFFDFF  BL	_sprintf+0
0x691A	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 886 :: 		TFT_Write_Text(&g_str_buffer, 2*PX_BLOCK, 4*PX_BLOCK);
0x691C	0xF2400240  MOVW	R2, #64
0x6920	0xF2400120  MOVW	R1, #32
0x6924	0x4834    LDR	R0, [PC, #208]
0x6926	0xF7FFFB35  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 888 :: 		if (get_initial_cur_pos() == 0) {
0x692A	0xF7FFF85B  BL	_get_initial_cur_pos+0
0x692E	0xB968    CBNZ	R0, L_refresh_hs_scr233
;cp_game_ctl.h, 889 :: 		sprintf(g_str_buffer, "%c \x20_\x20_: \x20 %04d", init_cur, g_game_score);
0x6930	0x4932    LDR	R1, [PC, #200]
0x6932	0x680C    LDR	R4, [R1, #0]
0x6934	0x492A    LDR	R1, [PC, #168]
0x6936	0x780B    LDRB	R3, [R1, #0]
0x6938	0x4A31    LDR	R2, [PC, #196]
0x693A	0x492F    LDR	R1, [PC, #188]
0x693C	0xB410    PUSH	(R4)
0x693E	0xB408    PUSH	(R3)
0x6940	0xB404    PUSH	(R2)
0x6942	0xB402    PUSH	(R1)
0x6944	0xF7FFFDE8  BL	_sprintf+0
0x6948	0xB004    ADD	SP, SP, #16
;cp_game_ctl.h, 890 :: 		} else if (get_initial_cur_pos() == 1) {
0x694A	0xE033    B	L_refresh_hs_scr234
L_refresh_hs_scr233:
0x694C	0xF7FFF84A  BL	_get_initial_cur_pos+0
0x6950	0x2801    CMP	R0, #1
0x6952	0xD110    BNE	L_refresh_hs_scr235
;cp_game_ctl.h, 891 :: 		sprintf(g_str_buffer, "%c\x20%c\x20_: \x20 %04d", user_score_entry[0], init_cur, g_game_score);
0x6954	0x4929    LDR	R1, [PC, #164]
0x6956	0x680D    LDR	R5, [R1, #0]
0x6958	0x4921    LDR	R1, [PC, #132]
0x695A	0x780C    LDRB	R4, [R1, #0]
0x695C	0x4921    LDR	R1, [PC, #132]
0x695E	0x780B    LDRB	R3, [R1, #0]
0x6960	0x4A28    LDR	R2, [PC, #160]
0x6962	0x4925    LDR	R1, [PC, #148]
0x6964	0xB420    PUSH	(R5)
0x6966	0xB410    PUSH	(R4)
0x6968	0xB408    PUSH	(R3)
0x696A	0xB404    PUSH	(R2)
0x696C	0xB402    PUSH	(R1)
0x696E	0xF7FFFDD3  BL	_sprintf+0
0x6972	0xB005    ADD	SP, SP, #20
;cp_game_ctl.h, 892 :: 		} else if (get_initial_cur_pos() == 2) {
0x6974	0xE01E    B	L_refresh_hs_scr236
L_refresh_hs_scr235:
0x6976	0xF7FFF835  BL	_get_initial_cur_pos+0
0x697A	0x2802    CMP	R0, #2
0x697C	0xD113    BNE	L_refresh_hs_scr237
;cp_game_ctl.h, 893 :: 		sprintf(g_str_buffer, "%c\x20%c\x20%c: \x20 %04d", user_score_entry[0], user_score_entry[1], init_cur, g_game_score);
0x697E	0x491F    LDR	R1, [PC, #124]
0x6980	0x680E    LDR	R6, [R1, #0]
0x6982	0x4917    LDR	R1, [PC, #92]
0x6984	0x780D    LDRB	R5, [R1, #0]
0x6986	0x4920    LDR	R1, [PC, #128]
0x6988	0x780C    LDRB	R4, [R1, #0]
0x698A	0x4916    LDR	R1, [PC, #88]
0x698C	0x780B    LDRB	R3, [R1, #0]
0x698E	0x4A1F    LDR	R2, [PC, #124]
0x6990	0x4919    LDR	R1, [PC, #100]
0x6992	0xB440    PUSH	(R6)
0x6994	0xB420    PUSH	(R5)
0x6996	0xB410    PUSH	(R4)
0x6998	0xB408    PUSH	(R3)
0x699A	0xB404    PUSH	(R2)
0x699C	0xB402    PUSH	(R1)
0x699E	0xF7FFFDBB  BL	_sprintf+0
0x69A2	0xB006    ADD	SP, SP, #24
;cp_game_ctl.h, 894 :: 		} else {
0x69A4	0xE006    B	L_refresh_hs_scr238
L_refresh_hs_scr237:
;cp_game_ctl.h, 895 :: 		sprintf(g_str_buffer, "FINISHED");
0x69A6	0x4A1A    LDR	R2, [PC, #104]
0x69A8	0x4913    LDR	R1, [PC, #76]
0x69AA	0xB404    PUSH	(R2)
0x69AC	0xB402    PUSH	(R1)
0x69AE	0xF7FFFDB3  BL	_sprintf+0
0x69B2	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 896 :: 		}
L_refresh_hs_scr238:
L_refresh_hs_scr236:
L_refresh_hs_scr234:
;cp_game_ctl.h, 898 :: 		TFT_Write_Text(&g_str_buffer, 10*PX_BLOCK, 4*PX_BLOCK);
0x69B4	0xF2400240  MOVW	R2, #64
0x69B8	0xF24001A0  MOVW	R1, #160
0x69BC	0x480E    LDR	R0, [PC, #56]
0x69BE	0xF7FFFAE9  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 899 :: 		Delay_ms(200); // Small wait for the user experience
0x69C2	0xF64967FF  MOVW	R7, #40703
0x69C6	0xF2C00724  MOVT	R7, #36
L_refresh_hs_scr239:
0x69CA	0x1E7F    SUBS	R7, R7, #1
0x69CC	0xD1FD    BNE	L_refresh_hs_scr239
0x69CE	0xBF00    NOP
0x69D0	0xBF00    NOP
0x69D2	0xBF00    NOP
0x69D4	0xBF00    NOP
0x69D6	0xBF00    NOP
;cp_game_ctl.h, 900 :: 		}
L_refresh_hs_scr232:
;cp_game_ctl.h, 904 :: 		}
L_end_refresh_hs_scr:
0x69D8	0xF8DDE000  LDR	LR, [SP, #0]
0x69DC	0xB002    ADD	SP, SP, #8
0x69DE	0x4770    BX	LR
0x69E0	0x00032000  	_init_cur+0
0x69E4	0x06B42000  	P7_final_project_main_user_score_entry+0
0x69E8	0x00742000  	P7_final_project_main_init_cur_pos+0
0x69EC	0x00202000  	P7_final_project_main_hs_cursor_x+0
0x69F0	0x00242000  	P7_final_project_main_hs_cursor_y+0
0x69F4	0x8A360000  	?lstr_14_P7_final_project_main+0
0x69F8	0x05B42000  	_g_str_buffer+0
0x69FC	0x00282000  	P7_final_project_main_g_game_score+0
0x6A00	0x8AEF0000  	?lstr_15_P7_final_project_main+0
0x6A04	0x8AFF0000  	?lstr_16_P7_final_project_main+0
0x6A08	0x06B52000  	P7_final_project_main_user_score_entry+1
0x6A0C	0x8ACE0000  	?lstr_17_P7_final_project_main+0
0x6A10	0x8B650000  	?lstr_18_P7_final_project_main+0
; end of _refresh_hs_scr
_get_initial_cur_pos:
;cp_game_ctl.h, 181 :: 		int32_t get_initial_cur_pos () {
0x59E4	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 182 :: 		return init_cur_pos;
0x59E6	0x4802    LDR	R0, [PC, #8]
0x59E8	0x6800    LDR	R0, [R0, #0]
;cp_game_ctl.h, 183 :: 		}
L_end_get_initial_cur_pos:
0x59EA	0xB001    ADD	SP, SP, #4
0x59EC	0x4770    BX	LR
0x59EE	0xBF00    NOP
0x59F0	0x00742000  	P7_final_project_main_init_cur_pos+0
; end of _get_initial_cur_pos
_convert_int_ascii:
;cp_game_ctl.h, 775 :: 		void convert_int_ascii(uint8_t *in_array, int32_t entry_row ) {
; entry_row start address is: 4 (R1)
; in_array start address is: 0 (R0)
0x5928	0xB081    SUB	SP, SP, #4
; entry_row end address is: 4 (R1)
; in_array end address is: 0 (R0)
; in_array start address is: 0 (R0)
; entry_row start address is: 4 (R1)
;cp_game_ctl.h, 776 :: 		int32_t temp_score = g_game_score;
0x592A	0x4A2D    LDR	R2, [PC, #180]
; temp_score start address is: 28 (R7)
0x592C	0x6817    LDR	R7, [R2, #0]
;cp_game_ctl.h, 777 :: 		int32_t temp_val = 0;
;cp_game_ctl.h, 778 :: 		int32_t temp_dvdnd = 0;
;cp_game_ctl.h, 787 :: 		int32_t num_pos_ths = (entry_row * 7) + 3;       // 1000s pos
0x592E	0x2207    MOVS	R2, #7
0x5930	0xFB01F302  MUL	R3, R1, R2
; entry_row end address is: 4 (R1)
0x5934	0x1CDA    ADDS	R2, R3, #3
; num_pos_ths start address is: 32 (R8)
0x5936	0x4690    MOV	R8, R2
;cp_game_ctl.h, 788 :: 		int32_t num_pos_hds = (entry_row * 7) + 4;       // 100s
0x5938	0x1D1A    ADDS	R2, R3, #4
; num_pos_hds start address is: 24 (R6)
0x593A	0x4616    MOV	R6, R2
;cp_game_ctl.h, 789 :: 		int32_t num_pos_ten = (entry_row * 7) + 5;       // 10s
0x593C	0x1D5A    ADDS	R2, R3, #5
; num_pos_ten start address is: 20 (R5)
0x593E	0x4615    MOV	R5, R2
;cp_game_ctl.h, 790 :: 		int32_t num_pos_one = (entry_row * 7) + 6;       // 10s
0x5940	0x1D9A    ADDS	R2, R3, #6
; num_pos_one start address is: 4 (R1)
0x5942	0x4611    MOV	R1, R2
;cp_game_ctl.h, 794 :: 		if (temp_score >= 1000 & g_game_score <= 9999) {
0x5944	0xF5B77F7A  CMP	R7, #1000
0x5948	0xF2400400  MOVW	R4, #0
0x594C	0xDB00    BLT	L__convert_int_ascii452
0x594E	0x2401    MOVS	R4, #1
L__convert_int_ascii452:
0x5950	0x4A23    LDR	R2, [PC, #140]
0x5952	0x6813    LDR	R3, [R2, #0]
0x5954	0xF242720F  MOVW	R2, #9999
0x5958	0x4293    CMP	R3, R2
0x595A	0xF2400200  MOVW	R2, #0
0x595E	0xD800    BHI	L__convert_int_ascii453
0x5960	0x2201    MOVS	R2, #1
L__convert_int_ascii453:
0x5962	0xEA040202  AND	R2, R4, R2, LSL #0
0x5966	0xB172    CBZ	R2, L_convert_int_ascii217
;cp_game_ctl.h, 795 :: 		temp_dvdnd = (temp_score / 1000);
0x5968	0xF24032E8  MOVW	R2, #1000
0x596C	0xFB97F2F2  SDIV	R2, R7, R2
; temp_dvdnd start address is: 16 (R4)
0x5970	0x4614    MOV	R4, R2
;cp_game_ctl.h, 796 :: 		temp_val = temp_dvdnd +0x30;
0x5972	0xF2020330  ADDW	R3, R2, #48
;cp_game_ctl.h, 797 :: 		in_array[num_pos_ths] = temp_val;
0x5976	0xEB000208  ADD	R2, R0, R8, LSL #0
; num_pos_ths end address is: 32 (R8)
0x597A	0x7013    STRB	R3, [R2, #0]
;cp_game_ctl.h, 800 :: 		temp_score = temp_score - (1000 * temp_dvdnd);
0x597C	0xF24032E8  MOVW	R2, #1000
0x5980	0x4362    MULS	R2, R4, R2
; temp_dvdnd end address is: 16 (R4)
0x5982	0x1ABC    SUB	R4, R7, R2
; temp_score end address is: 28 (R7)
; temp_score start address is: 16 (R4)
;cp_game_ctl.h, 802 :: 		} else {
; temp_score end address is: 16 (R4)
0x5984	0xE004    B	L_convert_int_ascii218
L_convert_int_ascii217:
;cp_game_ctl.h, 803 :: 		in_array[num_pos_ths] = 0x30;  // d0;
; num_pos_ths start address is: 32 (R8)
; temp_score start address is: 28 (R7)
0x5986	0xEB000308  ADD	R3, R0, R8, LSL #0
; num_pos_ths end address is: 32 (R8)
0x598A	0x2230    MOVS	R2, #48
0x598C	0x701A    STRB	R2, [R3, #0]
; temp_score end address is: 28 (R7)
0x598E	0x463C    MOV	R4, R7
;cp_game_ctl.h, 804 :: 		}
L_convert_int_ascii218:
;cp_game_ctl.h, 807 :: 		if (temp_score >= 100 ) {
; temp_score start address is: 16 (R4)
0x5990	0x2C64    CMP	R4, #100
0x5992	0xDB0B    BLT	L_convert_int_ascii219
;cp_game_ctl.h, 808 :: 		temp_dvdnd = (temp_score / 100);
0x5994	0x2264    MOVS	R2, #100
0x5996	0xFB94F2F2  SDIV	R2, R4, R2
; temp_dvdnd start address is: 28 (R7)
0x599A	0x4617    MOV	R7, R2
;cp_game_ctl.h, 809 :: 		temp_val = temp_dvdnd + 0x30;
0x599C	0xF2020330  ADDW	R3, R2, #48
;cp_game_ctl.h, 810 :: 		in_array[num_pos_hds] = temp_val;
0x59A0	0x1982    ADDS	R2, R0, R6
; num_pos_hds end address is: 24 (R6)
0x59A2	0x7013    STRB	R3, [R2, #0]
;cp_game_ctl.h, 813 :: 		temp_score = temp_score - (100 * temp_dvdnd);
0x59A4	0x2264    MOVS	R2, #100
0x59A6	0x437A    MULS	R2, R7, R2
; temp_dvdnd end address is: 28 (R7)
0x59A8	0x1AA4    SUB	R4, R4, R2
;cp_game_ctl.h, 815 :: 		} else {
0x59AA	0xE002    B	L_convert_int_ascii220
L_convert_int_ascii219:
;cp_game_ctl.h, 816 :: 		in_array[num_pos_hds] = 0x30;
; num_pos_hds start address is: 24 (R6)
0x59AC	0x1983    ADDS	R3, R0, R6
; num_pos_hds end address is: 24 (R6)
0x59AE	0x2230    MOVS	R2, #48
0x59B0	0x701A    STRB	R2, [R3, #0]
; temp_score end address is: 16 (R4)
;cp_game_ctl.h, 817 :: 		}
L_convert_int_ascii220:
;cp_game_ctl.h, 820 :: 		if (temp_score >= 10) {
; temp_score start address is: 16 (R4)
0x59B2	0x2C0A    CMP	R4, #10
0x59B4	0xDB0B    BLT	L_convert_int_ascii221
;cp_game_ctl.h, 821 :: 		temp_dvdnd = (temp_score / 10);
0x59B6	0x220A    MOVS	R2, #10
0x59B8	0xFB94F2F2  SDIV	R2, R4, R2
; temp_dvdnd start address is: 24 (R6)
0x59BC	0x4616    MOV	R6, R2
;cp_game_ctl.h, 822 :: 		temp_val = temp_dvdnd + 0x30;
0x59BE	0xF2020330  ADDW	R3, R2, #48
;cp_game_ctl.h, 823 :: 		in_array[num_pos_ten] = temp_val;
0x59C2	0x1942    ADDS	R2, R0, R5
; num_pos_ten end address is: 20 (R5)
0x59C4	0x7013    STRB	R3, [R2, #0]
;cp_game_ctl.h, 826 :: 		temp_score = temp_score - (10 * temp_dvdnd);
0x59C6	0x220A    MOVS	R2, #10
0x59C8	0x4372    MULS	R2, R6, R2
; temp_dvdnd end address is: 24 (R6)
0x59CA	0x1AA4    SUB	R4, R4, R2
;cp_game_ctl.h, 827 :: 		}  else {
0x59CC	0xE002    B	L_convert_int_ascii222
L_convert_int_ascii221:
;cp_game_ctl.h, 828 :: 		in_array[num_pos_ten] = 0x30;
; num_pos_ten start address is: 20 (R5)
0x59CE	0x1943    ADDS	R3, R0, R5
; num_pos_ten end address is: 20 (R5)
0x59D0	0x2230    MOVS	R2, #48
0x59D2	0x701A    STRB	R2, [R3, #0]
; temp_score end address is: 16 (R4)
;cp_game_ctl.h, 829 :: 		}
L_convert_int_ascii222:
;cp_game_ctl.h, 832 :: 		in_array[num_pos_one] = temp_score + 0x30;
; temp_score start address is: 16 (R4)
0x59D4	0x1843    ADDS	R3, R0, R1
; in_array end address is: 0 (R0)
; num_pos_one end address is: 4 (R1)
0x59D6	0xF2040230  ADDW	R2, R4, #48
; temp_score end address is: 16 (R4)
0x59DA	0x701A    STRB	R2, [R3, #0]
;cp_game_ctl.h, 833 :: 		}
L_end_convert_int_ascii:
0x59DC	0xB001    ADD	SP, SP, #4
0x59DE	0x4770    BX	LR
0x59E0	0x00282000  	P7_final_project_main_g_game_score+0
; end of _convert_int_ascii
_TIMER2_ISR:
;P7_final_project_main.c, 257 :: 		void TIMER2_ISR() iv IVT_INT_TIM2 {
0x7DF8	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7DFC	0xB081    SUB	SP, SP, #4
0x7DFE	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 258 :: 		TIM2_SR &= ~(1<<0);         // Bit[0] UIF interrupt reset set to 0
0x7E02	0x482C    LDR	R0, [PC, #176]
0x7E04	0x6801    LDR	R1, [R0, #0]
0x7E06	0xF06F0001  MVN	R0, #1
0x7E0A	0x4001    ANDS	R1, R0
0x7E0C	0x4829    LDR	R0, [PC, #164]
0x7E0E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 259 :: 		g_cur_game_phase = get_game_phase();
0x7E10	0xF7FFFC72  BL	_get_game_phase+0
0x7E14	0x4928    LDR	R1, [PC, #160]
0x7E16	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 261 :: 		update_game_time();
0x7E18	0xF7FEFDFC  BL	_update_game_time+0
;P7_final_project_main.c, 263 :: 		if (g_GAME_PHASE == PHASE2_PLAYING) {
0x7E1C	0x4827    LDR	R0, [PC, #156]
0x7E1E	0x7800    LDRB	R0, [R0, #0]
0x7E20	0x2802    CMP	R0, #2
0x7E22	0xD140    BNE	L_TIMER2_ISR336
;P7_final_project_main.c, 266 :: 		update_session_time();
0x7E24	0xF7FFF814  BL	_update_session_time+0
;P7_final_project_main.c, 269 :: 		render_rect_mask(0,0,20,1, m_NAVY);
0x7E28	0x2003    MOVS	R0, #3
0x7E2A	0xB401    PUSH	(R0)
0x7E2C	0x2301    MOVS	R3, #1
0x7E2E	0x2214    MOVS	R2, #20
0x7E30	0x2100    MOVS	R1, #0
0x7E32	0x2000    MOVS	R0, #0
0x7E34	0xF7FFFC68  BL	_render_rect_mask+0
0x7E38	0xB001    ADD	SP, SP, #4
;P7_final_project_main.c, 270 :: 		Delay_ms(50);
0x7E3A	0xF24277BF  MOVW	R7, #10175
0x7E3E	0xF2C00709  MOVT	R7, #9
L_TIMER2_ISR337:
0x7E42	0x1E7F    SUBS	R7, R7, #1
0x7E44	0xD1FD    BNE	L_TIMER2_ISR337
0x7E46	0xBF00    NOP
0x7E48	0xBF00    NOP
0x7E4A	0xBF00    NOP
0x7E4C	0xBF00    NOP
0x7E4E	0xBF00    NOP
;P7_final_project_main.c, 274 :: 		update_time();
0x7E50	0xF7FEFC92  BL	_update_time+0
;P7_final_project_main.c, 277 :: 		update_stats();
0x7E54	0xF7FFFC76  BL	_update_stats+0
;P7_final_project_main.c, 284 :: 		if (adc_val != ADC1_Read(3)) {
0x7E58	0x2003    MOVS	R0, #3
0x7E5A	0xF7FEFBB1  BL	_ADC1_Read+0
0x7E5E	0x4918    LDR	R1, [PC, #96]
0x7E60	0x6809    LDR	R1, [R1, #0]
0x7E62	0x4281    CMP	R1, R0
0x7E64	0xD01F    BEQ	L_TIMER2_ISR339
;P7_final_project_main.c, 285 :: 		adc_val = ADC1_Read(3);
0x7E66	0x2003    MOVS	R0, #3
0x7E68	0xF7FEFBAA  BL	_ADC1_Read+0
0x7E6C	0x4A14    LDR	R2, [PC, #80]
0x7E6E	0x6010    STR	R0, [R2, #0]
;P7_final_project_main.c, 286 :: 		adc_val = adc_val/ 215;  // 9000/500 = 18 @ 500ticks  steps so (3883-6)/18 215
0x7E70	0x4610    MOV	R0, R2
0x7E72	0x6801    LDR	R1, [R0, #0]
0x7E74	0x20D7    MOVS	R0, #215
0x7E76	0xFBB1F0F0  UDIV	R0, R1, R0
0x7E7A	0x6010    STR	R0, [R2, #0]
;P7_final_project_main.c, 289 :: 		update_game_speed(adc_val);
0x7E7C	0xF7FEFE08  BL	_update_game_speed+0
;P7_final_project_main.c, 291 :: 		if (adc_val <= 0 ) {
0x7E80	0x480F    LDR	R0, [PC, #60]
0x7E82	0x6800    LDR	R0, [R0, #0]
0x7E84	0x2800    CMP	R0, #0
0x7E86	0xD804    BHI	L_TIMER2_ISR340
;P7_final_project_main.c, 292 :: 		TIM3_ARR = 500;
0x7E88	0xF24011F4  MOVW	R1, #500
0x7E8C	0x480D    LDR	R0, [PC, #52]
0x7E8E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 293 :: 		} else {
0x7E90	0xE006    B	L_TIMER2_ISR341
L_TIMER2_ISR340:
;P7_final_project_main.c, 294 :: 		TIM3_ARR =  (adc_val * 500);
0x7E92	0x480B    LDR	R0, [PC, #44]
0x7E94	0x6801    LDR	R1, [R0, #0]
0x7E96	0xF24010F4  MOVW	R0, #500
0x7E9A	0x4341    MULS	R1, R0, R1
0x7E9C	0x4809    LDR	R0, [PC, #36]
0x7E9E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 295 :: 		}
L_TIMER2_ISR341:
;P7_final_project_main.c, 296 :: 		TIM3_CNT = 0;
0x7EA0	0x2100    MOVS	R1, #0
0x7EA2	0x4809    LDR	R0, [PC, #36]
0x7EA4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 297 :: 		}
L_TIMER2_ISR339:
;P7_final_project_main.c, 302 :: 		}
L_TIMER2_ISR336:
;P7_final_project_main.c, 303 :: 		}
L_end_TIMER2_ISR:
0x7EA6	0xF8DDE000  LDR	LR, [SP, #0]
0x7EAA	0xB001    ADD	SP, SP, #4
0x7EAC	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7EB0	0x4770    BX	LR
0x7EB2	0xBF00    NOP
0x7EB4	0x00104000  	TIM2_SR+0
0x7EB8	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7EBC	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
0x7EC0	0x08602000  	_adc_val+0
0x7EC4	0x042C4000  	TIM3_ARR+0
0x7EC8	0x04244000  	TIM3_CNT+0
; end of _TIMER2_ISR
_update_game_time:
;cp_game_ctl.h, 161 :: 		void update_game_time () {
0x6A14	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 162 :: 		g_time_count++;
0x6A16	0x4803    LDR	R0, [PC, #12]
0x6A18	0x6800    LDR	R0, [R0, #0]
0x6A1A	0x1C41    ADDS	R1, R0, #1
0x6A1C	0x4801    LDR	R0, [PC, #4]
0x6A1E	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 164 :: 		}
L_end_update_game_time:
0x6A20	0xB001    ADD	SP, SP, #4
0x6A22	0x4770    BX	LR
0x6A24	0x001C2000  	P7_final_project_main_g_time_count+0
; end of _update_game_time
_ADC1_Read:
;__Lib_ADC_12_32F10x_16ch.c, 202 :: 		
; channel start address is: 0 (R0)
0x65C0	0xB081    SUB	SP, SP, #4
0x65C2	0xF8CDE000  STR	LR, [SP, #0]
0x65C6	0xFA1FFA80  UXTH	R10, R0
; channel end address is: 0 (R0)
; channel start address is: 40 (R10)
;__Lib_ADC_12_32F10x_16ch.c, 206 :: 		
0x65CA	0x2101    MOVS	R1, #1
0x65CC	0xB209    SXTH	R1, R1
0x65CE	0xFA01F10A  LSL	R1, R1, R10
;__Lib_ADC_12_32F10x_16ch.c, 207 :: 		
0x65D2	0xB288    UXTH	R0, R1
0x65D4	0xF7FFFDEA  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_12_32F10x_16ch.c, 208 :: 		
0x65D8	0xF7FFFEDA  BL	_ADC1_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 209 :: 		
0x65DC	0xFA1FF08A  UXTH	R0, R10
; channel end address is: 40 (R10)
0x65E0	0xF7FFF994  BL	_ADC1_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 211 :: 		
0x65E4	0x2201    MOVS	R2, #1
0x65E6	0xB252    SXTB	R2, R2
0x65E8	0x4902    LDR	R1, [PC, #8]
0x65EA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_12_32F10x_16ch.c, 212 :: 		
;__Lib_ADC_12_32F10x_16ch.c, 213 :: 		
L_end_ADC1_Read:
0x65EC	0xF8DDE000  LDR	LR, [SP, #0]
0x65F0	0xB001    ADD	SP, SP, #4
0x65F2	0x4770    BX	LR
0x65F4	0x81004224  	ADC1_CR2bits+0
; end of _ADC1_Read
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x590C	0xB081    SUB	SP, SP, #4
0x590E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x5912	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x5914	0x4803    LDR	R0, [PC, #12]
0x5916	0xF7FFF859  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x591A	0xF8DDE000  LDR	LR, [SP, #0]
0x591E	0xB001    ADD	SP, SP, #4
0x5920	0x4770    BX	LR
0x5922	0xBF00    NOP
0x5924	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x49CC	0xB081    SUB	SP, SP, #4
0x49CE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x49D2	0xF2000434  ADDW	R4, R0, #52
0x49D6	0x090A    LSRS	R2, R1, #4
0x49D8	0xB292    UXTH	R2, R2
0x49DA	0xB293    UXTH	R3, R2
0x49DC	0x6822    LDR	R2, [R4, #0]
0x49DE	0xF3631204  BFI	R2, R3, #4, #1
0x49E2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x49E4	0xF2000434  ADDW	R4, R0, #52
0x49E8	0x08CA    LSRS	R2, R1, #3
0x49EA	0xB292    UXTH	R2, R2
0x49EC	0xB293    UXTH	R3, R2
0x49EE	0x6822    LDR	R2, [R4, #0]
0x49F0	0xF36302C3  BFI	R2, R3, #3, #1
0x49F4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x49F6	0xF2000434  ADDW	R4, R0, #52
0x49FA	0x088A    LSRS	R2, R1, #2
0x49FC	0xB292    UXTH	R2, R2
0x49FE	0xB293    UXTH	R3, R2
0x4A00	0x6822    LDR	R2, [R4, #0]
0x4A02	0xF3630282  BFI	R2, R3, #2, #1
0x4A06	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x4A08	0xF2000434  ADDW	R4, R0, #52
0x4A0C	0x084A    LSRS	R2, R1, #1
0x4A0E	0xB292    UXTH	R2, R2
0x4A10	0xB293    UXTH	R3, R2
0x4A12	0x6822    LDR	R2, [R4, #0]
0x4A14	0xF3630241  BFI	R2, R3, #1, #1
0x4A18	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x4A1A	0xF2000434  ADDW	R4, R0, #52
0x4A1E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x4A20	0x6822    LDR	R2, [R4, #0]
0x4A22	0xF3630200  BFI	R2, R3, #0, #1
0x4A26	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x4A28	0xF2000408  ADDW	R4, R0, #8
0x4A2C	0x2301    MOVS	R3, #1
0x4A2E	0x6822    LDR	R2, [R4, #0]
0x4A30	0xF3630200  BFI	R2, R3, #0, #1
0x4A34	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x4A36	0xF2000408  ADDW	R4, R0, #8
0x4A3A	0x2301    MOVS	R3, #1
0x4A3C	0x6822    LDR	R2, [R4, #0]
0x4A3E	0xF3635296  BFI	R2, R3, #22, #1
0x4A42	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x4A44	0xF7FBFC00  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x4A48	0x6803    LDR	R3, [R0, #0]
0x4A4A	0xF3C30240  UBFX	R2, R3, #1, #1
0x4A4E	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x4A50	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x4A52	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x4A56	0x6812    LDR	R2, [R2, #0]
0x4A58	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x4A5A	0xF8DDE000  LDR	LR, [SP, #0]
0x4A5E	0xB001    ADD	SP, SP, #4
0x4A60	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_update_game_speed:
;cp_game_ctl.h, 143 :: 		void update_game_speed(uint32_t gspeed) {
; gspeed start address is: 0 (R0)
0x6A90	0xB081    SUB	SP, SP, #4
; gspeed end address is: 0 (R0)
; gspeed start address is: 0 (R0)
;cp_game_ctl.h, 144 :: 		game_speed = gspeed;
0x6A92	0x4902    LDR	R1, [PC, #8]
0x6A94	0x6008    STR	R0, [R1, #0]
; gspeed end address is: 0 (R0)
;cp_game_ctl.h, 145 :: 		}
L_end_update_game_speed:
0x6A96	0xB001    ADD	SP, SP, #4
0x6A98	0x4770    BX	LR
0x6A9A	0xBF00    NOP
0x6A9C	0x00542000  	_game_speed+0
; end of _update_game_speed
_TIMER3_ISR:
;P7_final_project_main.c, 306 :: 		void TIMER3_ISR() iv IVT_INT_TIM3 {
0x7D28	0xE92D07F0  PUSH	(R4, R5, R6, R7, R8, R9, R10)
0x7D2C	0xB081    SUB	SP, SP, #4
0x7D2E	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 307 :: 		g_cur_game_phase = get_game_phase();
0x7D32	0xF7FFFCE1  BL	_get_game_phase+0
0x7D36	0x4909    LDR	R1, [PC, #36]
0x7D38	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 308 :: 		TIM3_SR &= ~(1<<0);         // Bit[0] UIF interrupt reset set to 0
0x7D3A	0x4809    LDR	R0, [PC, #36]
0x7D3C	0x6801    LDR	R1, [R0, #0]
0x7D3E	0xF06F0001  MVN	R0, #1
0x7D42	0x4001    ANDS	R1, R0
0x7D44	0x4806    LDR	R0, [PC, #24]
0x7D46	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 310 :: 		toggle_game_clock_delay();
0x7D48	0xF7FEFFE8  BL	_toggle_game_clock_delay+0
;P7_final_project_main.c, 317 :: 		screen_refresh_TIM3();
0x7D4C	0xF7FEFF80  BL	_screen_refresh_TIM3+0
;P7_final_project_main.c, 318 :: 		}
L_end_TIMER3_ISR:
0x7D50	0xF8DDE000  LDR	LR, [SP, #0]
0x7D54	0xB001    ADD	SP, SP, #4
0x7D56	0xE8BD07F0  POP	(R4, R5, R6, R7, R8, R9, R10)
0x7D5A	0x4770    BX	LR
0x7D5C	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7D60	0x04104000  	TIM3_SR+0
; end of _TIMER3_ISR
_toggle_game_clock_delay:
;cp_game_ctl.h, 155 :: 		void toggle_game_clock_delay() {
0x6D1C	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 156 :: 		g_game_clock_delay_tim3 = ~g_game_clock_delay_tim3;
0x6D1E	0x4803    LDR	R0, [PC, #12]
0x6D20	0x7800    LDRB	R0, [R0, #0]
0x6D22	0x43C1    MVN	R1, R0
0x6D24	0x4801    LDR	R0, [PC, #4]
0x6D26	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 157 :: 		}
L_end_toggle_game_clock_delay:
0x6D28	0xB001    ADD	SP, SP, #4
0x6D2A	0x4770    BX	LR
0x6D2C	0x00D82000  	P7_final_project_main_g_game_clock_delay_tim3+0
; end of _toggle_game_clock_delay
_screen_refresh_TIM3:
;cp_game_ctl.h, 681 :: 		void screen_refresh_TIM3() {
0x6C50	0xB081    SUB	SP, SP, #4
0x6C52	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 685 :: 		if ( check_snake_collision((m_node_tail)->node_x, (m_node_tail)->node_y, m_node_tail+1) == FALSE ) {
0x6C56	0x4B2B    LDR	R3, [PC, #172]
0x6C58	0x6818    LDR	R0, [R3, #0]
0x6C5A	0x1D02    ADDS	R2, R0, #4
0x6C5C	0x4618    MOV	R0, R3
0x6C5E	0x6800    LDR	R0, [R0, #0]
0x6C60	0x1C80    ADDS	R0, R0, #2
0x6C62	0xF9B00000  LDRSH	R0, [R0, #0]
0x6C66	0xB201    SXTH	R1, R0
0x6C68	0x4618    MOV	R0, R3
0x6C6A	0x6800    LDR	R0, [R0, #0]
0x6C6C	0xF9B00000  LDRSH	R0, [R0, #0]
0x6C70	0xF7FFFC6C  BL	_check_snake_collision+0
0x6C74	0xB920    CBNZ	R0, L_screen_refresh_TIM3205
;cp_game_ctl.h, 686 :: 		clean_tail(m_node_tail, m_BLACK);
0x6C76	0x4823    LDR	R0, [PC, #140]
0x6C78	0x6800    LDR	R0, [R0, #0]
0x6C7A	0x2100    MOVS	R1, #0
0x6C7C	0xF7FEFB2C  BL	_clean_tail+0
;cp_game_ctl.h, 687 :: 		}
L_screen_refresh_TIM3205:
;cp_game_ctl.h, 689 :: 		draw_cell_xy(g_fd_x_val, g_fd_y_val, m_FUCHSIA); // refresh food
0x6C80	0x4821    LDR	R0, [PC, #132]
0x6C82	0x6801    LDR	R1, [R0, #0]
0x6C84	0x4821    LDR	R0, [PC, #132]
0x6C86	0x6800    LDR	R0, [R0, #0]
0x6C88	0x2206    MOVS	R2, #6
0x6C8A	0xF7FBFC25  BL	_draw_cell_xy+0
;cp_game_ctl.h, 690 :: 		Delay_ms(5);
0x6C8E	0xF64E275F  MOVW	R7, #59999
0x6C92	0xF2C00700  MOVT	R7, #0
0x6C96	0xBF00    NOP
0x6C98	0xBF00    NOP
L_screen_refresh_TIM3206:
0x6C9A	0x1E7F    SUBS	R7, R7, #1
0x6C9C	0xD1FD    BNE	L_screen_refresh_TIM3206
0x6C9E	0xBF00    NOP
0x6CA0	0xBF00    NOP
0x6CA2	0xBF00    NOP
;cp_game_ctl.h, 691 :: 		move_snake();
0x6CA4	0xF7FEFB34  BL	_move_snake+0
;cp_game_ctl.h, 693 :: 		if (g_GAME_PHASE != PHASE_QUIT) {
0x6CA8	0x4819    LDR	R0, [PC, #100]
0x6CAA	0x7800    LDRB	R0, [R0, #0]
0x6CAC	0x2803    CMP	R0, #3
0x6CAE	0xD024    BEQ	L_screen_refresh_TIM3208
;cp_game_ctl.h, 695 :: 		print_snake(m_node_head, m_GREEN);
0x6CB0	0x4818    LDR	R0, [PC, #96]
0x6CB2	0x6800    LDR	R0, [R0, #0]
0x6CB4	0x2105    MOVS	R1, #5
0x6CB6	0xF7FDFB25  BL	_print_snake+0
;cp_game_ctl.h, 696 :: 		Delay_ms(5);
0x6CBA	0xF64E275F  MOVW	R7, #59999
0x6CBE	0xF2C00700  MOVT	R7, #0
L_screen_refresh_TIM3209:
0x6CC2	0x1E7F    SUBS	R7, R7, #1
0x6CC4	0xD1FD    BNE	L_screen_refresh_TIM3209
0x6CC6	0xBF00    NOP
0x6CC8	0xBF00    NOP
0x6CCA	0xBF00    NOP
0x6CCC	0xBF00    NOP
0x6CCE	0xBF00    NOP
;cp_game_ctl.h, 699 :: 		if ( check_snake_collision(g_fd_x_val, g_fd_y_val, m_node_head) == FALSE ) {
0x6CD0	0x4810    LDR	R0, [PC, #64]
0x6CD2	0x6802    LDR	R2, [R0, #0]
0x6CD4	0x480C    LDR	R0, [PC, #48]
0x6CD6	0x6801    LDR	R1, [R0, #0]
0x6CD8	0x480C    LDR	R0, [PC, #48]
0x6CDA	0x6800    LDR	R0, [R0, #0]
0x6CDC	0xF7FFFC36  BL	_check_snake_collision+0
0x6CE0	0xB910    CBNZ	R0, L_screen_refresh_TIM3211
;cp_game_ctl.h, 700 :: 		incr_snake_tail();
0x6CE2	0xF7FEFC0D  BL	_incr_snake_tail+0
;cp_game_ctl.h, 701 :: 		} else {
0x6CE6	0xE008    B	L_screen_refresh_TIM3212
L_screen_refresh_TIM3211:
;cp_game_ctl.h, 703 :: 		play_sfx_food(20);
0x6CE8	0x2014    MOVS	R0, #20
0x6CEA	0xF7FEFC35  BL	_play_sfx_food+0
;cp_game_ctl.h, 704 :: 		g_game_score++;
0x6CEE	0x490A    LDR	R1, [PC, #40]
0x6CF0	0x6808    LDR	R0, [R1, #0]
0x6CF2	0x1C40    ADDS	R0, R0, #1
0x6CF4	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 705 :: 		generate_food();
0x6CF6	0xF7FFFB8B  BL	_generate_food+0
;cp_game_ctl.h, 706 :: 		}
L_screen_refresh_TIM3212:
;cp_game_ctl.h, 707 :: 		}
L_screen_refresh_TIM3208:
;cp_game_ctl.h, 708 :: 		}
L_end_screen_refresh_TIM3:
0x6CFA	0xF8DDE000  LDR	LR, [SP, #0]
0x6CFE	0xB001    ADD	SP, SP, #4
0x6D00	0x4770    BX	LR
0x6D02	0xBF00    NOP
0x6D04	0x005C2000  	_m_node_tail+0
0x6D08	0x00702000  	P7_final_project_main_g_fd_y_val+0
0x6D0C	0x006C2000  	P7_final_project_main_g_fd_x_val+0
0x6D10	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
0x6D14	0x00602000  	_m_node_head+0
0x6D18	0x00282000  	P7_final_project_main_g_game_score+0
; end of _screen_refresh_TIM3
_clean_tail:
;cp_pix_render.h, 313 :: 		void clean_tail(t_node * node_tail,  uint8_t color_8bit) {
; color_8bit start address is: 4 (R1)
; node_tail start address is: 0 (R0)
0x52D8	0xB081    SUB	SP, SP, #4
0x52DA	0xF8CDE000  STR	LR, [SP, #0]
; color_8bit end address is: 4 (R1)
; node_tail end address is: 0 (R0)
; node_tail start address is: 0 (R0)
; color_8bit start address is: 4 (R1)
;cp_pix_render.h, 314 :: 		print_snake(node_tail, color_8bit);
; color_8bit end address is: 4 (R1)
; node_tail end address is: 0 (R0)
0x52DE	0xF7FFF811  BL	_print_snake+0
;cp_pix_render.h, 315 :: 		}
L_end_clean_tail:
0x52E2	0xF8DDE000  LDR	LR, [SP, #0]
0x52E6	0xB001    ADD	SP, SP, #4
0x52E8	0x4770    BX	LR
; end of _clean_tail
_move_snake:
;cp_game_ctl.h, 290 :: 		void move_snake() {
0x5310	0xB081    SUB	SP, SP, #4
0x5312	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 292 :: 		int16_t temp_x = m_node_head->node_x;
0x5316	0x4975    LDR	R1, [PC, #468]
0x5318	0x6808    LDR	R0, [R1, #0]
0x531A	0xF9B00000  LDRSH	R0, [R0, #0]
; temp_x start address is: 12 (R3)
0x531E	0xB203    SXTH	R3, R0
;cp_game_ctl.h, 293 :: 		int16_t temp_y = m_node_head->node_y;
0x5320	0x4608    MOV	R0, R1
0x5322	0x6800    LDR	R0, [R0, #0]
0x5324	0x1C80    ADDS	R0, R0, #2
0x5326	0xF9B00000  LDRSH	R0, [R0, #0]
; temp_y start address is: 16 (R4)
0x532A	0xB204    SXTH	R4, R0
;cp_game_ctl.h, 295 :: 		if (g_curr_snake_dir == MOVE_RIGHT) {
0x532C	0x4870    LDR	R0, [PC, #448]
0x532E	0x7800    LDRB	R0, [R0, #0]
0x5330	0x2800    CMP	R0, #0
0x5332	0xD131    BNE	L_move_snake137
;cp_game_ctl.h, 297 :: 		if (m_node_head+1 > m_node_end) {
0x5334	0x486D    LDR	R0, [PC, #436]
0x5336	0x6800    LDR	R0, [R0, #0]
0x5338	0x1D01    ADDS	R1, R0, #4
0x533A	0x486E    LDR	R0, [PC, #440]
0x533C	0x6800    LDR	R0, [R0, #0]
0x533E	0x4281    CMP	R1, R0
0x5340	0xD90C    BLS	L_move_snake138
;cp_game_ctl.h, 298 :: 		m_node_start->node_x = ++temp_x;
0x5342	0x1C5A    ADDS	R2, R3, #1
; temp_x end address is: 12 (R3)
0x5344	0x496C    LDR	R1, [PC, #432]
0x5346	0x6808    LDR	R0, [R1, #0]
0x5348	0x8002    STRH	R2, [R0, #0]
;cp_game_ctl.h, 299 :: 		m_node_start->node_y = temp_y;
0x534A	0x4608    MOV	R0, R1
0x534C	0x6800    LDR	R0, [R0, #0]
0x534E	0x1C80    ADDS	R0, R0, #2
0x5350	0x8004    STRH	R4, [R0, #0]
; temp_y end address is: 16 (R4)
;cp_game_ctl.h, 301 :: 		m_node_head = m_node_start;
0x5352	0x4608    MOV	R0, R1
0x5354	0x6801    LDR	R1, [R0, #0]
0x5356	0x4865    LDR	R0, [PC, #404]
0x5358	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 302 :: 		} else {
0x535A	0xE00B    B	L_move_snake139
L_move_snake138:
;cp_game_ctl.h, 304 :: 		(m_node_head+1)->node_x = ++temp_x;
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x535C	0x4A63    LDR	R2, [PC, #396]
0x535E	0x6810    LDR	R0, [R2, #0]
0x5360	0x1D01    ADDS	R1, R0, #4
0x5362	0x1C58    ADDS	R0, R3, #1
; temp_x end address is: 12 (R3)
0x5364	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 305 :: 		(m_node_head+1)->node_y = temp_y;
0x5366	0x4610    MOV	R0, R2
0x5368	0x6800    LDR	R0, [R0, #0]
0x536A	0x1D00    ADDS	R0, R0, #4
0x536C	0x1C80    ADDS	R0, R0, #2
0x536E	0x8004    STRH	R4, [R0, #0]
; temp_y end address is: 16 (R4)
;cp_game_ctl.h, 306 :: 		incr_snake_head();
0x5370	0xF7FFFB78  BL	_incr_snake_head+0
;cp_game_ctl.h, 307 :: 		}
L_move_snake139:
;cp_game_ctl.h, 313 :: 		if (m_node_head->node_x > MAX_COL_WIDTH-1 ) { //0-indexed array
0x5374	0x485D    LDR	R0, [PC, #372]
0x5376	0x6800    LDR	R0, [R0, #0]
0x5378	0xF9B00000  LDRSH	R0, [R0, #0]
0x537C	0x2813    CMP	R0, #19
0x537E	0xDD0A    BLE	L_move_snake140
;cp_game_ctl.h, 315 :: 		if (g_GAME_MODE == NORMAL_MODE) {
0x5380	0x485E    LDR	R0, [PC, #376]
0x5382	0x7800    LDRB	R0, [R0, #0]
0x5384	0xB910    CBNZ	R0, L_move_snake141
;cp_game_ctl.h, 316 :: 		game_over();
0x5386	0xF7FFFB85  BL	_game_over+0
;cp_game_ctl.h, 318 :: 		} else {
0x538A	0xE004    B	L_move_snake142
L_move_snake141:
;cp_game_ctl.h, 319 :: 		m_node_head->node_x = 0;
0x538C	0x2100    MOVS	R1, #0
0x538E	0xB209    SXTH	R1, R1
0x5390	0x4856    LDR	R0, [PC, #344]
0x5392	0x6800    LDR	R0, [R0, #0]
0x5394	0x8001    STRH	R1, [R0, #0]
;cp_game_ctl.h, 320 :: 		}
L_move_snake142:
;cp_game_ctl.h, 321 :: 		}
L_move_snake140:
;cp_game_ctl.h, 322 :: 		}
0x5396	0xE0A5    B	L_move_snake143
L_move_snake137:
;cp_game_ctl.h, 323 :: 		else if (g_curr_snake_dir == MOVE_LEFT)  {
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x5398	0x4855    LDR	R0, [PC, #340]
0x539A	0x7800    LDRB	R0, [R0, #0]
0x539C	0x2801    CMP	R0, #1
0x539E	0xD131    BNE	L_move_snake144
;cp_game_ctl.h, 325 :: 		if (m_node_head+1 > m_node_end) {
0x53A0	0x4852    LDR	R0, [PC, #328]
0x53A2	0x6800    LDR	R0, [R0, #0]
0x53A4	0x1D01    ADDS	R1, R0, #4
0x53A6	0x4853    LDR	R0, [PC, #332]
0x53A8	0x6800    LDR	R0, [R0, #0]
0x53AA	0x4281    CMP	R1, R0
0x53AC	0xD90C    BLS	L_move_snake145
;cp_game_ctl.h, 326 :: 		(m_node_start)->node_x = --temp_x;
0x53AE	0x1E5A    SUBS	R2, R3, #1
; temp_x end address is: 12 (R3)
0x53B0	0x4951    LDR	R1, [PC, #324]
0x53B2	0x6808    LDR	R0, [R1, #0]
0x53B4	0x8002    STRH	R2, [R0, #0]
;cp_game_ctl.h, 327 :: 		(m_node_start)->node_y = temp_y;
0x53B6	0x4608    MOV	R0, R1
0x53B8	0x6800    LDR	R0, [R0, #0]
0x53BA	0x1C80    ADDS	R0, R0, #2
0x53BC	0x8004    STRH	R4, [R0, #0]
; temp_y end address is: 16 (R4)
;cp_game_ctl.h, 329 :: 		m_node_head = m_node_start;
0x53BE	0x4608    MOV	R0, R1
0x53C0	0x6801    LDR	R1, [R0, #0]
0x53C2	0x484A    LDR	R0, [PC, #296]
0x53C4	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 330 :: 		} else {
0x53C6	0xE00B    B	L_move_snake146
L_move_snake145:
;cp_game_ctl.h, 332 :: 		(m_node_head+1)->node_x = --temp_x;
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x53C8	0x4A48    LDR	R2, [PC, #288]
0x53CA	0x6810    LDR	R0, [R2, #0]
0x53CC	0x1D01    ADDS	R1, R0, #4
0x53CE	0x1E58    SUBS	R0, R3, #1
; temp_x end address is: 12 (R3)
0x53D0	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 333 :: 		(m_node_head+1)->node_y = temp_y;
0x53D2	0x4610    MOV	R0, R2
0x53D4	0x6800    LDR	R0, [R0, #0]
0x53D6	0x1D00    ADDS	R0, R0, #4
0x53D8	0x1C80    ADDS	R0, R0, #2
0x53DA	0x8004    STRH	R4, [R0, #0]
; temp_y end address is: 16 (R4)
;cp_game_ctl.h, 335 :: 		incr_snake_head();
0x53DC	0xF7FFFB42  BL	_incr_snake_head+0
;cp_game_ctl.h, 336 :: 		}
L_move_snake146:
;cp_game_ctl.h, 339 :: 		if (m_node_head->node_x < 0) {
0x53E0	0x4842    LDR	R0, [PC, #264]
0x53E2	0x6800    LDR	R0, [R0, #0]
0x53E4	0xF9B00000  LDRSH	R0, [R0, #0]
0x53E8	0x2800    CMP	R0, #0
0x53EA	0xDA0A    BGE	L_move_snake147
;cp_game_ctl.h, 340 :: 		if (g_GAME_MODE == NORMAL_MODE) {
0x53EC	0x4843    LDR	R0, [PC, #268]
0x53EE	0x7800    LDRB	R0, [R0, #0]
0x53F0	0xB910    CBNZ	R0, L_move_snake148
;cp_game_ctl.h, 341 :: 		game_over();
0x53F2	0xF7FFFB4F  BL	_game_over+0
;cp_game_ctl.h, 343 :: 		} else {
0x53F6	0xE004    B	L_move_snake149
L_move_snake148:
;cp_game_ctl.h, 344 :: 		m_node_head->node_x = 19;
0x53F8	0x2113    MOVS	R1, #19
0x53FA	0xB209    SXTH	R1, R1
0x53FC	0x483B    LDR	R0, [PC, #236]
0x53FE	0x6800    LDR	R0, [R0, #0]
0x5400	0x8001    STRH	R1, [R0, #0]
;cp_game_ctl.h, 345 :: 		}
L_move_snake149:
;cp_game_ctl.h, 346 :: 		}
L_move_snake147:
;cp_game_ctl.h, 348 :: 		}
0x5402	0xE06F    B	L_move_snake150
L_move_snake144:
;cp_game_ctl.h, 349 :: 		else if (g_curr_snake_dir == MOVE_UP)  {
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x5404	0x483A    LDR	R0, [PC, #232]
0x5406	0x7800    LDRB	R0, [R0, #0]
0x5408	0x2802    CMP	R0, #2
0x540A	0xD134    BNE	L_move_snake151
;cp_game_ctl.h, 351 :: 		if (m_node_head+1 > m_node_end) {
0x540C	0x4837    LDR	R0, [PC, #220]
0x540E	0x6800    LDR	R0, [R0, #0]
0x5410	0x1D01    ADDS	R1, R0, #4
0x5412	0x4838    LDR	R0, [PC, #224]
0x5414	0x6800    LDR	R0, [R0, #0]
0x5416	0x4281    CMP	R1, R0
0x5418	0xD90C    BLS	L_move_snake152
;cp_game_ctl.h, 352 :: 		(m_node_start)->node_x = temp_x;
0x541A	0x4A37    LDR	R2, [PC, #220]
0x541C	0x6810    LDR	R0, [R2, #0]
0x541E	0x8003    STRH	R3, [R0, #0]
; temp_x end address is: 12 (R3)
;cp_game_ctl.h, 353 :: 		(m_node_start)->node_y = --temp_y;
0x5420	0x4610    MOV	R0, R2
0x5422	0x6800    LDR	R0, [R0, #0]
0x5424	0x1C81    ADDS	R1, R0, #2
0x5426	0x1E60    SUBS	R0, R4, #1
; temp_y end address is: 16 (R4)
0x5428	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 354 :: 		m_node_head = m_node_start;
0x542A	0x4610    MOV	R0, R2
0x542C	0x6801    LDR	R1, [R0, #0]
0x542E	0x482F    LDR	R0, [PC, #188]
0x5430	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 355 :: 		} else {
0x5432	0xE00B    B	L_move_snake153
L_move_snake152:
;cp_game_ctl.h, 357 :: 		(m_node_head+1)->node_x = temp_x;
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x5434	0x492D    LDR	R1, [PC, #180]
0x5436	0x6808    LDR	R0, [R1, #0]
0x5438	0x1D00    ADDS	R0, R0, #4
0x543A	0x8003    STRH	R3, [R0, #0]
; temp_x end address is: 12 (R3)
;cp_game_ctl.h, 358 :: 		(m_node_head+1)->node_y = --temp_y;
0x543C	0x4608    MOV	R0, R1
0x543E	0x6800    LDR	R0, [R0, #0]
0x5440	0x1D00    ADDS	R0, R0, #4
0x5442	0x1C81    ADDS	R1, R0, #2
0x5444	0x1E60    SUBS	R0, R4, #1
; temp_y end address is: 16 (R4)
0x5446	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 360 :: 		incr_snake_head();
0x5448	0xF7FFFB0C  BL	_incr_snake_head+0
;cp_game_ctl.h, 361 :: 		}
L_move_snake153:
;cp_game_ctl.h, 364 :: 		if (m_node_head->node_y < 1 ) { // status bar is row 0
0x544C	0x4827    LDR	R0, [PC, #156]
0x544E	0x6800    LDR	R0, [R0, #0]
0x5450	0x1C80    ADDS	R0, R0, #2
0x5452	0xF9B00000  LDRSH	R0, [R0, #0]
0x5456	0x2801    CMP	R0, #1
0x5458	0xDA0C    BGE	L_move_snake154
;cp_game_ctl.h, 365 :: 		if (g_GAME_MODE == NORMAL_MODE) {
0x545A	0x4828    LDR	R0, [PC, #160]
0x545C	0x7800    LDRB	R0, [R0, #0]
0x545E	0xB910    CBNZ	R0, L_move_snake155
;cp_game_ctl.h, 366 :: 		game_over();
0x5460	0xF7FFFB18  BL	_game_over+0
;cp_game_ctl.h, 368 :: 		} else {
0x5464	0xE006    B	L_move_snake156
L_move_snake155:
;cp_game_ctl.h, 369 :: 		m_node_head->node_y = (MAX_ROW_LENGTH-1);
0x5466	0x4821    LDR	R0, [PC, #132]
0x5468	0x6800    LDR	R0, [R0, #0]
0x546A	0x1C81    ADDS	R1, R0, #2
0x546C	0xF240000E  MOVW	R0, #14
0x5470	0xB200    SXTH	R0, R0
0x5472	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 370 :: 		}
L_move_snake156:
;cp_game_ctl.h, 371 :: 		}
L_move_snake154:
;cp_game_ctl.h, 372 :: 		}
0x5474	0xE036    B	L_move_snake157
L_move_snake151:
;cp_game_ctl.h, 373 :: 		else if (g_curr_snake_dir == MOVE_DOWN)  {
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x5476	0x481E    LDR	R0, [PC, #120]
0x5478	0x7800    LDRB	R0, [R0, #0]
0x547A	0x2803    CMP	R0, #3
0x547C	0xD132    BNE	L_move_snake158
;cp_game_ctl.h, 374 :: 		if (m_node_head+1 > m_node_end) {
0x547E	0x481B    LDR	R0, [PC, #108]
0x5480	0x6800    LDR	R0, [R0, #0]
0x5482	0x1D01    ADDS	R1, R0, #4
0x5484	0x481B    LDR	R0, [PC, #108]
0x5486	0x6800    LDR	R0, [R0, #0]
0x5488	0x4281    CMP	R1, R0
0x548A	0xD90C    BLS	L_move_snake159
;cp_game_ctl.h, 375 :: 		(m_node_start)->node_x = temp_x;
0x548C	0x4A1A    LDR	R2, [PC, #104]
0x548E	0x6810    LDR	R0, [R2, #0]
0x5490	0x8003    STRH	R3, [R0, #0]
; temp_x end address is: 12 (R3)
;cp_game_ctl.h, 376 :: 		(m_node_start)->node_y = ++temp_y;
0x5492	0x4610    MOV	R0, R2
0x5494	0x6800    LDR	R0, [R0, #0]
0x5496	0x1C81    ADDS	R1, R0, #2
0x5498	0x1C60    ADDS	R0, R4, #1
; temp_y end address is: 16 (R4)
0x549A	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 377 :: 		m_node_head = m_node_start;
0x549C	0x4610    MOV	R0, R2
0x549E	0x6801    LDR	R1, [R0, #0]
0x54A0	0x4812    LDR	R0, [PC, #72]
0x54A2	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 378 :: 		} else {
0x54A4	0xE00B    B	L_move_snake160
L_move_snake159:
;cp_game_ctl.h, 380 :: 		(m_node_head+1)->node_x = temp_x;
; temp_y start address is: 16 (R4)
; temp_x start address is: 12 (R3)
0x54A6	0x4911    LDR	R1, [PC, #68]
0x54A8	0x6808    LDR	R0, [R1, #0]
0x54AA	0x1D00    ADDS	R0, R0, #4
0x54AC	0x8003    STRH	R3, [R0, #0]
; temp_x end address is: 12 (R3)
;cp_game_ctl.h, 381 :: 		(m_node_head+1)->node_y = ++temp_y;
0x54AE	0x4608    MOV	R0, R1
0x54B0	0x6800    LDR	R0, [R0, #0]
0x54B2	0x1D00    ADDS	R0, R0, #4
0x54B4	0x1C81    ADDS	R1, R0, #2
0x54B6	0x1C60    ADDS	R0, R4, #1
; temp_y end address is: 16 (R4)
0x54B8	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 384 :: 		incr_snake_head();
0x54BA	0xF7FFFAD3  BL	_incr_snake_head+0
;cp_game_ctl.h, 385 :: 		}
L_move_snake160:
;cp_game_ctl.h, 388 :: 		if (m_node_head->node_y > MAX_ROW_LENGTH-1 ) { // status bar is row 0
0x54BE	0x480B    LDR	R0, [PC, #44]
0x54C0	0x6800    LDR	R0, [R0, #0]
0x54C2	0x1C80    ADDS	R0, R0, #2
0x54C4	0xF9B00000  LDRSH	R0, [R0, #0]
0x54C8	0x280E    CMP	R0, #14
0x54CA	0xDD0B    BLE	L_move_snake161
;cp_game_ctl.h, 389 :: 		if (g_GAME_MODE == NORMAL_MODE) {
0x54CC	0x480B    LDR	R0, [PC, #44]
0x54CE	0x7800    LDRB	R0, [R0, #0]
0x54D0	0xB910    CBNZ	R0, L_move_snake162
;cp_game_ctl.h, 390 :: 		game_over();
0x54D2	0xF7FFFADF  BL	_game_over+0
;cp_game_ctl.h, 392 :: 		} else {
0x54D6	0xE005    B	L_move_snake163
L_move_snake162:
;cp_game_ctl.h, 393 :: 		m_node_head->node_y = 1;
0x54D8	0x4804    LDR	R0, [PC, #16]
0x54DA	0x6800    LDR	R0, [R0, #0]
0x54DC	0x1C81    ADDS	R1, R0, #2
0x54DE	0x2001    MOVS	R0, #1
0x54E0	0xB200    SXTH	R0, R0
0x54E2	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 394 :: 		}
L_move_snake163:
;cp_game_ctl.h, 395 :: 		}
L_move_snake161:
;cp_game_ctl.h, 397 :: 		}
L_move_snake158:
L_move_snake157:
L_move_snake150:
L_move_snake143:
;cp_game_ctl.h, 399 :: 		}
L_end_move_snake:
0x54E4	0xF8DDE000  LDR	LR, [SP, #0]
0x54E8	0xB001    ADD	SP, SP, #4
0x54EA	0x4770    BX	LR
0x54EC	0x00602000  	_m_node_head+0
0x54F0	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
0x54F4	0x00782000  	_m_node_end+0
0x54F8	0x00642000  	_m_node_start+0
0x54FC	0x00492000  	P7_final_project_main_g_GAME_MODE+0
; end of _move_snake
_incr_snake_head:
;cp_game_ctl.h, 473 :: 		void incr_snake_head() {
0x4A64	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 475 :: 		if (m_node_head < m_node_end) { // array_size * sizeof(t_node)
0x4A66	0x4808    LDR	R0, [PC, #32]
0x4A68	0x6801    LDR	R1, [R0, #0]
0x4A6A	0x4808    LDR	R0, [PC, #32]
0x4A6C	0x6800    LDR	R0, [R0, #0]
0x4A6E	0x4288    CMP	R0, R1
0x4A70	0xD204    BCS	L_incr_snake_head178
;cp_game_ctl.h, 476 :: 		m_node_head++;
0x4A72	0x4906    LDR	R1, [PC, #24]
0x4A74	0x6808    LDR	R0, [R1, #0]
0x4A76	0x1D00    ADDS	R0, R0, #4
0x4A78	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 477 :: 		} else {
0x4A7A	0xE003    B	L_incr_snake_head179
L_incr_snake_head178:
;cp_game_ctl.h, 479 :: 		m_node_head = m_node_start; // Wrap around array if end is reached
0x4A7C	0x4804    LDR	R0, [PC, #16]
0x4A7E	0x6801    LDR	R1, [R0, #0]
0x4A80	0x4802    LDR	R0, [PC, #8]
0x4A82	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 480 :: 		}
L_incr_snake_head179:
;cp_game_ctl.h, 482 :: 		}
L_end_incr_snake_head:
0x4A84	0xB001    ADD	SP, SP, #4
0x4A86	0x4770    BX	LR
0x4A88	0x00782000  	_m_node_end+0
0x4A8C	0x00602000  	_m_node_head+0
0x4A90	0x00642000  	_m_node_start+0
; end of _incr_snake_head
_game_over:
;cp_game_ctl.h, 272 :: 		void game_over() {
0x4A94	0xB081    SUB	SP, SP, #4
0x4A96	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 276 :: 		TIM3_CR1 = 0; // Kill TIMER3 now
0x4A9A	0x2100    MOVS	R1, #0
0x4A9C	0x4807    LDR	R0, [PC, #28]
0x4A9E	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 277 :: 		play_sfx_wall(20);
0x4AA0	0x2014    MOVS	R0, #20
0x4AA2	0xF7FDFB69  BL	_play_sfx_wall+0
;cp_game_ctl.h, 278 :: 		g_GAME_PHASE = PHASE_QUIT;
0x4AA6	0x2103    MOVS	R1, #3
0x4AA8	0x4805    LDR	R0, [PC, #20]
0x4AAA	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 279 :: 		game_cur_screen_run_flag = FALSE;
0x4AAC	0x2100    MOVS	R1, #0
0x4AAE	0x4805    LDR	R0, [PC, #20]
0x4AB0	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 280 :: 		}
L_end_game_over:
0x4AB2	0xF8DDE000  LDR	LR, [SP, #0]
0x4AB6	0xB001    ADD	SP, SP, #4
0x4AB8	0x4770    BX	LR
0x4ABA	0xBF00    NOP
0x4ABC	0x04004000  	TIM3_CR1+0
0x4AC0	0x007C2000  	P7_final_project_main_g_GAME_PHASE+0
0x4AC4	0x00482000  	P7_final_project_main_game_cur_screen_run_flag+0
; end of _game_over
_play_sfx_wall:
;cp_game_ctl.h, 230 :: 		void play_sfx_wall( uint32_t duration) {
; duration start address is: 0 (R0)
0x2178	0xB081    SUB	SP, SP, #4
; duration end address is: 0 (R0)
; duration start address is: 0 (R0)
;cp_game_ctl.h, 232 :: 		for (i=0; i < duration; i++) {
0x217A	0x2200    MOVS	R2, #0
0x217C	0x492D    LDR	R1, [PC, #180]
0x217E	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_wall107:
; duration start address is: 0 (R0)
0x2180	0x492C    LDR	R1, [PC, #176]
0x2182	0x6809    LDR	R1, [R1, #0]
0x2184	0x4281    CMP	R1, R0
0x2186	0xD216    BCS	L_play_sfx_wall108
;cp_game_ctl.h, 233 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x2188	0x492B    LDR	R1, [PC, #172]
0x218A	0x6809    LDR	R1, [R1, #0]
0x218C	0xF0810201  EOR	R2, R1, #1
0x2190	0xB2D2    UXTB	R2, R2
0x2192	0x4929    LDR	R1, [PC, #164]
0x2194	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 234 :: 		Delay_ms(5);
0x2196	0xF64E275F  MOVW	R7, #59999
0x219A	0xF2C00700  MOVT	R7, #0
0x219E	0xBF00    NOP
0x21A0	0xBF00    NOP
L_play_sfx_wall110:
0x21A2	0x1E7F    SUBS	R7, R7, #1
0x21A4	0xD1FD    BNE	L_play_sfx_wall110
0x21A6	0xBF00    NOP
0x21A8	0xBF00    NOP
0x21AA	0xBF00    NOP
;cp_game_ctl.h, 232 :: 		for (i=0; i < duration; i++) {
0x21AC	0x4A21    LDR	R2, [PC, #132]
0x21AE	0x6811    LDR	R1, [R2, #0]
0x21B0	0x1C49    ADDS	R1, R1, #1
0x21B2	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 235 :: 		}
0x21B4	0xE7E4    B	L_play_sfx_wall107
L_play_sfx_wall108:
;cp_game_ctl.h, 237 :: 		for (i=0; i < duration; i++) {
0x21B6	0x2200    MOVS	R2, #0
0x21B8	0x491E    LDR	R1, [PC, #120]
0x21BA	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_wall112:
; duration start address is: 0 (R0)
0x21BC	0x491D    LDR	R1, [PC, #116]
0x21BE	0x6809    LDR	R1, [R1, #0]
0x21C0	0x4281    CMP	R1, R0
0x21C2	0xD216    BCS	L_play_sfx_wall113
;cp_game_ctl.h, 238 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x21C4	0x491C    LDR	R1, [PC, #112]
0x21C6	0x6809    LDR	R1, [R1, #0]
0x21C8	0xF0810201  EOR	R2, R1, #1
0x21CC	0xB2D2    UXTB	R2, R2
0x21CE	0x491A    LDR	R1, [PC, #104]
0x21D0	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 239 :: 		Delay_ms(10);
0x21D2	0xF24D47BF  MOVW	R7, #54463
0x21D6	0xF2C00701  MOVT	R7, #1
L_play_sfx_wall115:
0x21DA	0x1E7F    SUBS	R7, R7, #1
0x21DC	0xD1FD    BNE	L_play_sfx_wall115
0x21DE	0xBF00    NOP
0x21E0	0xBF00    NOP
0x21E2	0xBF00    NOP
0x21E4	0xBF00    NOP
0x21E6	0xBF00    NOP
;cp_game_ctl.h, 237 :: 		for (i=0; i < duration; i++) {
0x21E8	0x4A12    LDR	R2, [PC, #72]
0x21EA	0x6811    LDR	R1, [R2, #0]
0x21EC	0x1C49    ADDS	R1, R1, #1
0x21EE	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 240 :: 		}
0x21F0	0xE7E4    B	L_play_sfx_wall112
L_play_sfx_wall113:
;cp_game_ctl.h, 242 :: 		for (i=0; i < duration; i++) {
0x21F2	0x2200    MOVS	R2, #0
0x21F4	0x490F    LDR	R1, [PC, #60]
0x21F6	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_wall117:
; duration start address is: 0 (R0)
0x21F8	0x490E    LDR	R1, [PC, #56]
0x21FA	0x6809    LDR	R1, [R1, #0]
0x21FC	0x4281    CMP	R1, R0
0x21FE	0xD216    BCS	L_play_sfx_wall118
;cp_game_ctl.h, 243 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x2200	0x490D    LDR	R1, [PC, #52]
0x2202	0x6809    LDR	R1, [R1, #0]
0x2204	0xF0810201  EOR	R2, R1, #1
0x2208	0xB2D2    UXTB	R2, R2
0x220A	0x490B    LDR	R1, [PC, #44]
0x220C	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 244 :: 		Delay_ms(15);
0x220E	0xF64B771F  MOVW	R7, #48927
0x2212	0xF2C00702  MOVT	R7, #2
0x2216	0xBF00    NOP
0x2218	0xBF00    NOP
L_play_sfx_wall120:
0x221A	0x1E7F    SUBS	R7, R7, #1
0x221C	0xD1FD    BNE	L_play_sfx_wall120
0x221E	0xBF00    NOP
0x2220	0xBF00    NOP
0x2222	0xBF00    NOP
;cp_game_ctl.h, 242 :: 		for (i=0; i < duration; i++) {
0x2224	0x4A03    LDR	R2, [PC, #12]
0x2226	0x6811    LDR	R1, [R2, #0]
0x2228	0x1C49    ADDS	R1, R1, #1
0x222A	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 245 :: 		}
; duration end address is: 0 (R0)
0x222C	0xE7E4    B	L_play_sfx_wall117
L_play_sfx_wall118:
;cp_game_ctl.h, 246 :: 		}
L_end_play_sfx_wall:
0x222E	0xB001    ADD	SP, SP, #4
0x2230	0x4770    BX	LR
0x2232	0xBF00    NOP
0x2234	0x002C2000  	P7_final_project_main_i+0
0x2238	0x01B84223  	GPIOE_ODRbits+0
; end of _play_sfx_wall
_incr_snake_tail:
;cp_game_ctl.h, 502 :: 		void incr_snake_tail() {
0x5500	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 504 :: 		if (m_node_tail != m_node_head) {
0x5502	0x4811    LDR	R0, [PC, #68]
0x5504	0x6801    LDR	R1, [R0, #0]
0x5506	0x4811    LDR	R0, [PC, #68]
0x5508	0x6800    LDR	R0, [R0, #0]
0x550A	0x4288    CMP	R0, R1
0x550C	0xD019    BEQ	L_incr_snake_tail182
;cp_game_ctl.h, 507 :: 		m_node_tail->node_x = 0xFF;
0x550E	0x21FF    MOVS	R1, #255
0x5510	0xB209    SXTH	R1, R1
0x5512	0x4A0E    LDR	R2, [PC, #56]
0x5514	0x6810    LDR	R0, [R2, #0]
0x5516	0x8001    STRH	R1, [R0, #0]
;cp_game_ctl.h, 508 :: 		m_node_tail->node_y = 0xFF;
0x5518	0x4610    MOV	R0, R2
0x551A	0x6800    LDR	R0, [R0, #0]
0x551C	0x1C81    ADDS	R1, R0, #2
0x551E	0x20FF    MOVS	R0, #255
0x5520	0xB200    SXTH	R0, R0
0x5522	0x8008    STRH	R0, [R1, #0]
;cp_game_ctl.h, 511 :: 		if (m_node_tail < m_node_end) {
0x5524	0x480A    LDR	R0, [PC, #40]
0x5526	0x6801    LDR	R1, [R0, #0]
0x5528	0x4610    MOV	R0, R2
0x552A	0x6800    LDR	R0, [R0, #0]
0x552C	0x4288    CMP	R0, R1
0x552E	0xD204    BCS	L_incr_snake_tail183
;cp_game_ctl.h, 512 :: 		m_node_tail++;
0x5530	0x4906    LDR	R1, [PC, #24]
0x5532	0x6808    LDR	R0, [R1, #0]
0x5534	0x1D00    ADDS	R0, R0, #4
0x5536	0x6008    STR	R0, [R1, #0]
;cp_game_ctl.h, 513 :: 		} else {
0x5538	0xE003    B	L_incr_snake_tail184
L_incr_snake_tail183:
;cp_game_ctl.h, 515 :: 		m_node_tail = m_node_start;
0x553A	0x4806    LDR	R0, [PC, #24]
0x553C	0x6801    LDR	R1, [R0, #0]
0x553E	0x4803    LDR	R0, [PC, #12]
0x5540	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 516 :: 		}
L_incr_snake_tail184:
;cp_game_ctl.h, 517 :: 		}
L_incr_snake_tail182:
;cp_game_ctl.h, 519 :: 		}
L_end_incr_snake_tail:
0x5542	0xB001    ADD	SP, SP, #4
0x5544	0x4770    BX	LR
0x5546	0xBF00    NOP
0x5548	0x00602000  	_m_node_head+0
0x554C	0x005C2000  	_m_node_tail+0
0x5550	0x00782000  	_m_node_end+0
0x5554	0x00642000  	_m_node_start+0
; end of _incr_snake_tail
_play_sfx_food:
;cp_game_ctl.h, 251 :: 		void play_sfx_food( uint32_t duration) {
; duration start address is: 0 (R0)
0x5558	0xB081    SUB	SP, SP, #4
; duration end address is: 0 (R0)
; duration start address is: 0 (R0)
;cp_game_ctl.h, 253 :: 		for (i=0; i < duration; i++) {
0x555A	0x2200    MOVS	R2, #0
0x555C	0x492D    LDR	R1, [PC, #180]
0x555E	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_food122:
; duration start address is: 0 (R0)
0x5560	0x492C    LDR	R1, [PC, #176]
0x5562	0x6809    LDR	R1, [R1, #0]
0x5564	0x4281    CMP	R1, R0
0x5566	0xD216    BCS	L_play_sfx_food123
;cp_game_ctl.h, 254 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x5568	0x492B    LDR	R1, [PC, #172]
0x556A	0x6809    LDR	R1, [R1, #0]
0x556C	0xF0810201  EOR	R2, R1, #1
0x5570	0xB2D2    UXTB	R2, R2
0x5572	0x4929    LDR	R1, [PC, #164]
0x5574	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 255 :: 		Delay_ms(5);
0x5576	0xF64E275F  MOVW	R7, #59999
0x557A	0xF2C00700  MOVT	R7, #0
0x557E	0xBF00    NOP
0x5580	0xBF00    NOP
L_play_sfx_food125:
0x5582	0x1E7F    SUBS	R7, R7, #1
0x5584	0xD1FD    BNE	L_play_sfx_food125
0x5586	0xBF00    NOP
0x5588	0xBF00    NOP
0x558A	0xBF00    NOP
;cp_game_ctl.h, 253 :: 		for (i=0; i < duration; i++) {
0x558C	0x4A21    LDR	R2, [PC, #132]
0x558E	0x6811    LDR	R1, [R2, #0]
0x5590	0x1C49    ADDS	R1, R1, #1
0x5592	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 256 :: 		}
0x5594	0xE7E4    B	L_play_sfx_food122
L_play_sfx_food123:
;cp_game_ctl.h, 258 :: 		for (i=0; i < duration; i++) {
0x5596	0x2200    MOVS	R2, #0
0x5598	0x491E    LDR	R1, [PC, #120]
0x559A	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_food127:
; duration start address is: 0 (R0)
0x559C	0x491D    LDR	R1, [PC, #116]
0x559E	0x6809    LDR	R1, [R1, #0]
0x55A0	0x4281    CMP	R1, R0
0x55A2	0xD216    BCS	L_play_sfx_food128
;cp_game_ctl.h, 259 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x55A4	0x491C    LDR	R1, [PC, #112]
0x55A6	0x6809    LDR	R1, [R1, #0]
0x55A8	0xF0810201  EOR	R2, R1, #1
0x55AC	0xB2D2    UXTB	R2, R2
0x55AE	0x491A    LDR	R1, [PC, #104]
0x55B0	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 260 :: 		Delay_ms(3);
0x55B2	0xF648479F  MOVW	R7, #35999
0x55B6	0xF2C00700  MOVT	R7, #0
L_play_sfx_food130:
0x55BA	0x1E7F    SUBS	R7, R7, #1
0x55BC	0xD1FD    BNE	L_play_sfx_food130
0x55BE	0xBF00    NOP
0x55C0	0xBF00    NOP
0x55C2	0xBF00    NOP
0x55C4	0xBF00    NOP
0x55C6	0xBF00    NOP
;cp_game_ctl.h, 258 :: 		for (i=0; i < duration; i++) {
0x55C8	0x4A12    LDR	R2, [PC, #72]
0x55CA	0x6811    LDR	R1, [R2, #0]
0x55CC	0x1C49    ADDS	R1, R1, #1
0x55CE	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 261 :: 		}
0x55D0	0xE7E4    B	L_play_sfx_food127
L_play_sfx_food128:
;cp_game_ctl.h, 263 :: 		for (i=0; i < duration; i++) {
0x55D2	0x2200    MOVS	R2, #0
0x55D4	0x490F    LDR	R1, [PC, #60]
0x55D6	0x600A    STR	R2, [R1, #0]
; duration end address is: 0 (R0)
L_play_sfx_food132:
; duration start address is: 0 (R0)
0x55D8	0x490E    LDR	R1, [PC, #56]
0x55DA	0x6809    LDR	R1, [R1, #0]
0x55DC	0x4281    CMP	R1, R0
0x55DE	0xD216    BCS	L_play_sfx_food133
;cp_game_ctl.h, 264 :: 		GPIOE_ODRbits.ODR14 = ~GPIOE_ODRbits.ODR14;
0x55E0	0x490D    LDR	R1, [PC, #52]
0x55E2	0x6809    LDR	R1, [R1, #0]
0x55E4	0xF0810201  EOR	R2, R1, #1
0x55E8	0xB2D2    UXTB	R2, R2
0x55EA	0x490B    LDR	R1, [PC, #44]
0x55EC	0x600A    STR	R2, [R1, #0]
;cp_game_ctl.h, 265 :: 		Delay_ms(1);
0x55EE	0xF64267DF  MOVW	R7, #11999
0x55F2	0xF2C00700  MOVT	R7, #0
0x55F6	0xBF00    NOP
0x55F8	0xBF00    NOP
L_play_sfx_food135:
0x55FA	0x1E7F    SUBS	R7, R7, #1
0x55FC	0xD1FD    BNE	L_play_sfx_food135
0x55FE	0xBF00    NOP
0x5600	0xBF00    NOP
0x5602	0xBF00    NOP
;cp_game_ctl.h, 263 :: 		for (i=0; i < duration; i++) {
0x5604	0x4A03    LDR	R2, [PC, #12]
0x5606	0x6811    LDR	R1, [R2, #0]
0x5608	0x1C49    ADDS	R1, R1, #1
0x560A	0x6011    STR	R1, [R2, #0]
;cp_game_ctl.h, 266 :: 		}
; duration end address is: 0 (R0)
0x560C	0xE7E4    B	L_play_sfx_food132
L_play_sfx_food133:
;cp_game_ctl.h, 267 :: 		}
L_end_play_sfx_food:
0x560E	0xB001    ADD	SP, SP, #4
0x5610	0x4770    BX	LR
0x5612	0xBF00    NOP
0x5614	0x002C2000  	P7_final_project_main_i+0
0x5618	0x01B84223  	GPIOE_ODRbits+0
; end of _play_sfx_food
_EXTIPD2:
;P7_final_project_main.c, 213 :: 		void EXTIPD2() iv IVT_INT_EXTI2  {
0x77FC	0xE92D01F0  PUSH	(R4, R5, R6, R7, R8)
0x7800	0xB081    SUB	SP, SP, #4
0x7802	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 214 :: 		EXTI_PR |= 1 << 2;
0x7806	0x481F    LDR	R0, [PC, #124]
0x7808	0x6800    LDR	R0, [R0, #0]
0x780A	0xF0400104  ORR	R1, R0, #4
0x780E	0x481D    LDR	R0, [PC, #116]
0x7810	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 215 :: 		while (GPIOD_IDR.B2 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPD2316:
0x7812	0x481D    LDR	R0, [PC, #116]
0x7814	0x6800    LDR	R0, [R0, #0]
0x7816	0xB928    CBNZ	R0, L_EXTIPD2317
0x7818	0x481C    LDR	R0, [PC, #112]
0x781A	0x6800    LDR	R0, [R0, #0]
0x781C	0x43C1    MVN	R1, R0
0x781E	0x481B    LDR	R0, [PC, #108]
0x7820	0x6001    STR	R1, [R0, #0]
0x7822	0xE7F6    B	L_EXTIPD2316
L_EXTIPD2317:
;P7_final_project_main.c, 216 :: 		g_cur_game_phase = get_game_phase();
0x7824	0xF7FFFF68  BL	_get_game_phase+0
0x7828	0x4919    LDR	R1, [PC, #100]
0x782A	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 218 :: 		if (g_cur_game_phase == PHASE1_READY && dev_position == 1) {
0x782C	0x2801    CMP	R0, #1
0x782E	0xD108    BNE	L__EXTIPD2386
0x7830	0x4818    LDR	R0, [PC, #96]
0x7832	0x7800    LDRB	R0, [R0, #0]
0x7834	0x2801    CMP	R0, #1
0x7836	0xD104    BNE	L__EXTIPD2385
L__EXTIPD2384:
;P7_final_project_main.c, 219 :: 		dev_position++;
0x7838	0x4916    LDR	R1, [PC, #88]
0x783A	0x7808    LDRB	R0, [R1, #0]
0x783C	0x1C40    ADDS	R0, R0, #1
0x783E	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 220 :: 		}else if (g_cur_game_phase == PHASE1_READY && dev_position == 2) {
0x7840	0xE010    B	L_EXTIPD2321
;P7_final_project_main.c, 218 :: 		if (g_cur_game_phase == PHASE1_READY && dev_position == 1) {
L__EXTIPD2386:
L__EXTIPD2385:
;P7_final_project_main.c, 220 :: 		}else if (g_cur_game_phase == PHASE1_READY && dev_position == 2) {
0x7842	0x4813    LDR	R0, [PC, #76]
0x7844	0x7800    LDRB	R0, [R0, #0]
0x7846	0x2801    CMP	R0, #1
0x7848	0xD10C    BNE	L__EXTIPD2388
0x784A	0x4812    LDR	R0, [PC, #72]
0x784C	0x7800    LDRB	R0, [R0, #0]
0x784E	0x2802    CMP	R0, #2
0x7850	0xD108    BNE	L__EXTIPD2387
L__EXTIPD2383:
;P7_final_project_main.c, 221 :: 		TFT_Write_Text("DEV MODE ENABLED!", 7*PX_BLOCK, 3*PX_BLOCK);
0x7852	0x4811    LDR	R0, [PC, #68]
0x7854	0xF2400230  MOVW	R2, #48
0x7858	0xF2400170  MOVW	R1, #112
0x785C	0xF7FEFB9A  BL	_TFT_Write_Text+0
;P7_final_project_main.c, 222 :: 		set_secret_mode(); // set developer mode
0x7860	0xF7FFF9E2  BL	_set_secret_mode+0
;P7_final_project_main.c, 220 :: 		}else if (g_cur_game_phase == PHASE1_READY && dev_position == 2) {
L__EXTIPD2388:
L__EXTIPD2387:
;P7_final_project_main.c, 223 :: 		}
L_EXTIPD2321:
;P7_final_project_main.c, 225 :: 		if (g_cur_game_phase == PHASE2_PLAYING) {
0x7864	0x480A    LDR	R0, [PC, #40]
0x7866	0x7800    LDRB	R0, [R0, #0]
0x7868	0x2802    CMP	R0, #2
0x786A	0xD105    BNE	L_EXTIPD2325
;P7_final_project_main.c, 226 :: 		if (g_curr_snake_dir != MOVE_RIGHT) {
0x786C	0x480B    LDR	R0, [PC, #44]
0x786E	0x7800    LDRB	R0, [R0, #0]
0x7870	0xB110    CBZ	R0, L_EXTIPD2326
;P7_final_project_main.c, 227 :: 		set_curr_snake_dir(MOVE_LEFT);
0x7872	0x2001    MOVS	R0, #1
0x7874	0xF7FFFAE4  BL	_set_curr_snake_dir+0
;P7_final_project_main.c, 228 :: 		}
L_EXTIPD2326:
;P7_final_project_main.c, 229 :: 		}
L_EXTIPD2325:
;P7_final_project_main.c, 232 :: 		}
L_end_EXTIPD2:
0x7878	0xF8DDE000  LDR	LR, [SP, #0]
0x787C	0xB001    ADD	SP, SP, #4
0x787E	0xE8BD01F0  POP	(R4, R5, R6, R7, R8)
0x7882	0x4770    BX	LR
0x7884	0x04144001  	EXTI_PR+0
0x7888	0x81084222  	GPIOD_IDR+0
0x788C	0x0C0C4001  	GPIOB_ODR+0
0x7890	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7894	0x00B52000  	_dev_position+0
0x7898	0x00D92000  	?lstr29_P7_final_project_main+0
0x789C	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
; end of _EXTIPD2
_set_secret_mode:
;cp_game_ctl.h, 166 :: 		void set_secret_mode() {
0x6C28	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 167 :: 		g_GAME_MODE = DEV_MODE;
0x6C2A	0x2103    MOVS	R1, #3
0x6C2C	0x4801    LDR	R0, [PC, #4]
0x6C2E	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 168 :: 		}
L_end_set_secret_mode:
0x6C30	0xB001    ADD	SP, SP, #4
0x6C32	0x4770    BX	LR
0x6C34	0x00492000  	P7_final_project_main_g_GAME_MODE+0
; end of _set_secret_mode
_EXTI15_10:
;P7_final_project_main.c, 86 :: 		void EXTI15_10() iv IVT_INT_EXTI15_10  {
0x7AC0	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7AC4	0xB081    SUB	SP, SP, #4
0x7AC6	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 88 :: 		EXTI_PR |= 1 << 13;     // Rearm interrupt
0x7ACA	0x4838    LDR	R0, [PC, #224]
0x7ACC	0x6800    LDR	R0, [R0, #0]
0x7ACE	0xF4405100  ORR	R1, R0, #8192
0x7AD2	0x4836    LDR	R0, [PC, #216]
0x7AD4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 89 :: 		GPIOB_ODR = ~GPIOB_ODR;
0x7AD6	0x4836    LDR	R0, [PC, #216]
0x7AD8	0x6800    LDR	R0, [R0, #0]
0x7ADA	0x43C1    MVN	R1, R0
0x7ADC	0x4834    LDR	R0, [PC, #208]
0x7ADE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 91 :: 		while (GPIOC_IDR.B13 == 0) { GPIOB_ODR = ~GPIOB_ODR; }
L_EXTI15_10281:
0x7AE0	0x4834    LDR	R0, [PC, #208]
0x7AE2	0x6800    LDR	R0, [R0, #0]
0x7AE4	0xB928    CBNZ	R0, L_EXTI15_10282
0x7AE6	0x4832    LDR	R0, [PC, #200]
0x7AE8	0x6800    LDR	R0, [R0, #0]
0x7AEA	0x43C1    MVN	R1, R0
0x7AEC	0x4830    LDR	R0, [PC, #192]
0x7AEE	0x6001    STR	R1, [R0, #0]
0x7AF0	0xE7F6    B	L_EXTI15_10281
L_EXTI15_10282:
;P7_final_project_main.c, 93 :: 		g_cur_game_phase = get_game_phase();
0x7AF2	0xF7FFFE01  BL	_get_game_phase+0
0x7AF6	0x4930    LDR	R1, [PC, #192]
0x7AF8	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 95 :: 		switch (g_cur_game_phase)
0x7AFA	0xE033    B	L_EXTI15_10283
;P7_final_project_main.c, 97 :: 		case PHASE_LOGO:
L_EXTI15_10285:
;P7_final_project_main.c, 98 :: 		set_cur_screen_run_flag(FALSE);
0x7AFC	0x2000    MOVS	R0, #0
0x7AFE	0xF7FEF9ED  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 99 :: 		g_cur_game_phase = PHASE_INTRO; // load_duck
0x7B02	0x2100    MOVS	R1, #0
0x7B04	0x482C    LDR	R0, [PC, #176]
0x7B06	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 100 :: 		break;
0x7B08	0xE049    B	L_EXTI15_10284
;P7_final_project_main.c, 102 :: 		case PHASE_INTRO:
L_EXTI15_10286:
;P7_final_project_main.c, 103 :: 		set_cur_screen_run_flag(FALSE);
0x7B0A	0x2000    MOVS	R0, #0
0x7B0C	0xF7FEF9E6  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 104 :: 		g_cur_game_phase = PHASE1_READY; // load_snake_game
0x7B10	0x2101    MOVS	R1, #1
0x7B12	0x4829    LDR	R0, [PC, #164]
0x7B14	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 105 :: 		break;
0x7B16	0xE042    B	L_EXTI15_10284
;P7_final_project_main.c, 107 :: 		case PHASE1_READY:
L_EXTI15_10287:
;P7_final_project_main.c, 108 :: 		set_cur_screen_run_flag(FALSE);
0x7B18	0x2000    MOVS	R0, #0
0x7B1A	0xF7FEF9DF  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 109 :: 		g_cur_game_phase = PHASE2_PLAYING;    // Start snake game
0x7B1E	0x2102    MOVS	R1, #2
0x7B20	0x4825    LDR	R0, [PC, #148]
0x7B22	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 110 :: 		break;
0x7B24	0xE03B    B	L_EXTI15_10284
;P7_final_project_main.c, 112 :: 		case PHASE2_PLAYING:
L_EXTI15_10288:
;P7_final_project_main.c, 113 :: 		Delay_ms(100);
0x7B26	0xF644777F  MOVW	R7, #20351
0x7B2A	0xF2C00712  MOVT	R7, #18
0x7B2E	0xBF00    NOP
0x7B30	0xBF00    NOP
L_EXTI15_10289:
0x7B32	0x1E7F    SUBS	R7, R7, #1
0x7B34	0xD1FD    BNE	L_EXTI15_10289
0x7B36	0xBF00    NOP
0x7B38	0xBF00    NOP
0x7B3A	0xBF00    NOP
;P7_final_project_main.c, 117 :: 		break;
0x7B3C	0xE02F    B	L_EXTI15_10284
;P7_final_project_main.c, 119 :: 		case PHASE_QUIT:
L_EXTI15_10291:
;P7_final_project_main.c, 120 :: 		set_cur_screen_run_flag(FALSE);
0x7B3E	0x2000    MOVS	R0, #0
0x7B40	0xF7FEF9CC  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 121 :: 		g_cur_game_phase = PHASE_HSCORE;
0x7B44	0x2104    MOVS	R1, #4
0x7B46	0x481C    LDR	R0, [PC, #112]
0x7B48	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 122 :: 		break;
0x7B4A	0xE028    B	L_EXTI15_10284
;P7_final_project_main.c, 124 :: 		case PHASE_HSCORE:
L_EXTI15_10292:
;P7_final_project_main.c, 126 :: 		refresh_hs_scr(JBTN_DOWN);
0x7B4C	0x2004    MOVS	R0, #4
0x7B4E	0xF7FEFE8B  BL	_refresh_hs_scr+0
;P7_final_project_main.c, 127 :: 		break;
0x7B52	0xE024    B	L_EXTI15_10284
;P7_final_project_main.c, 129 :: 		case PHASE_PRINT_TOP_TEN:
L_EXTI15_10293:
;P7_final_project_main.c, 130 :: 		set_cur_screen_run_flag(FALSE);
0x7B54	0x2000    MOVS	R0, #0
0x7B56	0xF7FEF9C1  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 131 :: 		g_cur_game_phase = PHASE1_READY; // PHASE1_ready? seems to cause problems
0x7B5A	0x2101    MOVS	R1, #1
0x7B5C	0x4816    LDR	R0, [PC, #88]
0x7B5E	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 132 :: 		break;
0x7B60	0xE01D    B	L_EXTI15_10284
;P7_final_project_main.c, 141 :: 		default:
L_EXTI15_10294:
;P7_final_project_main.c, 142 :: 		break;
0x7B62	0xE01C    B	L_EXTI15_10284
;P7_final_project_main.c, 143 :: 		}
L_EXTI15_10283:
0x7B64	0x4814    LDR	R0, [PC, #80]
0x7B66	0x7800    LDRB	R0, [R0, #0]
0x7B68	0x280F    CMP	R0, #15
0x7B6A	0xD0C7    BEQ	L_EXTI15_10285
0x7B6C	0x4812    LDR	R0, [PC, #72]
0x7B6E	0x7800    LDRB	R0, [R0, #0]
0x7B70	0x2800    CMP	R0, #0
0x7B72	0xD0CA    BEQ	L_EXTI15_10286
0x7B74	0x4810    LDR	R0, [PC, #64]
0x7B76	0x7800    LDRB	R0, [R0, #0]
0x7B78	0x2801    CMP	R0, #1
0x7B7A	0xD0CD    BEQ	L_EXTI15_10287
0x7B7C	0x480E    LDR	R0, [PC, #56]
0x7B7E	0x7800    LDRB	R0, [R0, #0]
0x7B80	0x2802    CMP	R0, #2
0x7B82	0xD0D0    BEQ	L_EXTI15_10288
0x7B84	0x480C    LDR	R0, [PC, #48]
0x7B86	0x7800    LDRB	R0, [R0, #0]
0x7B88	0x2803    CMP	R0, #3
0x7B8A	0xD0D8    BEQ	L_EXTI15_10291
0x7B8C	0x480A    LDR	R0, [PC, #40]
0x7B8E	0x7800    LDRB	R0, [R0, #0]
0x7B90	0x2804    CMP	R0, #4
0x7B92	0xD0DB    BEQ	L_EXTI15_10292
0x7B94	0x4808    LDR	R0, [PC, #32]
0x7B96	0x7800    LDRB	R0, [R0, #0]
0x7B98	0x2805    CMP	R0, #5
0x7B9A	0xD0DB    BEQ	L_EXTI15_10293
0x7B9C	0xE7E1    B	L_EXTI15_10294
L_EXTI15_10284:
;P7_final_project_main.c, 144 :: 		}
L_end_EXTI15_10:
0x7B9E	0xF8DDE000  LDR	LR, [SP, #0]
0x7BA2	0xB001    ADD	SP, SP, #4
0x7BA4	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7BA8	0x4770    BX	LR
0x7BAA	0xBF00    NOP
0x7BAC	0x04144001  	EXTI_PR+0
0x7BB0	0x0C0C4001  	GPIOB_ODR+0
0x7BB4	0x01344222  	GPIOC_IDR+0
0x7BB8	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
; end of _EXTI15_10
_EXTIPA0:
;P7_final_project_main.c, 148 :: 		void EXTIPA0() iv IVT_INT_EXTI0  {
0x7A40	0xB081    SUB	SP, SP, #4
0x7A42	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 149 :: 		EXTI_PR |= 1 << 2;
0x7A46	0x4818    LDR	R0, [PC, #96]
0x7A48	0x6800    LDR	R0, [R0, #0]
0x7A4A	0xF0400104  ORR	R1, R0, #4
0x7A4E	0x4816    LDR	R0, [PC, #88]
0x7A50	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 151 :: 		while (GPIOA_IDR.B0 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPA0295:
0x7A52	0x4816    LDR	R0, [PC, #88]
0x7A54	0x6800    LDR	R0, [R0, #0]
0x7A56	0xB928    CBNZ	R0, L_EXTIPA0296
0x7A58	0x4815    LDR	R0, [PC, #84]
0x7A5A	0x6800    LDR	R0, [R0, #0]
0x7A5C	0x43C1    MVN	R1, R0
0x7A5E	0x4814    LDR	R0, [PC, #80]
0x7A60	0x6001    STR	R1, [R0, #0]
0x7A62	0xE7F6    B	L_EXTIPA0295
L_EXTIPA0296:
;P7_final_project_main.c, 152 :: 		g_cur_game_phase = get_game_phase();
0x7A64	0xF7FFFE48  BL	_get_game_phase+0
0x7A68	0x4912    LDR	R1, [PC, #72]
0x7A6A	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 154 :: 		if (g_cur_game_phase == PHASE2_PLAYING) {
0x7A6C	0x2802    CMP	R0, #2
0x7A6E	0xD10C    BNE	L_EXTIPA0297
;P7_final_project_main.c, 155 :: 		set_cur_screen_run_flag(FALSE);
0x7A70	0x2000    MOVS	R0, #0
0x7A72	0xF7FEFA33  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 156 :: 		game_cur_screen_run_flag = FALSE;
0x7A76	0x2100    MOVS	R1, #0
0x7A78	0x480F    LDR	R0, [PC, #60]
0x7A7A	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 157 :: 		g_cur_game_phase = PHASE_QUIT;
0x7A7C	0x2103    MOVS	R1, #3
0x7A7E	0x480D    LDR	R0, [PC, #52]
0x7A80	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 161 :: 		TIM3_CR1 = 0; // Start TIMER3 now
0x7A82	0x2100    MOVS	R1, #0
0x7A84	0x480D    LDR	R0, [PC, #52]
0x7A86	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 162 :: 		}
0x7A88	0xE009    B	L_EXTIPA0298
L_EXTIPA0297:
;P7_final_project_main.c, 163 :: 		else if (g_cur_game_phase == PHASE_QUIT) {
0x7A8A	0x480A    LDR	R0, [PC, #40]
0x7A8C	0x7800    LDRB	R0, [R0, #0]
0x7A8E	0x2803    CMP	R0, #3
0x7A90	0xD105    BNE	L_EXTIPA0299
;P7_final_project_main.c, 164 :: 		set_cur_screen_run_flag(FALSE);
0x7A92	0x2000    MOVS	R0, #0
0x7A94	0xF7FEFA22  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 165 :: 		g_cur_game_phase = PHASE_HSCORE;
0x7A98	0x2104    MOVS	R1, #4
0x7A9A	0x4806    LDR	R0, [PC, #24]
0x7A9C	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 166 :: 		}
L_EXTIPA0299:
L_EXTIPA0298:
;P7_final_project_main.c, 169 :: 		}
L_end_EXTIPA0:
0x7A9E	0xF8DDE000  LDR	LR, [SP, #0]
0x7AA2	0xB001    ADD	SP, SP, #4
0x7AA4	0x4770    BX	LR
0x7AA6	0xBF00    NOP
0x7AA8	0x04144001  	EXTI_PR+0
0x7AAC	0x01004221  	GPIOA_IDR+0
0x7AB0	0x0C0C4001  	GPIOB_ODR+0
0x7AB4	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7AB8	0x00482000  	P7_final_project_main_game_cur_screen_run_flag+0
0x7ABC	0x04004000  	TIM3_CR1+0
; end of _EXTIPA0
_EXTIPA6:
;P7_final_project_main.c, 172 :: 		void EXTIPA6() iv IVT_INT_EXTI9_5  {
0x7950	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7954	0xB081    SUB	SP, SP, #4
0x7956	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 173 :: 		g_cur_game_phase = get_game_phase();
0x795A	0xF7FFFECD  BL	_get_game_phase+0
0x795E	0x4931    LDR	R1, [PC, #196]
0x7960	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 176 :: 		if (GPIOB_IDR.B5 == 0) {
0x7962	0x4831    LDR	R0, [PC, #196]
0x7964	0x6800    LDR	R0, [R0, #0]
0x7966	0x2800    CMP	R0, #0
0x7968	0xD121    BNE	L_EXTIPA6300
;P7_final_project_main.c, 177 :: 		while(GPIOB_IDR.B5 == 0) {GPIOC_ODR = ~GPIOC_ODR;}
L_EXTIPA6301:
0x796A	0x482F    LDR	R0, [PC, #188]
0x796C	0x6800    LDR	R0, [R0, #0]
0x796E	0xB928    CBNZ	R0, L_EXTIPA6302
0x7970	0x482E    LDR	R0, [PC, #184]
0x7972	0x6800    LDR	R0, [R0, #0]
0x7974	0x43C1    MVN	R1, R0
0x7976	0x482D    LDR	R0, [PC, #180]
0x7978	0x6001    STR	R1, [R0, #0]
0x797A	0xE7F6    B	L_EXTIPA6301
L_EXTIPA6302:
;P7_final_project_main.c, 178 :: 		EXTI_PR |= 1 << 5;
0x797C	0x482C    LDR	R0, [PC, #176]
0x797E	0x6800    LDR	R0, [R0, #0]
0x7980	0xF0400120  ORR	R1, R0, #32
0x7984	0x482A    LDR	R0, [PC, #168]
0x7986	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 180 :: 		if (g_cur_game_phase == PHASE2_PLAYING) {
0x7988	0x4826    LDR	R0, [PC, #152]
0x798A	0x7800    LDRB	R0, [R0, #0]
0x798C	0x2802    CMP	R0, #2
0x798E	0xD107    BNE	L_EXTIPA6303
;P7_final_project_main.c, 181 :: 		if (g_curr_snake_dir != MOVE_UP) {
0x7990	0x4828    LDR	R0, [PC, #160]
0x7992	0x7800    LDRB	R0, [R0, #0]
0x7994	0x2802    CMP	R0, #2
0x7996	0xD002    BEQ	L_EXTIPA6304
;P7_final_project_main.c, 182 :: 		set_curr_snake_dir(MOVE_DOWN);
0x7998	0x2003    MOVS	R0, #3
0x799A	0xF7FFFA51  BL	_set_curr_snake_dir+0
;P7_final_project_main.c, 183 :: 		}
L_EXTIPA6304:
;P7_final_project_main.c, 184 :: 		} else if (g_cur_game_phase == PHASE_HSCORE) {
0x799E	0xE006    B	L_EXTIPA6305
L_EXTIPA6303:
0x79A0	0x4820    LDR	R0, [PC, #128]
0x79A2	0x7800    LDRB	R0, [R0, #0]
0x79A4	0x2804    CMP	R0, #4
0x79A6	0xD102    BNE	L_EXTIPA6306
;P7_final_project_main.c, 185 :: 		refresh_hs_scr(MOVE_DOWN);
0x79A8	0x2003    MOVS	R0, #3
0x79AA	0xF7FEFF5D  BL	_refresh_hs_scr+0
;P7_final_project_main.c, 186 :: 		}
L_EXTIPA6306:
L_EXTIPA6305:
;P7_final_project_main.c, 187 :: 		}
L_EXTIPA6300:
;P7_final_project_main.c, 190 :: 		if (GPIOA_IDR.B6 == 0) {
0x79AE	0x4822    LDR	R0, [PC, #136]
0x79B0	0x6800    LDR	R0, [R0, #0]
0x79B2	0x2800    CMP	R0, #0
0x79B4	0xD12F    BNE	L_EXTIPA6307
;P7_final_project_main.c, 191 :: 		while(GPIOA_IDR.B6 == 0) {GPIOC_ODR = ~GPIOC_ODR;}
L_EXTIPA6308:
0x79B6	0x4820    LDR	R0, [PC, #128]
0x79B8	0x6800    LDR	R0, [R0, #0]
0x79BA	0xB928    CBNZ	R0, L_EXTIPA6309
0x79BC	0x481B    LDR	R0, [PC, #108]
0x79BE	0x6800    LDR	R0, [R0, #0]
0x79C0	0x43C1    MVN	R1, R0
0x79C2	0x481A    LDR	R0, [PC, #104]
0x79C4	0x6001    STR	R1, [R0, #0]
0x79C6	0xE7F6    B	L_EXTIPA6308
L_EXTIPA6309:
;P7_final_project_main.c, 192 :: 		g_cur_game_phase = get_game_phase();
0x79C8	0xF7FFFE96  BL	_get_game_phase+0
0x79CC	0x4915    LDR	R1, [PC, #84]
0x79CE	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 194 :: 		if (g_cur_game_phase == PHASE2_PLAYING) {
0x79D0	0x2802    CMP	R0, #2
0x79D2	0xD120    BNE	L_EXTIPA6310
;P7_final_project_main.c, 196 :: 		EXTI_PR |= 1 << 6;
0x79D4	0x4816    LDR	R0, [PC, #88]
0x79D6	0x6800    LDR	R0, [R0, #0]
0x79D8	0xF0400140  ORR	R1, R0, #64
0x79DC	0x4814    LDR	R0, [PC, #80]
0x79DE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 197 :: 		while (GPIOA_IDR.B6 == 0) {
L_EXTIPA6311:
0x79E0	0x4815    LDR	R0, [PC, #84]
0x79E2	0x6800    LDR	R0, [R0, #0]
0x79E4	0xB980    CBNZ	R0, L_EXTIPA6312
;P7_final_project_main.c, 198 :: 		GPIOB_ODR = ~GPIOB_ODR;
0x79E6	0x4815    LDR	R0, [PC, #84]
0x79E8	0x6800    LDR	R0, [R0, #0]
0x79EA	0x43C1    MVN	R1, R0
0x79EC	0x4813    LDR	R0, [PC, #76]
0x79EE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 199 :: 		Delay_ms(1);
0x79F0	0xF64267DF  MOVW	R7, #11999
0x79F4	0xF2C00700  MOVT	R7, #0
L_EXTIPA6313:
0x79F8	0x1E7F    SUBS	R7, R7, #1
0x79FA	0xD1FD    BNE	L_EXTIPA6313
0x79FC	0xBF00    NOP
0x79FE	0xBF00    NOP
0x7A00	0xBF00    NOP
0x7A02	0xBF00    NOP
0x7A04	0xBF00    NOP
;P7_final_project_main.c, 200 :: 		}
0x7A06	0xE7EB    B	L_EXTIPA6311
L_EXTIPA6312:
;P7_final_project_main.c, 201 :: 		if (g_curr_snake_dir != MOVE_LEFT) {
0x7A08	0x480A    LDR	R0, [PC, #40]
0x7A0A	0x7800    LDRB	R0, [R0, #0]
0x7A0C	0x2801    CMP	R0, #1
0x7A0E	0xD002    BEQ	L_EXTIPA6315
;P7_final_project_main.c, 202 :: 		set_curr_snake_dir(MOVE_RIGHT);
0x7A10	0x2000    MOVS	R0, #0
0x7A12	0xF7FFFA15  BL	_set_curr_snake_dir+0
;P7_final_project_main.c, 203 :: 		}
L_EXTIPA6315:
;P7_final_project_main.c, 204 :: 		}
L_EXTIPA6310:
;P7_final_project_main.c, 205 :: 		}
L_EXTIPA6307:
;P7_final_project_main.c, 208 :: 		}
L_end_EXTIPA6:
0x7A16	0xF8DDE000  LDR	LR, [SP, #0]
0x7A1A	0xB001    ADD	SP, SP, #4
0x7A1C	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7A20	0x4770    BX	LR
0x7A22	0xBF00    NOP
0x7A24	0x00D72000  	P7_final_project_main_g_cur_game_phase+0
0x7A28	0x81144221  	GPIOB_IDR+0
0x7A2C	0x100C4001  	GPIOC_ODR+0
0x7A30	0x04144001  	EXTI_PR+0
0x7A34	0x004A2000  	P7_final_project_main_g_curr_snake_dir+0
0x7A38	0x01184221  	GPIOA_IDR+0
0x7A3C	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTIPA6
;__Lib_System_105_107.c,389 :: __Lib_System_105_107_ADCPrescTable [4]
0x01BC	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;P7_final_project_main.c,0 :: ?lstr_9_P7_final_project_main [6]
0x20CA	0x25203A78 ;?lstr_9_P7_final_project_main+0
0x20CE	0x0064 ;?lstr_9_P7_final_project_main+4
; end of ?lstr_9_P7_final_project_main
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x7ECC	0x00200000 ;_TFT_defaultFont+0
0x7ED0	0x0010007F ;_TFT_defaultFont+4
0x7ED4	0x00018801 ;_TFT_defaultFont+8
0x7ED8	0x00019803 ;_TFT_defaultFont+12
0x7EDC	0x0001A805 ;_TFT_defaultFont+16
0x7EE0	0x0001B808 ;_TFT_defaultFont+20
0x7EE4	0x0001C807 ;_TFT_defaultFont+24
0x7EE8	0x0001D80D ;_TFT_defaultFont+28
0x7EEC	0x0001F80A ;_TFT_defaultFont+32
0x7EF0	0x00021803 ;_TFT_defaultFont+36
0x7EF4	0x00022805 ;_TFT_defaultFont+40
0x7EF8	0x00023805 ;_TFT_defaultFont+44
0x7EFC	0x00024807 ;_TFT_defaultFont+48
0x7F00	0x00025809 ;_TFT_defaultFont+52
0x7F04	0x00027803 ;_TFT_defaultFont+56
0x7F08	0x00028805 ;_TFT_defaultFont+60
0x7F0C	0x00029803 ;_TFT_defaultFont+64
0x7F10	0x0002A806 ;_TFT_defaultFont+68
0x7F14	0x0002B807 ;_TFT_defaultFont+72
0x7F18	0x0002C807 ;_TFT_defaultFont+76
0x7F1C	0x0002D807 ;_TFT_defaultFont+80
0x7F20	0x0002E807 ;_TFT_defaultFont+84
0x7F24	0x0002F807 ;_TFT_defaultFont+88
0x7F28	0x00030807 ;_TFT_defaultFont+92
0x7F2C	0x00031807 ;_TFT_defaultFont+96
0x7F30	0x00032807 ;_TFT_defaultFont+100
0x7F34	0x00033807 ;_TFT_defaultFont+104
0x7F38	0x00034807 ;_TFT_defaultFont+108
0x7F3C	0x00035803 ;_TFT_defaultFont+112
0x7F40	0x00036803 ;_TFT_defaultFont+116
0x7F44	0x00037809 ;_TFT_defaultFont+120
0x7F48	0x00039809 ;_TFT_defaultFont+124
0x7F4C	0x0003B809 ;_TFT_defaultFont+128
0x7F50	0x0003D806 ;_TFT_defaultFont+132
0x7F54	0x0003E809 ;_TFT_defaultFont+136
0x7F58	0x00040809 ;_TFT_defaultFont+140
0x7F5C	0x00042807 ;_TFT_defaultFont+144
0x7F60	0x00043807 ;_TFT_defaultFont+148
0x7F64	0x00044808 ;_TFT_defaultFont+152
0x7F68	0x00045806 ;_TFT_defaultFont+156
0x7F6C	0x00046806 ;_TFT_defaultFont+160
0x7F70	0x00047807 ;_TFT_defaultFont+164
0x7F74	0x00048808 ;_TFT_defaultFont+168
0x7F78	0x00049804 ;_TFT_defaultFont+172
0x7F7C	0x0004A805 ;_TFT_defaultFont+176
0x7F80	0x0004B807 ;_TFT_defaultFont+180
0x7F84	0x0004C806 ;_TFT_defaultFont+184
0x7F88	0x0004D80A ;_TFT_defaultFont+188
0x7F8C	0x0004F807 ;_TFT_defaultFont+192
0x7F90	0x00050808 ;_TFT_defaultFont+196
0x7F94	0x00051807 ;_TFT_defaultFont+200
0x7F98	0x00052808 ;_TFT_defaultFont+204
0x7F9C	0x00053808 ;_TFT_defaultFont+208
0x7FA0	0x00054807 ;_TFT_defaultFont+212
0x7FA4	0x00055806 ;_TFT_defaultFont+216
0x7FA8	0x00056807 ;_TFT_defaultFont+220
0x7FAC	0x00057808 ;_TFT_defaultFont+224
0x7FB0	0x0005880C ;_TFT_defaultFont+228
0x7FB4	0x0005A808 ;_TFT_defaultFont+232
0x7FB8	0x0005B808 ;_TFT_defaultFont+236
0x7FBC	0x0005C806 ;_TFT_defaultFont+240
0x7FC0	0x0005D805 ;_TFT_defaultFont+244
0x7FC4	0x0005E806 ;_TFT_defaultFont+248
0x7FC8	0x0005F805 ;_TFT_defaultFont+252
0x7FCC	0x00060809 ;_TFT_defaultFont+256
0x7FD0	0x00062808 ;_TFT_defaultFont+260
0x7FD4	0x00063805 ;_TFT_defaultFont+264
0x7FD8	0x00064807 ;_TFT_defaultFont+268
0x7FDC	0x00065807 ;_TFT_defaultFont+272
0x7FE0	0x00066806 ;_TFT_defaultFont+276
0x7FE4	0x00067807 ;_TFT_defaultFont+280
0x7FE8	0x00068807 ;_TFT_defaultFont+284
0x7FEC	0x00069805 ;_TFT_defaultFont+288
0x7FF0	0x0006A807 ;_TFT_defaultFont+292
0x7FF4	0x0006B807 ;_TFT_defaultFont+296
0x7FF8	0x0006C802 ;_TFT_defaultFont+300
0x7FFC	0x0006D803 ;_TFT_defaultFont+304
0x8000	0x0006E806 ;_TFT_defaultFont+308
0x8004	0x0006F802 ;_TFT_defaultFont+312
0x8008	0x0007080A ;_TFT_defaultFont+316
0x800C	0x00072807 ;_TFT_defaultFont+320
0x8010	0x00073807 ;_TFT_defaultFont+324
0x8014	0x00074807 ;_TFT_defaultFont+328
0x8018	0x00075807 ;_TFT_defaultFont+332
0x801C	0x00076805 ;_TFT_defaultFont+336
0x8020	0x00077806 ;_TFT_defaultFont+340
0x8024	0x00078805 ;_TFT_defaultFont+344
0x8028	0x00079807 ;_TFT_defaultFont+348
0x802C	0x0007A807 ;_TFT_defaultFont+352
0x8030	0x0007B80A ;_TFT_defaultFont+356
0x8034	0x0007D806 ;_TFT_defaultFont+360
0x8038	0x0007E807 ;_TFT_defaultFont+364
0x803C	0x0007F806 ;_TFT_defaultFont+368
0x8040	0x00080806 ;_TFT_defaultFont+372
0x8044	0x00081804 ;_TFT_defaultFont+376
0x8048	0x00082806 ;_TFT_defaultFont+380
0x804C	0x0008380A ;_TFT_defaultFont+384
0x8050	0x0008580B ;_TFT_defaultFont+388
0x8054	0x00000000 ;_TFT_defaultFont+392
0x8058	0x00000000 ;_TFT_defaultFont+396
0x805C	0x00000000 ;_TFT_defaultFont+400
0x8060	0x00000000 ;_TFT_defaultFont+404
0x8064	0x00000000 ;_TFT_defaultFont+408
0x8068	0x06060606 ;_TFT_defaultFont+412
0x806C	0x06000606 ;_TFT_defaultFont+416
0x8070	0x00000006 ;_TFT_defaultFont+420
0x8074	0x1B000000 ;_TFT_defaultFont+424
0x8078	0x001B1B1B ;_TFT_defaultFont+428
0x807C	0x00000000 ;_TFT_defaultFont+432
0x8080	0x00000000 ;_TFT_defaultFont+436
0x8084	0x00000000 ;_TFT_defaultFont+440
0x8088	0xFEFE4848 ;_TFT_defaultFont+444
0x808C	0x127F7F24 ;_TFT_defaultFont+448
0x8090	0x00000012 ;_TFT_defaultFont+452
0x8094	0x08080000 ;_TFT_defaultFont+456
0x8098	0x0B0B4B3E ;_TFT_defaultFont+460
0x809C	0x6968683E ;_TFT_defaultFont+464
0x80A0	0x0008083E ;_TFT_defaultFont+468
0x80A4	0x00000000 ;_TFT_defaultFont+472
0x80A8	0x00000000 ;_TFT_defaultFont+476
0x80AC	0x0233001E ;_TFT_defaultFont+480
0x80B0	0x00B30133 ;_TFT_defaultFont+484
0x80B4	0x19A00F5E ;_TFT_defaultFont+488
0x80B8	0x19881990 ;_TFT_defaultFont+492
0x80BC	0x00000F00 ;_TFT_defaultFont+496
0x80C0	0x00000000 ;_TFT_defaultFont+500
0x80C4	0x00000000 ;_TFT_defaultFont+504
0x80C8	0x00000000 ;_TFT_defaultFont+508
0x80CC	0x0066003C ;_TFT_defaultFont+512
0x80D0	0x00660066 ;_TFT_defaultFont+516
0x80D4	0x0366033C ;_TFT_defaultFont+520
0x80D8	0x00C601C6 ;_TFT_defaultFont+524
0x80DC	0x000003BC ;_TFT_defaultFont+528
0x80E0	0x00000000 ;_TFT_defaultFont+532
0x80E4	0x06000000 ;_TFT_defaultFont+536
0x80E8	0x00060606 ;_TFT_defaultFont+540
0x80EC	0x00000000 ;_TFT_defaultFont+544
0x80F0	0x00000000 ;_TFT_defaultFont+548
0x80F4	0x18000000 ;_TFT_defaultFont+552
0x80F8	0x06060C0C ;_TFT_defaultFont+556
0x80FC	0x06060606 ;_TFT_defaultFont+560
0x8100	0x180C0C06 ;_TFT_defaultFont+564
0x8104	0x06000000 ;_TFT_defaultFont+568
0x8108	0x18180C0C ;_TFT_defaultFont+572
0x810C	0x18181818 ;_TFT_defaultFont+576
0x8110	0x060C0C18 ;_TFT_defaultFont+580
0x8114	0x18000000 ;_TFT_defaultFont+584
0x8118	0x185A3C5A ;_TFT_defaultFont+588
0x811C	0x00000000 ;_TFT_defaultFont+592
0x8120	0x00000000 ;_TFT_defaultFont+596
0x8124	0x00000000 ;_TFT_defaultFont+600
0x8128	0x00000000 ;_TFT_defaultFont+604
0x812C	0x00200000 ;_TFT_defaultFont+608
0x8130	0x00200020 ;_TFT_defaultFont+612
0x8134	0x002001FC ;_TFT_defaultFont+616
0x8138	0x00200020 ;_TFT_defaultFont+620
0x813C	0x00000000 ;_TFT_defaultFont+624
0x8140	0x00000000 ;_TFT_defaultFont+628
0x8144	0x00000000 ;_TFT_defaultFont+632
0x8148	0x00000000 ;_TFT_defaultFont+636
0x814C	0x06000000 ;_TFT_defaultFont+640
0x8150	0x00030306 ;_TFT_defaultFont+644
0x8154	0x00000000 ;_TFT_defaultFont+648
0x8158	0x00000000 ;_TFT_defaultFont+652
0x815C	0x0000001F ;_TFT_defaultFont+656
0x8160	0x00000000 ;_TFT_defaultFont+660
0x8164	0x00000000 ;_TFT_defaultFont+664
0x8168	0x00000000 ;_TFT_defaultFont+668
0x816C	0x06000000 ;_TFT_defaultFont+672
0x8170	0x00000006 ;_TFT_defaultFont+676
0x8174	0x20000000 ;_TFT_defaultFont+680
0x8178	0x08101020 ;_TFT_defaultFont+684
0x817C	0x02040408 ;_TFT_defaultFont+688
0x8180	0x00010102 ;_TFT_defaultFont+692
0x8184	0x00000000 ;_TFT_defaultFont+696
0x8188	0x6363633E ;_TFT_defaultFont+700
0x818C	0x63636363 ;_TFT_defaultFont+704
0x8190	0x0000003E ;_TFT_defaultFont+708
0x8194	0x00000000 ;_TFT_defaultFont+712
0x8198	0x18181E18 ;_TFT_defaultFont+716
0x819C	0x18181818 ;_TFT_defaultFont+720
0x81A0	0x0000007E ;_TFT_defaultFont+724
0x81A4	0x00000000 ;_TFT_defaultFont+728
0x81A8	0x6061613E ;_TFT_defaultFont+732
0x81AC	0x060C1830 ;_TFT_defaultFont+736
0x81B0	0x0000007F ;_TFT_defaultFont+740
0x81B4	0x00000000 ;_TFT_defaultFont+744
0x81B8	0x6060613E ;_TFT_defaultFont+748
0x81BC	0x6160603C ;_TFT_defaultFont+752
0x81C0	0x0000003E ;_TFT_defaultFont+756
0x81C4	0x00000000 ;_TFT_defaultFont+760
0x81C8	0x32343830 ;_TFT_defaultFont+764
0x81CC	0x30307F31 ;_TFT_defaultFont+768
0x81D0	0x00000030 ;_TFT_defaultFont+772
0x81D4	0x00000000 ;_TFT_defaultFont+776
0x81D8	0x3E06067E ;_TFT_defaultFont+780
0x81DC	0x61606060 ;_TFT_defaultFont+784
0x81E0	0x0000003E ;_TFT_defaultFont+788
0x81E4	0x00000000 ;_TFT_defaultFont+792
0x81E8	0x3F03063C ;_TFT_defaultFont+796
0x81EC	0x63636363 ;_TFT_defaultFont+800
0x81F0	0x0000003E ;_TFT_defaultFont+804
0x81F4	0x00000000 ;_TFT_defaultFont+808
0x81F8	0x3030607F ;_TFT_defaultFont+812
0x81FC	0x0C0C1818 ;_TFT_defaultFont+816
0x8200	0x0000000C ;_TFT_defaultFont+820
0x8204	0x00000000 ;_TFT_defaultFont+824
0x8208	0x6363633E ;_TFT_defaultFont+828
0x820C	0x6363633E ;_TFT_defaultFont+832
0x8210	0x0000003E ;_TFT_defaultFont+836
0x8214	0x00000000 ;_TFT_defaultFont+840
0x8218	0x6363633E ;_TFT_defaultFont+844
0x821C	0x30607E63 ;_TFT_defaultFont+848
0x8220	0x0000001E ;_TFT_defaultFont+852
0x8224	0x00000000 ;_TFT_defaultFont+856
0x8228	0x06060000 ;_TFT_defaultFont+860
0x822C	0x06000000 ;_TFT_defaultFont+864
0x8230	0x00000006 ;_TFT_defaultFont+868
0x8234	0x00000000 ;_TFT_defaultFont+872
0x8238	0x06060000 ;_TFT_defaultFont+876
0x823C	0x06000000 ;_TFT_defaultFont+880
0x8240	0x00030306 ;_TFT_defaultFont+884
0x8244	0x00000000 ;_TFT_defaultFont+888
0x8248	0x00000000 ;_TFT_defaultFont+892
0x824C	0x01800000 ;_TFT_defaultFont+896
0x8250	0x00180060 ;_TFT_defaultFont+900
0x8254	0x00060006 ;_TFT_defaultFont+904
0x8258	0x00600018 ;_TFT_defaultFont+908
0x825C	0x00000180 ;_TFT_defaultFont+912
0x8260	0x00000000 ;_TFT_defaultFont+916
0x8264	0x00000000 ;_TFT_defaultFont+920
0x8268	0x00000000 ;_TFT_defaultFont+924
0x826C	0x00000000 ;_TFT_defaultFont+928
0x8270	0x000001FE ;_TFT_defaultFont+932
0x8274	0x01FE0000 ;_TFT_defaultFont+936
0x8278	0x00000000 ;_TFT_defaultFont+940
0x827C	0x00000000 ;_TFT_defaultFont+944
0x8280	0x00000000 ;_TFT_defaultFont+948
0x8284	0x00000000 ;_TFT_defaultFont+952
0x8288	0x00000000 ;_TFT_defaultFont+956
0x828C	0x00060000 ;_TFT_defaultFont+960
0x8290	0x00600018 ;_TFT_defaultFont+964
0x8294	0x01800180 ;_TFT_defaultFont+968
0x8298	0x00180060 ;_TFT_defaultFont+972
0x829C	0x00000006 ;_TFT_defaultFont+976
0x82A0	0x00000000 ;_TFT_defaultFont+980
0x82A4	0x00000000 ;_TFT_defaultFont+984
0x82A8	0x1830311E ;_TFT_defaultFont+988
0x82AC	0x0C000C0C ;_TFT_defaultFont+992
0x82B0	0x0000000C ;_TFT_defaultFont+996
0x82B4	0x00000000 ;_TFT_defaultFont+1000
0x82B8	0x00000000 ;_TFT_defaultFont+1004
0x82BC	0x0082007C ;_TFT_defaultFont+1008
0x82C0	0x016D0179 ;_TFT_defaultFont+1012
0x82C4	0x016D016D ;_TFT_defaultFont+1016
0x82C8	0x00D9016D ;_TFT_defaultFont+1020
0x82CC	0x00FC0002 ;_TFT_defaultFont+1024
0x82D0	0x00000000 ;_TFT_defaultFont+1028
0x82D4	0x00000000 ;_TFT_defaultFont+1032
0x82D8	0x00000000 ;_TFT_defaultFont+1036
0x82DC	0x00380038 ;_TFT_defaultFont+1040
0x82E0	0x006C006C ;_TFT_defaultFont+1044
0x82E4	0x00FE00C6 ;_TFT_defaultFont+1048
0x82E8	0x018300C6 ;_TFT_defaultFont+1052
0x82EC	0x00000183 ;_TFT_defaultFont+1056
0x82F0	0x00000000 ;_TFT_defaultFont+1060
0x82F4	0x00000000 ;_TFT_defaultFont+1064
0x82F8	0x6363633F ;_TFT_defaultFont+1068
0x82FC	0x6363633F ;_TFT_defaultFont+1072
0x8300	0x0000003F ;_TFT_defaultFont+1076
0x8304	0x00000000 ;_TFT_defaultFont+1080
0x8308	0x0343433E ;_TFT_defaultFont+1084
0x830C	0x43430303 ;_TFT_defaultFont+1088
0x8310	0x0000003E ;_TFT_defaultFont+1092
0x8314	0x00000000 ;_TFT_defaultFont+1096
0x8318	0xC3C3633F ;_TFT_defaultFont+1100
0x831C	0x63C3C3C3 ;_TFT_defaultFont+1104
0x8320	0x0000003F ;_TFT_defaultFont+1108
0x8324	0x00000000 ;_TFT_defaultFont+1112
0x8328	0x0303033F ;_TFT_defaultFont+1116
0x832C	0x0303031F ;_TFT_defaultFont+1120
0x8330	0x0000003F ;_TFT_defaultFont+1124
0x8334	0x00000000 ;_TFT_defaultFont+1128
0x8338	0x0303033F ;_TFT_defaultFont+1132
0x833C	0x0303031F ;_TFT_defaultFont+1136
0x8340	0x00000003 ;_TFT_defaultFont+1140
0x8344	0x00000000 ;_TFT_defaultFont+1144
0x8348	0x0343433E ;_TFT_defaultFont+1148
0x834C	0x63636373 ;_TFT_defaultFont+1152
0x8350	0x0000007E ;_TFT_defaultFont+1156
0x8354	0x00000000 ;_TFT_defaultFont+1160
0x8358	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x835C	0xC3C3C3FF ;_TFT_defaultFont+1168
0x8360	0x000000C3 ;_TFT_defaultFont+1172
0x8364	0x00000000 ;_TFT_defaultFont+1176
0x8368	0x0606060F ;_TFT_defaultFont+1180
0x836C	0x06060606 ;_TFT_defaultFont+1184
0x8370	0x0000000F ;_TFT_defaultFont+1188
0x8374	0x00000000 ;_TFT_defaultFont+1192
0x8378	0x1818181E ;_TFT_defaultFont+1196
0x837C	0x18181818 ;_TFT_defaultFont+1200
0x8380	0x0000000F ;_TFT_defaultFont+1204
0x8384	0x00000000 ;_TFT_defaultFont+1208
0x8388	0x0F1B3363 ;_TFT_defaultFont+1212
0x838C	0x331B0F07 ;_TFT_defaultFont+1216
0x8390	0x00000063 ;_TFT_defaultFont+1220
0x8394	0x00000000 ;_TFT_defaultFont+1224
0x8398	0x03030303 ;_TFT_defaultFont+1228
0x839C	0x03030303 ;_TFT_defaultFont+1232
0x83A0	0x0000003F ;_TFT_defaultFont+1236
0x83A4	0x00000000 ;_TFT_defaultFont+1240
0x83A8	0x00000000 ;_TFT_defaultFont+1244
0x83AC	0x03870387 ;_TFT_defaultFont+1248
0x83B0	0x034D034D ;_TFT_defaultFont+1252
0x83B4	0x03390339 ;_TFT_defaultFont+1256
0x83B8	0x03110311 ;_TFT_defaultFont+1260
0x83BC	0x00000301 ;_TFT_defaultFont+1264
0x83C0	0x00000000 ;_TFT_defaultFont+1268
0x83C4	0x00000000 ;_TFT_defaultFont+1272
0x83C8	0x4D4D4747 ;_TFT_defaultFont+1276
0x83CC	0x71715959 ;_TFT_defaultFont+1280
0x83D0	0x00000061 ;_TFT_defaultFont+1284
0x83D4	0x00000000 ;_TFT_defaultFont+1288
0x83D8	0xC3C3C37E ;_TFT_defaultFont+1292
0x83DC	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x83E0	0x0000007E ;_TFT_defaultFont+1300
0x83E4	0x00000000 ;_TFT_defaultFont+1304
0x83E8	0x6363633F ;_TFT_defaultFont+1308
0x83EC	0x03033F63 ;_TFT_defaultFont+1312
0x83F0	0x00000003 ;_TFT_defaultFont+1316
0x83F4	0x00000000 ;_TFT_defaultFont+1320
0x83F8	0xC3C3C37E ;_TFT_defaultFont+1324
0x83FC	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x8400	0x00C0607E ;_TFT_defaultFont+1332
0x8404	0x00000000 ;_TFT_defaultFont+1336
0x8408	0x6363633F ;_TFT_defaultFont+1340
0x840C	0x63331B3F ;_TFT_defaultFont+1344
0x8410	0x000000C3 ;_TFT_defaultFont+1348
0x8414	0x00000000 ;_TFT_defaultFont+1352
0x8418	0x0343433E ;_TFT_defaultFont+1356
0x841C	0x6161603E ;_TFT_defaultFont+1360
0x8420	0x0000003E ;_TFT_defaultFont+1364
0x8424	0x00000000 ;_TFT_defaultFont+1368
0x8428	0x0C0C0C3F ;_TFT_defaultFont+1372
0x842C	0x0C0C0C0C ;_TFT_defaultFont+1376
0x8430	0x0000000C ;_TFT_defaultFont+1380
0x8434	0x00000000 ;_TFT_defaultFont+1384
0x8438	0x63636363 ;_TFT_defaultFont+1388
0x843C	0x63636363 ;_TFT_defaultFont+1392
0x8440	0x0000003E ;_TFT_defaultFont+1396
0x8444	0x00000000 ;_TFT_defaultFont+1400
0x8448	0x66C3C3C3 ;_TFT_defaultFont+1404
0x844C	0x183C3C66 ;_TFT_defaultFont+1408
0x8450	0x00000018 ;_TFT_defaultFont+1412
0x8454	0x00000000 ;_TFT_defaultFont+1416
0x8458	0x00000000 ;_TFT_defaultFont+1420
0x845C	0x0C630C63 ;_TFT_defaultFont+1424
0x8460	0x0CF30C63 ;_TFT_defaultFont+1428
0x8464	0x079E06F6 ;_TFT_defaultFont+1432
0x8468	0x030C079E ;_TFT_defaultFont+1436
0x846C	0x0000030C ;_TFT_defaultFont+1440
0x8470	0x00000000 ;_TFT_defaultFont+1444
0x8474	0x00000000 ;_TFT_defaultFont+1448
0x8478	0x3C66C3C3 ;_TFT_defaultFont+1452
0x847C	0xC3663C18 ;_TFT_defaultFont+1456
0x8480	0x000000C3 ;_TFT_defaultFont+1460
0x8484	0x00000000 ;_TFT_defaultFont+1464
0x8488	0x6666C3C3 ;_TFT_defaultFont+1468
0x848C	0x1818183C ;_TFT_defaultFont+1472
0x8490	0x00000018 ;_TFT_defaultFont+1476
0x8494	0x00000000 ;_TFT_defaultFont+1480
0x8498	0x1830303F ;_TFT_defaultFont+1484
0x849C	0x0303060C ;_TFT_defaultFont+1488
0x84A0	0x0000003F ;_TFT_defaultFont+1492
0x84A4	0x1E000000 ;_TFT_defaultFont+1496
0x84A8	0x06060606 ;_TFT_defaultFont+1500
0x84AC	0x06060606 ;_TFT_defaultFont+1504
0x84B0	0x001E0606 ;_TFT_defaultFont+1508
0x84B4	0x01000000 ;_TFT_defaultFont+1512
0x84B8	0x04020201 ;_TFT_defaultFont+1516
0x84BC	0x10080804 ;_TFT_defaultFont+1520
0x84C0	0x00202010 ;_TFT_defaultFont+1524
0x84C4	0x1E000000 ;_TFT_defaultFont+1528
0x84C8	0x18181818 ;_TFT_defaultFont+1532
0x84CC	0x18181818 ;_TFT_defaultFont+1536
0x84D0	0x001E1818 ;_TFT_defaultFont+1540
0x84D4	0x00000000 ;_TFT_defaultFont+1544
0x84D8	0x00000000 ;_TFT_defaultFont+1548
0x84DC	0x00480030 ;_TFT_defaultFont+1552
0x84E0	0x01020084 ;_TFT_defaultFont+1556
0x84E4	0x00000000 ;_TFT_defaultFont+1560
0x84E8	0x00000000 ;_TFT_defaultFont+1564
0x84EC	0x00000000 ;_TFT_defaultFont+1568
0x84F0	0x00000000 ;_TFT_defaultFont+1572
0x84F4	0x00000000 ;_TFT_defaultFont+1576
0x84F8	0x00000000 ;_TFT_defaultFont+1580
0x84FC	0x00000000 ;_TFT_defaultFont+1584
0x8500	0x00FF0000 ;_TFT_defaultFont+1588
0x8504	0x0C000000 ;_TFT_defaultFont+1592
0x8508	0x00000018 ;_TFT_defaultFont+1596
0x850C	0x00000000 ;_TFT_defaultFont+1600
0x8510	0x00000000 ;_TFT_defaultFont+1604
0x8514	0x00000000 ;_TFT_defaultFont+1608
0x8518	0x623C0000 ;_TFT_defaultFont+1612
0x851C	0x63637E60 ;_TFT_defaultFont+1616
0x8520	0x0000007E ;_TFT_defaultFont+1620
0x8524	0x03000000 ;_TFT_defaultFont+1624
0x8528	0x673B0303 ;_TFT_defaultFont+1628
0x852C	0x63636363 ;_TFT_defaultFont+1632
0x8530	0x0000003F ;_TFT_defaultFont+1636
0x8534	0x00000000 ;_TFT_defaultFont+1640
0x8538	0x231E0000 ;_TFT_defaultFont+1644
0x853C	0x23030303 ;_TFT_defaultFont+1648
0x8540	0x0000001E ;_TFT_defaultFont+1652
0x8544	0x60000000 ;_TFT_defaultFont+1656
0x8548	0x637E6060 ;_TFT_defaultFont+1660
0x854C	0x73636363 ;_TFT_defaultFont+1664
0x8550	0x0000006E ;_TFT_defaultFont+1668
0x8554	0x00000000 ;_TFT_defaultFont+1672
0x8558	0x633E0000 ;_TFT_defaultFont+1676
0x855C	0x43037F63 ;_TFT_defaultFont+1680
0x8560	0x0000003E ;_TFT_defaultFont+1684
0x8564	0x1C000000 ;_TFT_defaultFont+1688
0x8568	0x060F0606 ;_TFT_defaultFont+1692
0x856C	0x06060606 ;_TFT_defaultFont+1696
0x8570	0x00000006 ;_TFT_defaultFont+1700
0x8574	0x00000000 ;_TFT_defaultFont+1704
0x8578	0x637E0000 ;_TFT_defaultFont+1708
0x857C	0x73636363 ;_TFT_defaultFont+1712
0x8580	0x3E61606E ;_TFT_defaultFont+1716
0x8584	0x03000000 ;_TFT_defaultFont+1720
0x8588	0x673B0303 ;_TFT_defaultFont+1724
0x858C	0x63636363 ;_TFT_defaultFont+1728
0x8590	0x00000063 ;_TFT_defaultFont+1732
0x8594	0x03000000 ;_TFT_defaultFont+1736
0x8598	0x03030003 ;_TFT_defaultFont+1740
0x859C	0x03030303 ;_TFT_defaultFont+1744
0x85A0	0x00000003 ;_TFT_defaultFont+1748
0x85A4	0x06000000 ;_TFT_defaultFont+1752
0x85A8	0x06070006 ;_TFT_defaultFont+1756
0x85AC	0x06060606 ;_TFT_defaultFont+1760
0x85B0	0x03060606 ;_TFT_defaultFont+1764
0x85B4	0x03000000 ;_TFT_defaultFont+1768
0x85B8	0x1B330303 ;_TFT_defaultFont+1772
0x85BC	0x1B0F070F ;_TFT_defaultFont+1776
0x85C0	0x00000033 ;_TFT_defaultFont+1780
0x85C4	0x03000000 ;_TFT_defaultFont+1784
0x85C8	0x03030303 ;_TFT_defaultFont+1788
0x85CC	0x03030303 ;_TFT_defaultFont+1792
0x85D0	0x00000003 ;_TFT_defaultFont+1796
0x85D4	0x00000000 ;_TFT_defaultFont+1800
0x85D8	0x00000000 ;_TFT_defaultFont+1804
0x85DC	0x00000000 ;_TFT_defaultFont+1808
0x85E0	0x033301DF ;_TFT_defaultFont+1812
0x85E4	0x03330333 ;_TFT_defaultFont+1816
0x85E8	0x03330333 ;_TFT_defaultFont+1820
0x85EC	0x00000333 ;_TFT_defaultFont+1824
0x85F0	0x00000000 ;_TFT_defaultFont+1828
0x85F4	0x00000000 ;_TFT_defaultFont+1832
0x85F8	0x673B0000 ;_TFT_defaultFont+1836
0x85FC	0x63636363 ;_TFT_defaultFont+1840
0x8600	0x00000063 ;_TFT_defaultFont+1844
0x8604	0x00000000 ;_TFT_defaultFont+1848
0x8608	0x633E0000 ;_TFT_defaultFont+1852
0x860C	0x63636363 ;_TFT_defaultFont+1856
0x8610	0x0000003E ;_TFT_defaultFont+1860
0x8614	0x00000000 ;_TFT_defaultFont+1864
0x8618	0x673B0000 ;_TFT_defaultFont+1868
0x861C	0x63636363 ;_TFT_defaultFont+1872
0x8620	0x0303033F ;_TFT_defaultFont+1876
0x8624	0x00000000 ;_TFT_defaultFont+1880
0x8628	0x637E0000 ;_TFT_defaultFont+1884
0x862C	0x73636363 ;_TFT_defaultFont+1888
0x8630	0x6060606E ;_TFT_defaultFont+1892
0x8634	0x00000000 ;_TFT_defaultFont+1896
0x8638	0x1F1B0000 ;_TFT_defaultFont+1900
0x863C	0x03030303 ;_TFT_defaultFont+1904
0x8640	0x00000003 ;_TFT_defaultFont+1908
0x8644	0x00000000 ;_TFT_defaultFont+1912
0x8648	0x231E0000 ;_TFT_defaultFont+1916
0x864C	0x31381E07 ;_TFT_defaultFont+1920
0x8650	0x0000001E ;_TFT_defaultFont+1924
0x8654	0x00000000 ;_TFT_defaultFont+1928
0x8658	0x061F0606 ;_TFT_defaultFont+1932
0x865C	0x06060606 ;_TFT_defaultFont+1936
0x8660	0x0000001C ;_TFT_defaultFont+1940
0x8664	0x00000000 ;_TFT_defaultFont+1944
0x8668	0x63630000 ;_TFT_defaultFont+1948
0x866C	0x73636363 ;_TFT_defaultFont+1952
0x8670	0x0000006E ;_TFT_defaultFont+1956
0x8674	0x00000000 ;_TFT_defaultFont+1960
0x8678	0x63630000 ;_TFT_defaultFont+1964
0x867C	0x1C363663 ;_TFT_defaultFont+1968
0x8680	0x0000001C ;_TFT_defaultFont+1972
0x8684	0x00000000 ;_TFT_defaultFont+1976
0x8688	0x00000000 ;_TFT_defaultFont+1980
0x868C	0x00000000 ;_TFT_defaultFont+1984
0x8690	0x03330333 ;_TFT_defaultFont+1988
0x8694	0x01B601B6 ;_TFT_defaultFont+1992
0x8698	0x00CC01CE ;_TFT_defaultFont+1996
0x869C	0x000000CC ;_TFT_defaultFont+2000
0x86A0	0x00000000 ;_TFT_defaultFont+2004
0x86A4	0x00000000 ;_TFT_defaultFont+2008
0x86A8	0x33330000 ;_TFT_defaultFont+2012
0x86AC	0x331E0C1E ;_TFT_defaultFont+2016
0x86B0	0x00000033 ;_TFT_defaultFont+2020
0x86B4	0x00000000 ;_TFT_defaultFont+2024
0x86B8	0x63630000 ;_TFT_defaultFont+2028
0x86BC	0x1C363663 ;_TFT_defaultFont+2032
0x86C0	0x0C0C181C ;_TFT_defaultFont+2036
0x86C4	0x00000000 ;_TFT_defaultFont+2040
0x86C8	0x303F0000 ;_TFT_defaultFont+2044
0x86CC	0x03060C18 ;_TFT_defaultFont+2048
0x86D0	0x0000003F ;_TFT_defaultFont+2052
0x86D4	0x38000000 ;_TFT_defaultFont+2056
0x86D8	0x0C0C0C0C ;_TFT_defaultFont+2060
0x86DC	0x0C0C0C07 ;_TFT_defaultFont+2064
0x86E0	0x00380C0C ;_TFT_defaultFont+2068
0x86E4	0x0C000000 ;_TFT_defaultFont+2072
0x86E8	0x0C0C0C0C ;_TFT_defaultFont+2076
0x86EC	0x0C0C0C0C ;_TFT_defaultFont+2080
0x86F0	0x000C0C0C ;_TFT_defaultFont+2084
0x86F4	0x07000000 ;_TFT_defaultFont+2088
0x86F8	0x0C0C0C0C ;_TFT_defaultFont+2092
0x86FC	0x0C0C0C38 ;_TFT_defaultFont+2096
0x8700	0x00070C0C ;_TFT_defaultFont+2100
0x8704	0x00000000 ;_TFT_defaultFont+2104
0x8708	0x00000000 ;_TFT_defaultFont+2108
0x870C	0x00000000 ;_TFT_defaultFont+2112
0x8710	0x021E0000 ;_TFT_defaultFont+2116
0x8714	0x03F1023F ;_TFT_defaultFont+2120
0x8718	0x000001E1 ;_TFT_defaultFont+2124
0x871C	0x00000000 ;_TFT_defaultFont+2128
0x8720	0x00000000 ;_TFT_defaultFont+2132
0x8724	0x00000000 ;_TFT_defaultFont+2136
0x8728	0x07FE0000 ;_TFT_defaultFont+2140
0x872C	0x04020402 ;_TFT_defaultFont+2144
0x8730	0x04020402 ;_TFT_defaultFont+2148
0x8734	0x04020402 ;_TFT_defaultFont+2152
0x8738	0x04020402 ;_TFT_defaultFont+2156
0x873C	0x000007FE ;_TFT_defaultFont+2160
0x8740	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_3 [2]
; Containing: ?ICSP7_final_project_main_cur_screen_run_flag [1]
;             ?ICSP7_final_project_main_g_TIME_TRACK_MODE [1]
0x8744	0x1A01 ;_initBlock_3+0 : ?ICSP7_final_project_main_cur_screen_run_flag at 0x8744 : ?ICSP7_final_project_main_g_TIME_TRACK_MODE at 0x8745
; end of _initBlock_3
;,0 :: _initBlock_4 [2]
; Containing: ?ICSP7_final_project_main_CUR_BRUSH_COLOUR [1]
;             ?ICS_init_cur [1]
0x8746	0x4100 ;_initBlock_4+0 : ?ICSP7_final_project_main_CUR_BRUSH_COLOUR at 0x8746 : ?ICS_init_cur at 0x8747
; end of _initBlock_4
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_offset_x [4]
0x8748	0x00000000 ;?ICSP7_final_project_main_offset_x+0
; end of ?ICSP7_final_project_main_offset_x
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_offset_y [4]
0x874C	0x00000000 ;?ICSP7_final_project_main_offset_y+0
; end of ?ICSP7_final_project_main_offset_y
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_t_secs [4]
0x8750	0x00000000 ;?ICSP7_final_project_main_g_t_secs+0
; end of ?ICSP7_final_project_main_g_t_secs
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_session_count [4]
0x8754	0x00000000 ;?ICSP7_final_project_main_g_session_count+0
; end of ?ICSP7_final_project_main_g_session_count
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_t_wait [4]
0x8758	0x00000000 ;?ICSP7_final_project_main_g_t_wait+0
; end of ?ICSP7_final_project_main_g_t_wait
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_t_mins [4]
0x875C	0x00000000 ;?ICSP7_final_project_main_g_t_mins+0
; end of ?ICSP7_final_project_main_g_t_mins
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_time_count [4]
0x8760	0x00000000 ;?ICSP7_final_project_main_g_time_count+0
; end of ?ICSP7_final_project_main_g_time_count
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_hs_cursor_x [4]
0x8764	0x00000010 ;?ICSP7_final_project_main_hs_cursor_x+0
; end of ?ICSP7_final_project_main_hs_cursor_x
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_hs_cursor_y [4]
0x8768	0x00000004 ;?ICSP7_final_project_main_hs_cursor_y+0
; end of ?ICSP7_final_project_main_hs_cursor_y
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_game_score [4]
0x876C	0x00000000 ;?ICSP7_final_project_main_g_game_score+0
; end of ?ICSP7_final_project_main_g_game_score
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_i [4]
0x8770	0x00000000 ;?ICSP7_final_project_main_i+0
; end of ?ICSP7_final_project_main_i
;,0 :: _initBlock_16 [24]
; Containing: ?ICS_intro_game_phase [1]
;             ?ICS?lstr1_P7_final_project_main [23]
0x8774	0x5020410F ;_initBlock_16+0 : ?ICS_intro_game_phase at 0x8774 : ?ICS?lstr1_P7_final_project_main at 0x8775
0x8778	0x4C444455 ;_initBlock_16+4
0x877C	0x72502045 ;_initBlock_16+8
0x8780	0x4355446F ;_initBlock_16+12
0x8784	0x6F69744B ;_initBlock_16+16
0x8788	0x0020736E ;_initBlock_16+20
; end of _initBlock_16
;,0 :: _initBlock_17 [2]
; Containing: ?ICSP7_final_project_main_game_cur_screen_run_flag [1]
;             ?ICSP7_final_project_main_g_GAME_MODE [1]
0x878C	0x0001 ;_initBlock_17+0 : ?ICSP7_final_project_main_game_cur_screen_run_flag at 0x878C : ?ICSP7_final_project_main_g_GAME_MODE at 0x878D
; end of _initBlock_17
;,0 :: _initBlock_18 [2]
; Containing: ?ICSP7_final_project_main_g_curr_snake_dir [1]
;             ?ICSP7_final_project_main_g_food_in_play [1]
0x878E	0x0000 ;_initBlock_18+0 : ?ICSP7_final_project_main_g_curr_snake_dir at 0x878E : ?ICSP7_final_project_main_g_food_in_play at 0x878F
; end of _initBlock_18
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_debug [4]
0x8790	0x00000000 ;?ICSP7_final_project_main_g_debug+0
; end of ?ICSP7_final_project_main_g_debug
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_debug2 [4]
0x8794	0x00000002 ;?ICSP7_final_project_main_g_debug2+0
; end of ?ICSP7_final_project_main_g_debug2
;P7_final_project_main.c,0 :: ?ICS_game_speed [4]
0x8798	0x00000001 ;?ICS_game_speed+0
; end of ?ICS_game_speed
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_rand_num [4]
0x879C	0x000003E7 ;?ICSP7_final_project_main_g_rand_num+0
; end of ?ICSP7_final_project_main_g_rand_num
;P7_final_project_main.c,0 :: ?ICS_m_node_tail [4]
0x87A0	0x20000104 ;?ICS_m_node_tail+0
; end of ?ICS_m_node_tail
;P7_final_project_main.c,0 :: ?ICS_m_node_head [4]
0x87A4	0x20000104 ;?ICS_m_node_head+0
; end of ?ICS_m_node_head
;P7_final_project_main.c,0 :: ?ICS_m_node_start [4]
0x87A8	0x20000104 ;?ICS_m_node_start+0
; end of ?ICS_m_node_start
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_j [4]
0x87AC	0x00000000 ;?ICSP7_final_project_main_j+0
; end of ?ICSP7_final_project_main_j
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_fd_x_val [4]
0x87B0	0xFFFFFFFF ;?ICSP7_final_project_main_g_fd_x_val+0
; end of ?ICSP7_final_project_main_g_fd_x_val
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_fd_y_val [4]
0x87B4	0xFFFFFFFF ;?ICSP7_final_project_main_g_fd_y_val+0
; end of ?ICSP7_final_project_main_g_fd_y_val
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_init_cur_pos [4]
0x87B8	0x00000000 ;?ICSP7_final_project_main_init_cur_pos+0
; end of ?ICSP7_final_project_main_init_cur_pos
;P7_final_project_main.c,0 :: ?ICS_m_node_end [4]
0x87BC	0x200005B0 ;?ICS_m_node_end+0
; end of ?ICS_m_node_end
;,0 :: _initBlock_31 [8]
; Containing: ?ICSP7_final_project_main_g_GAME_PHASE [1]
;             ?ICS?lstr2_P7_final_project_main [7]
0x87C0	0x414E5301 ;_initBlock_31+0 : ?ICSP7_final_project_main_g_GAME_PHASE at 0x87C0 : ?ICS?lstr2_P7_final_project_main at 0x87C1
0x87C4	0x0021454B ;_initBlock_31+4
; end of _initBlock_31
;P7_final_project_main.c,0 :: ?ICS?lstr3_P7_final_project_main [6]
0x87C8	0x2E312E76 ;?ICS?lstr3_P7_final_project_main+0
0x87CC	0x0030 ;?ICS?lstr3_P7_final_project_main+4
; end of ?ICS?lstr3_P7_final_project_main
;,0 :: _initBlock_33 [44]
; Containing: ?ICS?lstr4_P7_final_project_main [15]
;             ?ICS?lstr5_P7_final_project_main [28]
;             ?ICS_dev_position [1]
0x87CE	0x48207942 ;_initBlock_33+0 : ?ICS?lstr4_P7_final_project_main at 0x87CE
0x87D2	0x7261776F ;_initBlock_33+4
0x87D6	0x685A2064 ;_initBlock_33+8
0x87DA	0x5000756F ;_initBlock_33+12 : ?ICS?lstr5_P7_final_project_main at 0x87DD
0x87DE	0x73736572 ;_initBlock_33+16
0x87E2	0x796F4A20 ;_initBlock_33+20
0x87E6	0x6B636974 ;_initBlock_33+24
0x87EA	0x3143502F ;_initBlock_33+28
0x87EE	0x6F742033 ;_initBlock_33+32
0x87F2	0x61747320 ;_initBlock_33+36
0x87F6	0x00007472 ;_initBlock_33+40 : ?ICS_dev_position at 0x87F9
; end of _initBlock_33
;,0 :: _initBlock_34 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x87FA	0x0000 ;_initBlock_34+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x87FA : ?ICS__Lib_TFT___no_acceleration at 0x87FB
; end of _initBlock_34
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_g_game_speed [4]
0x87FC	0x000001F4 ;?ICSP7_final_project_main_g_game_speed+0
; end of ?ICSP7_final_project_main_g_game_speed
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x8800	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x8804	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x8808	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;,0 :: _initBlock_39 [8]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x880C	0x6C756E28 ;_initBlock_39+0 : ?ICS?lstr1___Lib_Sprintf at 0x880C
0x8810	0x0000296C ;_initBlock_39+4 : ?ICS__Lib_TFT_FontInitialized at 0x8813
; end of _initBlock_39
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x8814	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x8816	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_42 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x8818	0x0000 ;_initBlock_42+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x8818 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x8819
; end of _initBlock_42
;,0 :: _initBlock_43 [2]
; Containing: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
;             ?ICSP7_final_project_main_g_cur_game_phase [1]
0x881A	0x0F00 ;_initBlock_43+0 : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x881A : ?ICSP7_final_project_main_g_cur_game_phase at 0x881B
; end of _initBlock_43
;,0 :: _initBlock_44 [19]
; Containing: ?ICSP7_final_project_main_g_game_clock_delay_tim3 [1]
;             ?ICS?lstr29_P7_final_project_main [18]
0x881C	0x56454401 ;_initBlock_44+0 : ?ICSP7_final_project_main_g_game_clock_delay_tim3 at 0x881C : ?ICS?lstr29_P7_final_project_main at 0x881D
0x8820	0x444F4D20 ;_initBlock_44+4
0x8824	0x4E452045 ;_initBlock_44+8
0x8828	0x454C4241 ;_initBlock_44+12
0x882C	0x002144 ;_initBlock_44+16
; end of _initBlock_44
;__Lib_GPIO_32F10x_Defs.c,695 :: __GPIO_MODULE_I2C1_PB67 [108]
0x8830	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x8834	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x8838	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x883C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x8840	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x8844	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x8848	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x884C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x8850	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x8854	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x8858	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x885C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x8860	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x8864	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x8868	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x886C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x8870	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x8874	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x8878	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x887C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x8880	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x8884	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x8888	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x888C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x8890	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x8894	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x8898	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x889C	0x3F800000 ;__Lib_Sprintf__powers_+0
0x88A0	0x41200000 ;__Lib_Sprintf__powers_+4
0x88A4	0x42C80000 ;__Lib_Sprintf__powers_+8
0x88A8	0x447A0000 ;__Lib_Sprintf__powers_+12
0x88AC	0x461C4000 ;__Lib_Sprintf__powers_+16
0x88B0	0x47C35000 ;__Lib_Sprintf__powers_+20
0x88B4	0x49742400 ;__Lib_Sprintf__powers_+24
0x88B8	0x4B189680 ;__Lib_Sprintf__powers_+28
0x88BC	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x88C0	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x88C4	0x501502F9 ;__Lib_Sprintf__powers_+40
0x88C8	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x88CC	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x88D0	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x88D4	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x88D8	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x88DC	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x88E0	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x88E4	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x88E8	0x358637BD ;__Lib_Sprintf__npowers_+24
0x88EC	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x88F0	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x88F4	0x3089705F ;__Lib_Sprintf__npowers_+36
0x88F8	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x88FC	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x8900	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x8904	0x00000001 ;__Lib_Sprintf_octpowers+0
0x8908	0x00000008 ;__Lib_Sprintf_octpowers+4
0x890C	0x00000040 ;__Lib_Sprintf_octpowers+8
0x8910	0x00000200 ;__Lib_Sprintf_octpowers+12
0x8914	0x00001000 ;__Lib_Sprintf_octpowers+16
0x8918	0x00008000 ;__Lib_Sprintf_octpowers+20
0x891C	0x00040000 ;__Lib_Sprintf_octpowers+24
0x8920	0x00200000 ;__Lib_Sprintf_octpowers+28
0x8924	0x01000000 ;__Lib_Sprintf_octpowers+32
0x8928	0x08000000 ;__Lib_Sprintf_octpowers+36
0x892C	0x40000000 ;__Lib_Sprintf_octpowers+40
0x8930	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x8934	0x00000001 ;__Lib_Sprintf_dpowers+0
0x8938	0x0000000A ;__Lib_Sprintf_dpowers+4
0x893C	0x00000064 ;__Lib_Sprintf_dpowers+8
0x8940	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x8944	0x00002710 ;__Lib_Sprintf_dpowers+16
0x8948	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x894C	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x8950	0x00989680 ;__Lib_Sprintf_dpowers+28
0x8954	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x8958	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;P7_final_project_main.c,0 :: ?lstr_28_P7_final_project_main [35]
0x895C	0x726F6373 ;?lstr_28_P7_final_project_main+0
0x8960	0x64255B65 ;?lstr_28_P7_final_project_main+4
0x8964	0x20203A5D ;?lstr_28_P7_final_project_main+8
0x8968	0x20732520 ;?lstr_28_P7_final_project_main+12
0x896C	0x2020207C ;?lstr_28_P7_final_project_main+16
0x8970	0x63256325 ;?lstr_28_P7_final_project_main+20
0x8974	0x63256325 ;?lstr_28_P7_final_project_main+24
0x8978	0x63256325 ;?lstr_28_P7_final_project_main+28
0x897C	0x006325 ;?lstr_28_P7_final_project_main+32
; end of ?lstr_28_P7_final_project_main
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x8980	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x8984	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x8988	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x898C	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x8990	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x8994	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x8998	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x899C	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;P7_final_project_main.c,24 :: _intro_msg [32]
0x89A0	0x73657250 ;_intro_msg+0
0x89A4	0x6F4A2073 ;_intro_msg+4
0x89A8	0x69747379 ;_intro_msg+8
0x89AC	0x502F6B63 ;_intro_msg+12
0x89B0	0x20333143 ;_intro_msg+16
0x89B4	0x63206F74 ;_intro_msg+20
0x89B8	0x69746E6F ;_intro_msg+24
0x89BC	0x002E6575 ;_intro_msg+28
; end of _intro_msg
;P7_final_project_main.c,0 :: ?lstr_21_P7_final_project_main [24]
0x89C0	0x696F7461 ;?lstr_21_P7_final_project_main+0
0x89C4	0x5D64255B ;?lstr_21_P7_final_project_main+4
0x89C8	0x2020203A ;?lstr_21_P7_final_project_main+8
0x89CC	0x20207325 ;?lstr_21_P7_final_project_main+12
0x89D0	0x20207C20 ;?lstr_21_P7_final_project_main+16
0x89D4	0x00632520 ;?lstr_21_P7_final_project_main+20
; end of ?lstr_21_P7_final_project_main
;P7_final_project_main.c,22 :: _pub_msg [24]
0x89D8	0x206E7552 ;_pub_msg+0
0x89DC	0x20706F48 ;_pub_msg+4
0x89E0	0x656D6147 ;_pub_msg+8
0x89E4	0x72702073 ;_pub_msg+12
0x89E8	0x6E657365 ;_pub_msg+16
0x89EC	0x003A7374 ;_pub_msg+20
; end of _pub_msg
;P7_final_project_main.c,0 :: ?lstr_12_P7_final_project_main [24]
0x89F0	0x61746F54 ;?lstr_12_P7_final_project_main+0
0x89F4	0x6954206C ;?lstr_12_P7_final_project_main+4
0x89F8	0x203A656D ;?lstr_12_P7_final_project_main+8
0x89FC	0x30252020 ;?lstr_12_P7_final_project_main+12
0x8A00	0x253A6432 ;?lstr_12_P7_final_project_main+16
0x8A04	0x00643230 ;?lstr_12_P7_final_project_main+20
; end of ?lstr_12_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_27_P7_final_project_main [24]
0x8A08	0x20504F54 ;?lstr_27_P7_final_project_main+0
0x8A0C	0x524F4353 ;?lstr_27_P7_final_project_main+4
0x8A10	0x203A5345 ;?lstr_27_P7_final_project_main+8
0x8A14	0x73252020 ;?lstr_27_P7_final_project_main+12
0x8A18	0x20207C20 ;?lstr_27_P7_final_project_main+16
0x8A1C	0x00632520 ;?lstr_27_P7_final_project_main+20
; end of ?lstr_27_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_8_P7_final_project_main [22]
0x8A20	0x45444F4D ;?lstr_8_P7_final_project_main+0
0x8A24	0x2020203A ;?lstr_8_P7_final_project_main+4
0x8A28	0x3A564544 ;?lstr_8_P7_final_project_main+8
0x8A2C	0x64252020 ;?lstr_8_P7_final_project_main+12
0x8A30	0x2520203B ;?lstr_8_P7_final_project_main+16
0x8A34	0x0064 ;?lstr_8_P7_final_project_main+20
; end of ?lstr_8_P7_final_project_main
;,0 :: _initBlock_58 [42]
; Containing: ?lstr_14_P7_final_project_main [21]
;             ?lstr_19_P7_final_project_main [21]
0x8A36	0x65746E45 ;_initBlock_58+0 : ?lstr_14_P7_final_project_main at 0x8A36
0x8A3A	0x69682072 ;_initBlock_58+4
0x8A3E	0x73206867 ;_initBlock_58+8
0x8A42	0x65726F63 ;_initBlock_58+12
0x8A46	0x2020203A ;_initBlock_58+16
0x8A4A	0x746E4500 ;_initBlock_58+20 : ?lstr_19_P7_final_project_main at 0x8A4B
0x8A4E	0x68207265 ;_initBlock_58+24
0x8A52	0x20686769 ;_initBlock_58+28
0x8A56	0x726F6373 ;_initBlock_58+32
0x8A5A	0x20203A65 ;_initBlock_58+36
0x8A5E	0x0020 ;_initBlock_58+40
; end of _initBlock_58
;P7_final_project_main.c,0 :: ?lstr_26_P7_final_project_main [20]
0x8A60	0x74736574 ;?lstr_26_P7_final_project_main+0
0x8A64	0x6D756E20 ;?lstr_26_P7_final_project_main+4
0x8A68	0x20736920 ;?lstr_26_P7_final_project_main+8
0x8A6C	0x61657267 ;?lstr_26_P7_final_project_main+12
0x8A70	0x00726574 ;?lstr_26_P7_final_project_main+16
; end of ?lstr_26_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_13_P7_final_project_main [20]
0x8A74	0x616E6946 ;?lstr_13_P7_final_project_main+0
0x8A78	0x6373206C ;?lstr_13_P7_final_project_main+4
0x8A7C	0x3A65726F ;?lstr_13_P7_final_project_main+8
0x8A80	0x25202020 ;?lstr_13_P7_final_project_main+12
0x8A84	0x00643430 ;?lstr_13_P7_final_project_main+16
; end of ?lstr_13_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_11_P7_final_project_main [18]
0x8A88	0x656D6954 ;?lstr_11_P7_final_project_main+0
0x8A8C	0x2020203A ;?lstr_11_P7_final_project_main+4
0x8A90	0x64323025 ;?lstr_11_P7_final_project_main+8
0x8A94	0x3230253A ;?lstr_11_P7_final_project_main+12
0x8A98	0x0064 ;?lstr_11_P7_final_project_main+16
; end of ?lstr_11_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_10_P7_final_project_main [18]
0x8A9A	0x4D495447 ;?lstr_10_P7_final_project_main+0
0x8A9E	0x2020203A ;?lstr_10_P7_final_project_main+4
0x8AA2	0x64323025 ;?lstr_10_P7_final_project_main+8
0x8AA6	0x3230253A ;?lstr_10_P7_final_project_main+12
0x8AAA	0x0064 ;?lstr_10_P7_final_project_main+16
; end of ?lstr_10_P7_final_project_main
;,0 :: _initBlock_63 [34]
; Containing: hexb [17]
;             hexs [17]
0x8AAC	0x33323130 ;_initBlock_63+0 : hexb at 0x8AAC
0x8AB0	0x37363534 ;_initBlock_63+4
0x8AB4	0x42413938 ;_initBlock_63+8
0x8AB8	0x46454443 ;_initBlock_63+12
0x8ABC	0x32313000 ;_initBlock_63+16 : hexs at 0x8ABD
0x8AC0	0x36353433 ;_initBlock_63+20
0x8AC4	0x61393837 ;_initBlock_63+24
0x8AC8	0x65646362 ;_initBlock_63+28
0x8ACC	0x0066 ;_initBlock_63+32
; end of _initBlock_63
;,0 :: _initBlock_64 [108]
; Containing: ?lstr_17_P7_final_project_main [17]
;             APBAHBPrescTable [16]
;             ?lstr_15_P7_final_project_main [16]
;             ?lstr_16_P7_final_project_main [16]
;             ?lstr_20_P7_final_project_main [16]
;             ?lstr_6_P7_final_project_main [14]
;             ?lstr_22_P7_final_project_main [13]
0x8ACE	0x25206325 ;_initBlock_64+0 : ?lstr_17_P7_final_project_main at 0x8ACE
0x8AD2	0x63252063 ;_initBlock_64+4
0x8AD6	0x2020203A ;_initBlock_64+8
0x8ADA	0x64343025 ;_initBlock_64+12
0x8ADE	0x00000000 ;_initBlock_64+16 : APBAHBPrescTable at 0x8ADF
0x8AE2	0x03020100 ;_initBlock_64+20
0x8AE6	0x03020104 ;_initBlock_64+24
0x8AEA	0x08070604 ;_initBlock_64+28
0x8AEE	0x20632509 ;_initBlock_64+32 : ?lstr_15_P7_final_project_main at 0x8AEF
0x8AF2	0x5F205F20 ;_initBlock_64+36
0x8AF6	0x2020203A ;_initBlock_64+40
0x8AFA	0x64343025 ;_initBlock_64+44
0x8AFE	0x20632500 ;_initBlock_64+48 : ?lstr_16_P7_final_project_main at 0x8AFF
0x8B02	0x5F206325 ;_initBlock_64+52
0x8B06	0x2020203A ;_initBlock_64+56
0x8B0A	0x64343025 ;_initBlock_64+60
0x8B0E	0x20632500 ;_initBlock_64+64 : ?lstr_20_P7_final_project_main at 0x8B0F
0x8B12	0x5F205F20 ;_initBlock_64+68
0x8B16	0x2020203A ;_initBlock_64+72
0x8B1A	0x64343025 ;_initBlock_64+76
0x8B1E	0x6F635300 ;_initBlock_64+80 : ?lstr_6_P7_final_project_main at 0x8B1F
0x8B22	0x203A6572 ;_initBlock_64+84
0x8B26	0x30252020 ;_initBlock_64+88
0x8B2A	0x66006434 ;_initBlock_64+92 : ?lstr_22_P7_final_project_main at 0x8B2D
0x8B2E	0x646E756F ;_initBlock_64+96
0x8B32	0x5B206920 ;_initBlock_64+100
0x8B36	0x005D6425 ;_initBlock_64+104
; end of _initBlock_64
;,0 :: _initBlock_65 [34]
; Containing: ?lstr_7_P7_final_project_main [13]
;             ?lstr_23_P7_final_project_main [12]
;             ?lstr_25_P7_final_project_main [9]
0x8B3A	0x45444F4D ;_initBlock_65+0 : ?lstr_7_P7_final_project_main at 0x8B3A
0x8B3E	0x2020203A ;_initBlock_65+4
0x8B42	0x4D524F4E ;_initBlock_65+8
0x8B46	0x504F5400 ;_initBlock_65+12 : ?lstr_23_P7_final_project_main at 0x8B47
0x8B4A	0x4F435320 ;_initBlock_65+16
0x8B4E	0x3A534552 ;_initBlock_65+20
0x8B52	0x6F746100 ;_initBlock_65+24 : ?lstr_25_P7_final_project_main at 0x8B53
0x8B56	0x25203A69 ;_initBlock_65+28
0x8B5A	0x0064 ;_initBlock_65+32
; end of _initBlock_65
;,0 :: _initBlock_66 [18]
; Containing: ?lstr_24_P7_final_project_main [9]
;             ?lstr_18_P7_final_project_main [9]
0x8B5C	0x74736574 ;_initBlock_66+0 : ?lstr_24_P7_final_project_main at 0x8B5C
0x8B60	0x7325203A ;_initBlock_66+4
0x8B64	0x4E494600 ;_initBlock_66+8 : ?lstr_18_P7_final_project_main at 0x8B65
0x8B68	0x45485349 ;_initBlock_66+12
0x8B6C	0x0044 ;_initBlock_66+16
; end of _initBlock_66
;,0 :: _initBlock_67 [2]
; Containing: ?ICSload_intro_screen_rotation_L0 [1]
;             ?ICSload_intro_screen_scroll_dir_L0 [1]
0x8B6E	0x0100 ;_initBlock_67+0 : ?ICSload_intro_screen_rotation_L0 at 0x8B6E : ?ICSload_intro_screen_scroll_dir_L0 at 0x8B6F
; end of _initBlock_67
;P7_final_project_main.c,0 :: ?ICSload_intro_screen_x_axis_L0 [4]
0x8B72	0x00000023 ;?ICSload_intro_screen_x_axis_L0+0
; end of ?ICSload_intro_screen_x_axis_L0
;P7_final_project_main.c,0 :: ?ICSduck_sprite_xfs_L0 [4]
0x8B78	0x00000003 ;?ICSduck_sprite_xfs_L0+0
; end of ?ICSduck_sprite_xfs_L0
;P7_final_project_main.c,0 :: ?ICSduck_sprite_yfs_L0 [4]
0x8B7C	0x00000002 ;?ICSduck_sprite_yfs_L0+0
; end of ?ICSduck_sprite_yfs_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [26]    _I2Cx_Get_Status
0x016C      [24]    _I2Cx_Is_Idle
0x0184      [56]    __Lib_TFT_Defs_Read_From_Port
0x01C0      [28]    _Delay_100ms
0x01E0      [28]    _Delay_10ms
0x01FC      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0228      [28]    __Lib_TFT_Defs_Write_to_Port
0x0248      [28]    _Delay_1us
0x0264     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0328      [28]    _Delay_5ms
0x0344      [26]    _TFT_Color16bitToRGB
0x0360      [36]    _ChekXForEvent
0x0384     [136]    _TFT_Dot
0x040C      [36]    _TFT_RGBToColor16bit
0x0430      [16]    _Get_Fosc_kHz
0x0440     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x04D4     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0564     [140]    _GPIO_Clk_Enable
0x05F0      [66]    __FloatToSignedIntegral
0x0634     [138]    __Mul_FP
0x06C0      [22]    _isdigit
0x06D8     [408]    _I2Cx_Write
0x0870     [192]    _TFT_GetCurrentColor
0x0930     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x0D00      [44]    __UnsignedIntegralToFloat
0x0D2C     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1040      [16]    _Is_TFT_Rotated_180
0x1050     [164]    __Div_FP
0x10F4    [1116]    _I2Cx_Read
0x1550     [100]    __Lib_TFT__TFT_getHeader
0x15B4     [500]    _GPIO_Config
0x17A8     [204]    _I2Cx_Start
0x1874     [108]    _TFT_Set_Font
0x18E0     [104]    __Compare_FP
0x1948     [168]    _RCC_GetClocksFrequency
0x19F0     [380]    __Lib_Sprintf_scale
0x1B6C     [272]    _GPIO_Alternate_Function_Enable
0x1C7C      [64]    _TFT_Set_Brush
0x1CBC      [24]    _TFT_Set_Pen
0x1CD4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1D04     [244]    _TFT_V_Line
0x1DF8      [16]    _Is_TFT_Set
0x1E08     [196]    __Lib_Sprintf_fround
0x1ECC     [404]    _TFT_H_Line
0x2060      [28]    _srand
0x207C      [78]    _color_convert_32
0x20D0     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x2178     [196]    _play_sfx_wall
0x223C      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x228C     [258]    __Sub_FP
0x2390     [254]    __Add_FP
0x2490      [70]    __FloatToUnsignedIntegral
0x24D8      [96]    _draw_cell_xy
0x2538      [52]    _TFT_Set_Index
0x256C      [80]    _TFT_SSD1963_8bit_Set_Index
0x25BC      [52]    _TFT_Write_Command
0x25F0     [104]    _draw_cell_pos
0x2658      [16]    _set_food_in_play_flag
0x2668      [28]    _set_food_xy
0x2684      [68]    _rand
0x26C8      [32]    _incr_node
0x26E8      [24]    _scr_debug
0x2700      [84]    _convert_lin_xy
0x2754      [24]    _I2C1_Start
0x276C     [512]    __Lib_TFT__TFT_Write_Char
0x296C     [788]    __Lib_TFT__TFT_Write_Char_E
0x2C80     [412]    _I2Cx_Init_Advanced
0x2E1C    [5352]    __Lib_Sprintf__doprntf
0x4304      [36]    _print_snake
0x4328     [196]    _reset_game_values
0x43EC      [24]    _TFT_Move_Cursor
0x4404     [220]    _TFT_Init_ILI9341_8bit
0x44E0     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x4608     [236]    _TP_TFT_Init
0x46F4     [360]    _TFT_Set_Address_SSD1963I
0x485C     [328]    _TFT_Set_Address_SSD1963II
0x49A4      [16]    _TP_TFT_Set_ADC_Threshold
0x49B4      [24]    _GPIO_Analog_Input
0x49CC     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x4A64      [48]    _incr_snake_head
0x4A94      [52]    _game_over
0x4AC8      [28]    _TFT_Set_Default_Mode
0x4AE4     [124]    _atoi
0x4B60      [48]    _Init_ADC
0x4B90      [16]    _TP_TFT_Set_Default_Mode
0x4BA0     [120]    _TFT_Set_Address
0x4C18      [96]    _TFT_SSD1963_8bit_Write_Data
0x4C78      [16]    __Lib_TFT_Is_SSD1963_Set
0x4C88      [92]    _TFT_Write_Data
0x4CE4      [48]    _TFT_16bit_Write_Data
0x4D14      [52]    _set_brush_color
0x4D48     [620]    _TFT_Rectangle
0x4FB4      [36]    _I2C1_Read
0x4FD8      [36]    _I2C1_Write
0x4FFC     [104]    _TFT_Set_Address_ILI9340
0x5064     [104]    _TFT_Set_Address_SST7715R
0x50CC     [104]    _TFT_Set_Address_R61526
0x5134     [212]    _TFT_Set_Address_HX8352A
0x5208     [104]    _TFT_Set_Address_ILI9342
0x5270     [104]    _TFT_Set_Address_ILI9481
0x52D8      [18]    _clean_tail
0x52EC      [36]    _I2C1_Init
0x5310     [496]    _move_snake
0x5500      [88]    _incr_snake_tail
0x5558     [196]    _play_sfx_food
0x5620     [190]    _EE_write
0x56E0     [100]    _draw_ini_cell_xy
0x5748     [392]    _sort_score
0x58D0      [60]    _EE_read
0x590C      [28]    _ADC1_Get_Sample
0x5928     [188]    _convert_int_ascii
0x59E4      [16]    _get_initial_cur_pos
0x59F4    [1256]    _duck_sprite
0x5EDC      [16]    _set_cur_screen_run_flag
0x5EEC      [30]    _init_arr
0x5F0C      [24]    _set_sprite_offset
0x5F24      [64]    _draw_rectangle
0x5F64      [48]    _draw_info_text
0x5F94     [136]    _TFT_Write_Text
0x601C     [236]    _DrawScreen
0x6108      [88]    P7_final_project_driver_InitializeTouchPanel
0x6160      [48]    _Init_MCU
0x6190      [28]    _GPIO_Digital_Output
0x61AC     [288]    _ADC_Set_Input_Channel
0x62CC      [52]    P7_final_project_driver_InitializeObjects
0x6300     [144]    _TFT_Fill_Screen
0x6390      [52]    _ADC1_Init
0x63C8      [72]    _draw_intro_screen
0x6410     [160]    _generate_food
0x64B0     [104]    _init_snake_sprite
0x6518      [52]    _sprintf
0x654C     [100]    _check_snake_collision
0x65B0      [16]    _set_game_phase
0x65C0      [56]    _ADC1_Read
0x65F8      [76]    _init_timer3
0x6644     [308]    _init_interrupt
0x6778     [236]    _update_time
0x6868     [428]    _refresh_hs_scr
0x6A14      [20]    _update_game_time
0x6A28     [104]    _Start_TP
0x6A90      [16]    _update_game_speed
0x6AA0      [58]    ___FillZeros
0x6ADC     [332]    _init_cfg_M_CTL
0x6C28      [16]    _set_secret_mode
0x6C38      [20]    ___CC2DW
0x6C50     [204]    _screen_refresh_TIM3
0x6D1C      [20]    _toggle_game_clock_delay
0x6D30     [200]    _config_USART1
0x6DF8      [72]    _init_timer2
0x6E40      [16]    _set_curr_snake_dir
0x6E50      [20]    _update_session_time
0x6E64     [168]    _load_duck_screen
0x6F10      [44]    _start_snake_game
0x6F40     [224]    _game_over_scr
0x7020     [188]    _game_high_score_scr
0x70DC     [348]    _load_intro_screen
0x7238     [196]    _load_snake_game
0x7300     [776]    _print_top_score_list
0x7608     [132]    _init_snake_game
0x768C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x76F8      [16]    _get_game_phase
0x7708      [60]    _render_rect_mask
0x7744     [184]    _update_stats
0x77FC     [164]    _EXTIPD2
0x78A0     [172]    _main
0x7950     [240]    _EXTIPA6
0x7A40     [128]    _EXTIPA0
0x7AC0     [252]    _EXTI15_10
0x7BBC      [20]    __Lib_System_105_107_InitialSetUpFosc
0x7BD0     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x7D28      [60]    _TIMER3_ISR
0x7D64     [140]    _EXTIPD4
0x7DF0       [8]    ___GenExcept
0x7DF8     [212]    _TIMER2_ISR
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    P7_final_project_main_cur_screen_run_flag
0x20000001       [1]    P7_final_project_main_g_TIME_TRACK_MODE
0x20000002       [1]    P7_final_project_main_CUR_BRUSH_COLOUR
0x20000003       [1]    _init_cur
0x20000004       [4]    P7_final_project_main_offset_x
0x20000008       [4]    P7_final_project_main_offset_y
0x2000000C       [4]    P7_final_project_main_g_t_secs
0x20000010       [4]    P7_final_project_main_g_session_count
0x20000014       [4]    P7_final_project_main_g_t_wait
0x20000018       [4]    P7_final_project_main_g_t_mins
0x2000001C       [4]    P7_final_project_main_g_time_count
0x20000020       [4]    P7_final_project_main_hs_cursor_x
0x20000024       [4]    P7_final_project_main_hs_cursor_y
0x20000028       [4]    P7_final_project_main_g_game_score
0x2000002C       [4]    P7_final_project_main_i
0x20000030       [1]    _intro_game_phase
0x20000031      [23]    ?lstr1_P7_final_project_main
0x20000048       [1]    P7_final_project_main_game_cur_screen_run_flag
0x20000049       [1]    P7_final_project_main_g_GAME_MODE
0x2000004A       [1]    P7_final_project_main_g_curr_snake_dir
0x2000004B       [1]    P7_final_project_main_g_food_in_play
0x2000004C       [4]    P7_final_project_main_g_debug
0x20000050       [4]    P7_final_project_main_g_debug2
0x20000054       [4]    _game_speed
0x20000058       [4]    P7_final_project_main_g_rand_num
0x2000005C       [4]    _m_node_tail
0x20000060       [4]    _m_node_head
0x20000064       [4]    _m_node_start
0x20000068       [4]    P7_final_project_main_j
0x2000006C       [4]    P7_final_project_main_g_fd_x_val
0x20000070       [4]    P7_final_project_main_g_fd_y_val
0x20000074       [4]    P7_final_project_main_init_cur_pos
0x20000078       [4]    _m_node_end
0x2000007C       [1]    P7_final_project_main_g_GAME_PHASE
0x2000007D       [7]    ?lstr2_P7_final_project_main
0x20000084       [6]    ?lstr3_P7_final_project_main
0x2000008A      [15]    ?lstr4_P7_final_project_main
0x20000099      [28]    ?lstr5_P7_final_project_main
0x200000B5       [1]    _dev_position
0x200000B6       [1]    __Lib_TFT___SSD1963_controller
0x200000B7       [1]    __Lib_TFT___no_acceleration
0x200000B8       [4]    P7_final_project_main_g_game_speed
0x200000BC       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x200000C0       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x200000C4       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x200000C8       [7]    ?lstr1___Lib_Sprintf
0x200000CF       [1]    __Lib_TFT_FontInitialized
0x200000D0       [2]    __Lib_TFT_Ptr_Set
0x200000D2       [2]    __Lib_TFT_Defs___controller
0x200000D4       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200000D5       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200000D6       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x200000D7       [1]    P7_final_project_main_g_cur_game_phase
0x200000D8       [1]    P7_final_project_main_g_game_clock_delay_tim3
0x200000D9      [18]    ?lstr29_P7_final_project_main
0x200000EB       [1]    _PenDown
0x200000EC       [8]    _Screen1
0x200000F4       [4]    _PressedObject
0x200000F8       [2]    _PressedObjectType
0x200000FA       [1]    _object_pressed
0x200000FB       [1]    __Lib_TFT_PenWidth
0x200000FC       [4]    _CurrentScreen
0x20000100       [2]    _display_width
0x20000102       [2]    _display_height
0x20000104    [1200]    _g_snake_cells
0x200005B4     [256]    _g_str_buffer
0x200006B4       [7]    P7_final_project_main_user_score_entry
0x200006BB     [300]    _g_DS_BUFFER
0x200007E7       [1]    __Lib_TFT_BrushEnabled
0x200007E8       [4]    _ADC_Get_Sample_Ptr
0x200007EC       [4]    __Lib_CStdlib_randx
0x200007F0       [2]    __Lib_CStdlib_randf
0x200007F2       [2]    _TFT_DISP_WIDTH
0x200007F4       [4]    ___System_CLOCK_IN_KHZ
0x200007F8       [4]    _I2C_Start_Ptr
0x200007FC       [4]    _I2C_Read_Ptr
0x20000800       [4]    _I2C_Write_Ptr
0x20000804       [4]    _I2Cx_Timeout_Ptr
0x20000808       [4]    _I2C1_Timeout_Ptr
0x2000080C       [4]    _I2C2_Timeout_Ptr
0x20000810       [2]    _TFT_DISP_HEIGHT
0x20000812       [2]    __Lib_TFT_PenColor
0x20000814       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000818       [4]    _TFT_Set_Address_Ptr
0x2000081C       [4]    _TFT_Write_Data_Ptr
0x20000820       [1]    __Lib_TFT_GradientEnabled
0x20000821       [1]    __Lib_TFT_GradientOrientation
0x20000822       [2]    __Lib_TFT_GradColorFrom
0x20000824       [2]    __Lib_TFT_GradColorTo
0x20000826       [2]    __Lib_TFT_BrushColor
0x20000828       [2]    __Lib_TFT_x_cord
0x2000082A       [2]    __Lib_TFT_y_cord
0x2000082C       [1]    _ExternalFontSet
0x2000082D       [1]    __Lib_TFT_FontOrientation
0x2000082E       [2]    __Lib_TFT__fontFirstChar
0x20000830       [4]    __Lib_TFT__font
0x20000834       [2]    __Lib_TFT__fontLastChar
0x20000836       [2]    __Lib_TFT__fontHeight
0x20000838       [2]    __Lib_TFT_FontColor
0x2000083A       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x2000083C       [4]    __Lib_TFT_activeExtFont
0x20000840      [10]    __Lib_TFT_headerBuffer
0x2000084A       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x2000084C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000850       [4]    _TFT_Set_Index_Ptr
0x20000854       [4]    _TFT_Write_Command_Ptr
0x20000858       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x2000085A       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x2000085B       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x2000085C       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x2000085E       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x20000860       [4]    _adc_val
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01BC       [4]    __Lib_System_105_107_ADCPrescTable
0x20CA       [6]    ?lstr_9_P7_final_project_main
0x7ECC    [2168]    _TFT_defaultFont
0x8744       [1]    ?ICSP7_final_project_main_cur_screen_run_flag
0x8745       [1]    ?ICSP7_final_project_main_g_TIME_TRACK_MODE
0x8746       [1]    ?ICSP7_final_project_main_CUR_BRUSH_COLOUR
0x8747       [1]    ?ICS_init_cur
0x8748       [4]    ?ICSP7_final_project_main_offset_x
0x874C       [4]    ?ICSP7_final_project_main_offset_y
0x8750       [4]    ?ICSP7_final_project_main_g_t_secs
0x8754       [4]    ?ICSP7_final_project_main_g_session_count
0x8758       [4]    ?ICSP7_final_project_main_g_t_wait
0x875C       [4]    ?ICSP7_final_project_main_g_t_mins
0x8760       [4]    ?ICSP7_final_project_main_g_time_count
0x8764       [4]    ?ICSP7_final_project_main_hs_cursor_x
0x8768       [4]    ?ICSP7_final_project_main_hs_cursor_y
0x876C       [4]    ?ICSP7_final_project_main_g_game_score
0x8770       [4]    ?ICSP7_final_project_main_i
0x8774       [1]    ?ICS_intro_game_phase
0x8775      [23]    ?ICS?lstr1_P7_final_project_main
0x878C       [1]    ?ICSP7_final_project_main_game_cur_screen_run_flag
0x878D       [1]    ?ICSP7_final_project_main_g_GAME_MODE
0x878E       [1]    ?ICSP7_final_project_main_g_curr_snake_dir
0x878F       [1]    ?ICSP7_final_project_main_g_food_in_play
0x8790       [4]    ?ICSP7_final_project_main_g_debug
0x8794       [4]    ?ICSP7_final_project_main_g_debug2
0x8798       [4]    ?ICS_game_speed
0x879C       [4]    ?ICSP7_final_project_main_g_rand_num
0x87A0       [4]    ?ICS_m_node_tail
0x87A4       [4]    ?ICS_m_node_head
0x87A8       [4]    ?ICS_m_node_start
0x87AC       [4]    ?ICSP7_final_project_main_j
0x87B0       [4]    ?ICSP7_final_project_main_g_fd_x_val
0x87B4       [4]    ?ICSP7_final_project_main_g_fd_y_val
0x87B8       [4]    ?ICSP7_final_project_main_init_cur_pos
0x87BC       [4]    ?ICS_m_node_end
0x87C0       [1]    ?ICSP7_final_project_main_g_GAME_PHASE
0x87C1       [7]    ?ICS?lstr2_P7_final_project_main
0x87C8       [6]    ?ICS?lstr3_P7_final_project_main
0x87CE      [15]    ?ICS?lstr4_P7_final_project_main
0x87DD      [28]    ?ICS?lstr5_P7_final_project_main
0x87F9       [1]    ?ICS_dev_position
0x87FA       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x87FB       [1]    ?ICS__Lib_TFT___no_acceleration
0x87FC       [4]    ?ICSP7_final_project_main_g_game_speed
0x8800       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x8804       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x8808       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x880C       [7]    ?ICS?lstr1___Lib_Sprintf
0x8813       [1]    ?ICS__Lib_TFT_FontInitialized
0x8814       [2]    ?ICS__Lib_TFT_Ptr_Set
0x8816       [2]    ?ICS__Lib_TFT_Defs___controller
0x8818       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x8819       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x881A       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x881B       [1]    ?ICSP7_final_project_main_g_cur_game_phase
0x881C       [1]    ?ICSP7_final_project_main_g_game_clock_delay_tim3
0x881D      [18]    ?ICS?lstr29_P7_final_project_main
0x8830     [108]    __GPIO_MODULE_I2C1_PB67
0x889C      [52]    __Lib_Sprintf__powers_
0x88D0      [52]    __Lib_Sprintf__npowers_
0x8904      [48]    __Lib_Sprintf_octpowers
0x8934      [40]    __Lib_Sprintf_dpowers
0x895C      [35]    ?lstr_28_P7_final_project_main
0x8980      [32]    __Lib_Sprintf_hexpowers
0x89A0      [32]    _intro_msg
0x89C0      [24]    ?lstr_21_P7_final_project_main
0x89D8      [24]    _pub_msg
0x89F0      [24]    ?lstr_12_P7_final_project_main
0x8A08      [24]    ?lstr_27_P7_final_project_main
0x8A20      [22]    ?lstr_8_P7_final_project_main
0x8A36      [21]    ?lstr_14_P7_final_project_main
0x8A4B      [21]    ?lstr_19_P7_final_project_main
0x8A60      [20]    ?lstr_26_P7_final_project_main
0x8A74      [20]    ?lstr_13_P7_final_project_main
0x8A88      [18]    ?lstr_11_P7_final_project_main
0x8A9A      [18]    ?lstr_10_P7_final_project_main
0x8AAC      [17]    __Lib_Sprintf_hexb
0x8ABD      [17]    __Lib_Sprintf_hexs
0x8ACE      [17]    ?lstr_17_P7_final_project_main
0x8ADF      [16]    __Lib_System_105_107_APBAHBPrescTable
0x8AEF      [16]    ?lstr_15_P7_final_project_main
0x8AFF      [16]    ?lstr_16_P7_final_project_main
0x8B0F      [16]    ?lstr_20_P7_final_project_main
0x8B1F      [14]    ?lstr_6_P7_final_project_main
0x8B2D      [13]    ?lstr_22_P7_final_project_main
0x8B3A      [13]    ?lstr_7_P7_final_project_main
0x8B47      [12]    ?lstr_23_P7_final_project_main
0x8B53       [9]    ?lstr_25_P7_final_project_main
0x8B5C       [9]    ?lstr_24_P7_final_project_main
0x8B65       [9]    ?lstr_18_P7_final_project_main
0x8B6E       [1]    ?ICSload_intro_screen_rotation_L0
0x8B6F       [1]    ?ICSload_intro_screen_scroll_dir_L0
0x8B72       [4]    ?ICSload_intro_screen_x_axis_L0
0x8B78       [4]    ?ICSduck_sprite_xfs_L0
0x8B7C       [4]    ?ICSduck_sprite_yfs_L0
