Protel Design System Design Rule Check
PCB File : C:\Users\53166\Desktop\B\Impact\Impact.PcbDoc
Date     : 2022/11/14
Time     : 18:01:28

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.175mil < 10mil) Between Text "C15" (-170mil,-2600mil) on Top Overlay And Arc (-145mil,-2528.937mil) on Top Overlay Silk Text to Silk Clearance [9.175mil]
   Violation between Silk To Silk Clearance Constraint: (8.681mil < 10mil) Between Text "C15" (-170mil,-2600mil) on Top Overlay And Arc (-95mil,-2528.937mil) on Top Overlay Silk Text to Silk Clearance [8.681mil]
   Violation between Silk To Silk Clearance Constraint: (7.617mil < 10mil) Between Text "C8" (1890mil,-2824.685mil) on Top Overlay And Arc (1940.354mil,-2754.685mil) on Top Overlay Silk Text to Silk Clearance [7.617mil]
   Violation between Silk To Silk Clearance Constraint: (7.732mil < 10mil) Between Text "C8" (1890mil,-2824.685mil) on Top Overlay And Arc (1909.646mil,-2754.685mil) on Top Overlay Silk Text to Silk Clearance [7.732mil]
   Violation between Silk To Silk Clearance Constraint: (8.477mil < 10mil) Between Text "C10" (2210mil,-2860mil) on Top Overlay And Arc (2299.685mil,-2795.354mil) on Top Overlay Silk Text to Silk Clearance [8.477mil]
   Violation between Silk To Silk Clearance Constraint: (6.465mil < 10mil) Between Text "C10" (2210mil,-2860mil) on Top Overlay And Arc (2210.315mil,-2795.354mil) on Top Overlay Silk Text to Silk Clearance [6.465mil]
   Violation between Silk To Silk Clearance Constraint: (7.721mil < 10mil) Between Text "C7" (2065mil,-2825mil) on Top Overlay And Arc (2110.354mil,-2755mil) on Top Overlay Silk Text to Silk Clearance [7.721mil]
   Violation between Silk To Silk Clearance Constraint: (7.617mil < 10mil) Between Text "C7" (2065mil,-2825mil) on Top Overlay And Arc (2079.646mil,-2755mil) on Top Overlay Silk Text to Silk Clearance [7.617mil]
   Violation between Silk To Silk Clearance Constraint: (7.711mil < 10mil) Between Text "C6" (2330mil,-2850mil) on Top Overlay And Arc (2375.354mil,-2780mil) on Top Overlay Silk Text to Silk Clearance [7.71mil]
   Violation between Silk To Silk Clearance Constraint: (7.618mil < 10mil) Between Text "C6" (2330mil,-2850mil) on Top Overlay And Arc (2344.646mil,-2780mil) on Top Overlay Silk Text to Silk Clearance [7.618mil]
   Violation between Silk To Silk Clearance Constraint: (8.797mil < 10mil) Between Text "C17" (2995mil,-425mil) on Top Overlay And Arc (3024.646mil,-455.315mil) on Top Overlay Silk Text to Silk Clearance [8.797mil]
   Violation between Silk To Silk Clearance Constraint: (9.463mil < 10mil) Between Text "C17" (2995mil,-425mil) on Top Overlay And Arc (3055.354mil,-455.315mil) on Top Overlay Silk Text to Silk Clearance [9.463mil]
   Violation between Silk To Silk Clearance Constraint: (8.641mil < 10mil) Between Text "C5" (2295mil,-235mil) on Top Overlay And Arc (2350mil,-163.976mil) on Top Overlay Silk Text to Silk Clearance [8.641mil]
   Violation between Silk To Silk Clearance Constraint: (8.825mil < 10mil) Between Text "C12" (230mil,-2605mil) on Top Overlay And Arc (250mil,-2533.937mil) on Top Overlay Silk Text to Silk Clearance [8.825mil]
   Violation between Silk To Silk Clearance Constraint: (8.681mil < 10mil) Between Text "C12" (230mil,-2605mil) on Top Overlay And Arc (300mil,-2533.937mil) on Top Overlay Silk Text to Silk Clearance [8.681mil]
   Violation between Silk To Silk Clearance Constraint: (5.831mil < 10mil) Between Text "C3" (1925mil,-385mil) on Top Overlay And Arc (1899.685mil,-349.646mil) on Top Overlay Silk Text to Silk Clearance [5.831mil]
   Violation between Silk To Silk Clearance Constraint: (9.765mil < 10mil) Between Text "C3" (1925mil,-385mil) on Top Overlay And Arc (1899.685mil,-380.354mil) on Top Overlay Silk Text to Silk Clearance [5.828mil]
   Violation between Silk To Silk Clearance Constraint: (8.947mil < 10mil) Between Text "C4" (1930mil,-475mil) on Top Overlay And Arc (1899.685mil,-444.646mil) on Top Overlay Silk Text to Silk Clearance [8.947mil]
   Violation between Silk To Silk Clearance Constraint: (5.832mil < 10mil) Between Text "C2" (1925mil,-555mil) on Top Overlay And Arc (1899.685mil,-519.646mil) on Top Overlay Silk Text to Silk Clearance [5.832mil]
   Violation between Silk To Silk Clearance Constraint: (9.765mil < 10mil) Between Text "C2" (1925mil,-555mil) on Top Overlay And Arc (1899.685mil,-550.354mil) on Top Overlay Silk Text to Silk Clearance [5.828mil]
   Violation between Silk To Silk Clearance Constraint: (7.538mil < 10mil) Between Text "C21" (1085mil,-2335mil) on Top Overlay And Arc (1180mil,-2359.646mil) on Top Overlay Silk Text to Silk Clearance [7.538mil]
   Violation between Silk To Silk Clearance Constraint: (4.233mil < 10mil) Between Text "C21" (1085mil,-2335mil) on Top Overlay And Arc (1090.63mil,-2359.646mil) on Top Overlay Silk Text to Silk Clearance [4.233mil]
   Violation between Silk To Silk Clearance Constraint: (4.215mil < 10mil) Between Text "C16" (125mil,-2400mil) on Top Overlay And Arc (189.685mil,-2426.102mil) on Top Overlay Silk Text to Silk Clearance [4.215mil]
   Violation between Silk To Silk Clearance Constraint: (3.711mil < 10mil) Between Text "C16" (125mil,-2400mil) on Top Overlay And Arc (139.685mil,-2426.102mil) on Top Overlay Silk Text to Silk Clearance [3.711mil]
Rule Violations :24

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Arc (2013.347mil,-2532.047mil) on Top Overlay And Pad U1-1(2037.358mil,-2536.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (-95mil,-2421.063mil) on Top Overlay And Pad C15-1(-120mil,-2439.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-145mil,-2421.063mil) on Top Overlay And Pad C15-1(-120mil,-2439.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-145mil,-2528.937mil) on Top Overlay And Pad C15-2(-120mil,-2510.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-95mil,-2528.937mil) on Top Overlay And Pad C15-2(-120mil,-2510.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2818.148mil,-2014.468mil) on Top Overlay And Pad CN2-2(2814.999mil,-2349.114mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1940.354mil,-2754.685mil) on Top Overlay And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1909.646mil,-2754.685mil) on Top Overlay And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1909.646mil,-2665.315mil) on Top Overlay And Pad C8-1(1925mil,-2679.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1940.354mil,-2665.315mil) on Top Overlay And Pad C8-1(1925mil,-2679.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (690mil,-2533.898mil) on Top Overlay And Pad C13-1(715mil,-2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (740mil,-2533.898mil) on Top Overlay And Pad C13-1(715mil,-2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (740mil,-2426.024mil) on Top Overlay And Pad C13-2(715mil,-2444.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (690mil,-2426.024mil) on Top Overlay And Pad C13-2(715mil,-2444.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.14mil < 10mil) Between Arc (2885mil,-460mil) on Top Overlay And Pad S1-1(2875mil,-470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.14mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2299.685mil,-2689.646mil) on Top Overlay And Pad C9-2(2285.315mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2299.685mil,-2720.354mil) on Top Overlay And Pad C9-2(2285.315mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2210.315mil,-2720.354mil) on Top Overlay And Pad C9-1(2224.685mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2210.315mil,-2689.646mil) on Top Overlay And Pad C9-1(2224.685mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2299.685mil,-2764.646mil) on Top Overlay And Pad C10-2(2285.315mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2299.685mil,-2795.354mil) on Top Overlay And Pad C10-2(2285.315mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2210.315mil,-2795.354mil) on Top Overlay And Pad C10-1(2224.685mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2210.315mil,-2764.646mil) on Top Overlay And Pad C10-1(2224.685mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.718mil < 10mil) Between Arc (1965.472mil,-2681.966mil) on Top Overlay And Pad X1-1(1995mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2110.354mil,-2755mil) on Top Overlay And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2079.646mil,-2755mil) on Top Overlay And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2079.646mil,-2665.63mil) on Top Overlay And Pad C7-1(2095mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2110.354mil,-2665.63mil) on Top Overlay And Pad C7-1(2095mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2344.646mil,-2690.63mil) on Top Overlay And Pad C6-2(2360mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2375.354mil,-2690.63mil) on Top Overlay And Pad C6-2(2360mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2375.354mil,-2780mil) on Top Overlay And Pad C6-1(2360mil,-2765.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2344.646mil,-2780mil) on Top Overlay And Pad C6-1(2360mil,-2765.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1180mil,-2434.646mil) on Top Overlay And Pad C21-2(1165.63mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1180mil,-2465.354mil) on Top Overlay And Pad C21-2(1165.63mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1090.63mil,-2465.354mil) on Top Overlay And Pad C21-1(1105mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1090.63mil,-2434.646mil) on Top Overlay And Pad C21-1(1105mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (760mil,-2769.646mil) on Top Overlay And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (760mil,-2800.354mil) on Top Overlay And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (670.63mil,-2800.354mil) on Top Overlay And Pad C22-1(685mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (670.63mil,-2769.646mil) on Top Overlay And Pad C22-1(685mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3055.354mil,-544.685mil) on Top Overlay And Pad C17-2(3040mil,-530.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3024.646mil,-544.685mil) on Top Overlay And Pad C17-2(3040mil,-530.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3024.646mil,-455.315mil) on Top Overlay And Pad C17-1(3040mil,-469.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3055.354mil,-455.315mil) on Top Overlay And Pad C17-1(3040mil,-469.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2875.315mil,-865.354mil) on Top Overlay And Pad C19-2(2889.685mil,-850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2875.315mil,-834.646mil) on Top Overlay And Pad C19-2(2889.685mil,-850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2964.685mil,-834.646mil) on Top Overlay And Pad C19-1(2950.315mil,-850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2964.685mil,-865.354mil) on Top Overlay And Pad C19-1(2950.315mil,-850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2430.354mil,-149.685mil) on Top Overlay And Pad C18-2(2415mil,-135.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2399.646mil,-149.685mil) on Top Overlay And Pad C18-2(2415mil,-135.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2399.646mil,-60.315mil) on Top Overlay And Pad C18-1(2415mil,-74.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2430.354mil,-60.315mil) on Top Overlay And Pad C18-1(2415mil,-74.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2350mil,-163.976mil) on Top Overlay And Pad C5-2(2325mil,-145.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2300mil,-163.976mil) on Top Overlay And Pad C5-2(2325mil,-145.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2300mil,-56.102mil) on Top Overlay And Pad C5-1(2325mil,-75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2350mil,-56.102mil) on Top Overlay And Pad C5-1(2325mil,-75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (300mil,-2426.063mil) on Top Overlay And Pad C12-1(275mil,-2444.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (250mil,-2426.063mil) on Top Overlay And Pad C12-1(275mil,-2444.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (250mil,-2533.937mil) on Top Overlay And Pad C12-2(275mil,-2515.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (300mil,-2533.937mil) on Top Overlay And Pad C12-2(275mil,-2515.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (360.945mil,-2411.102mil) on Top Overlay And Pad U4-1(364.882mil,-2442.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (645.354mil,-2525mil) on Top Overlay And Pad C14-2(630mil,-2510.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (614.646mil,-2525mil) on Top Overlay And Pad C14-2(630mil,-2510.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (614.646mil,-2435.63mil) on Top Overlay And Pad C14-1(630mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (645.354mil,-2435.63mil) on Top Overlay And Pad C14-1(630mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.899mil < 10mil) Between Arc (2477.87mil,-71.26mil) on Top Overlay And Pad U3-1(2524.51mil,-71.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-349.646mil) on Top Overlay And Pad C3-2(1885.315mil,-365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-380.354mil) on Top Overlay And Pad C3-2(1885.315mil,-365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-380.354mil) on Top Overlay And Pad C3-1(1824.685mil,-365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-349.646mil) on Top Overlay And Pad C3-1(1824.685mil,-365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-444.646mil) on Top Overlay And Pad C4-2(1885.315mil,-460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-475.354mil) on Top Overlay And Pad C4-2(1885.315mil,-460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-475.354mil) on Top Overlay And Pad C4-1(1824.685mil,-460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-444.646mil) on Top Overlay And Pad C4-1(1824.685mil,-460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-550.354mil) on Top Overlay And Pad C2-2(1824.685mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1810.315mil,-519.646mil) on Top Overlay And Pad C2-2(1824.685mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-519.646mil) on Top Overlay And Pad C2-1(1885.315mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1899.685mil,-550.354mil) on Top Overlay And Pad C2-1(1885.315mil,-535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1180mil,-2359.646mil) on Top Overlay And Pad C20-2(1165.63mil,-2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1180mil,-2390.354mil) on Top Overlay And Pad C20-2(1165.63mil,-2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1090.63mil,-2390.354mil) on Top Overlay And Pad C20-1(1105mil,-2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1090.63mil,-2359.646mil) on Top Overlay And Pad C20-1(1105mil,-2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (83.74mil,-2548.898mil) on Top Overlay And Pad U5-1(79.803mil,-2517.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (715.354mil,-2175.315mil) on Top Overlay And Pad C23-1(700mil,-2189.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (684.646mil,-2175.315mil) on Top Overlay And Pad C23-1(700mil,-2189.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (684.646mil,-2264.685mil) on Top Overlay And Pad C23-2(700mil,-2250.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (715.354mil,-2264.685mil) on Top Overlay And Pad C23-2(700mil,-2250.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2980.63mil,-1585.354mil) on Top Overlay And Pad C11-2(2995mil,-1570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2980.63mil,-1554.646mil) on Top Overlay And Pad C11-2(2995mil,-1570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3070mil,-1554.646mil) on Top Overlay And Pad C11-1(3055.63mil,-1570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3070mil,-1585.354mil) on Top Overlay And Pad C11-1(3055.63mil,-1570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (189.685mil,-2426.102mil) on Top Overlay And Pad C16-1(164.685mil,-2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (139.685mil,-2426.102mil) on Top Overlay And Pad C16-1(164.685mil,-2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (139.685mil,-2533.976mil) on Top Overlay And Pad C16-2(164.685mil,-2515.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (189.685mil,-2533.976mil) on Top Overlay And Pad C16-2(164.685mil,-2515.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad U1-1(2037.358mil,-2536.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.982mil < 10mil) Between Track (1988.15mil,-2506.85mil)(2022.355mil,-2506.85mil) on Top Overlay And Pad U1-1(2037.358mil,-2536.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.982mil < 10mil) Between Track (1988.151mil,-2472.646mil)(2022.355mil,-2506.85mil) on Top Overlay And Pad U1-1(2037.358mil,-2536.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Track (2347.645mil,-2506.85mil)(2381.85mil,-2506.85mil) on Top Overlay And Pad U1-16(2332.64mil,-2536.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.985mil < 10mil) Between Track (2381.85mil,-2506.85mil)(2381.85mil,-2472.646mil) on Top Overlay And Pad U1-17(2411.374mil,-2457.64mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Track (2381.85mil,-2147.355mil)(2381.85mil,-2113.15mil) on Top Overlay And Pad U1-32(2411.374mil,-2162.36mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.985mil < 10mil) Between Track (2347.646mil,-2113.15mil)(2381.85mil,-2113.15mil) on Top Overlay And Pad U1-33(2332.64mil,-2083.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Track (1988.15mil,-2113.15mil)(2022.355mil,-2113.15mil) on Top Overlay And Pad U1-48(2037.36mil,-2083.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Track (1988.15mil,-2147.355mil)(1988.15mil,-2113.15mil) on Top Overlay And Pad U1-49(1958.626mil,-2162.36mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.985mil < 10mil) Between Track (1988.15mil,-2472.646mil)(1988.151mil,-2472.646mil) on Top Overlay And Pad U1-64(1958.626mil,-2457.64mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.985mil < 10mil) Between Track (1988.15mil,-2506.85mil)(1988.15mil,-2472.646mil) on Top Overlay And Pad U1-64(1958.626mil,-2457.64mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad U1-64(1958.626mil,-2457.64mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.985mil < 10mil) Between Track (1988.151mil,-2472.646mil)(2022.355mil,-2506.85mil) on Top Overlay And Pad U1-64(1958.626mil,-2457.64mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.513mil < 10mil) Between Text "CTLA" (535mil,-2040mil) on Top Overlay And Pad Free-2(580mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2425.748mil,-26.102mil)(2425.748mil,36.102mil) on Top Overlay And Pad FB2-2(2395.63mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2304.882mil,36.102mil)(2425.748mil,36.102mil) on Top Overlay And Pad FB2-2(2395.63mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2304.882mil,-26.102mil)(2425.748mil,-26.102mil) on Top Overlay And Pad FB2-2(2395.63mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2304.882mil,-26.102mil)(2304.882mil,36.102mil) on Top Overlay And Pad FB2-1(2335mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2304.882mil,36.102mil)(2425.748mil,36.102mil) on Top Overlay And Pad FB2-1(2335mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2304.882mil,-26.102mil)(2425.748mil,-26.102mil) on Top Overlay And Pad FB2-1(2335mil,5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.416mil < 10mil) Between Text "WE" (2410mil,-2615mil) on Top Overlay And Pad Free-2(2440.787mil,-2555.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.018mil < 10mil) Between Text "GND" (155mil,-2045mil) on Top Overlay And Pad Free-2(194.25mil,-2075.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1967.401mil,-1749.527mil)(1967.401mil,-1513.307mil) on Top Overlay And Pad K1-1(2018.582mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1749.527mil)(1967.401mil,-1749.527mil) on Top Overlay And Pad K1-1(2018.582mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1749.527mil)(1731.181mil,-1513.307mil) on Top Overlay And Pad K1-2(1680mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1749.527mil)(1967.401mil,-1749.527mil) on Top Overlay And Pad K1-2(1680mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1967.401mil,-1749.527mil)(1967.401mil,-1513.307mil) on Top Overlay And Pad K1-3(2018.582mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1513.307mil)(1967.401mil,-1513.307mil) on Top Overlay And Pad K1-3(2018.582mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1749.527mil)(1731.181mil,-1513.307mil) on Top Overlay And Pad K1-4(1680mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1731.181mil,-1513.307mil)(1967.401mil,-1513.307mil) on Top Overlay And Pad K1-4(1680mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1377.873mil,-1749.527mil)(1377.873mil,-1513.307mil) on Top Overlay And Pad K2-1(1429.054mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1749.527mil)(1377.873mil,-1749.527mil) on Top Overlay And Pad K2-1(1429.054mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1749.527mil)(1141.653mil,-1513.307mil) on Top Overlay And Pad K2-2(1090.472mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1749.527mil)(1377.873mil,-1749.527mil) on Top Overlay And Pad K2-2(1090.472mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1377.873mil,-1749.527mil)(1377.873mil,-1513.307mil) on Top Overlay And Pad K2-3(1429.054mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1513.307mil)(1377.873mil,-1513.307mil) on Top Overlay And Pad K2-3(1429.054mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1749.527mil)(1141.653mil,-1513.307mil) on Top Overlay And Pad K2-4(1090.472mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (1141.653mil,-1513.307mil)(1377.873mil,-1513.307mil) on Top Overlay And Pad K2-4(1090.472mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (788.346mil,-1749.527mil)(788.346mil,-1513.307mil) on Top Overlay And Pad K3-1(839.527mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1749.527mil)(788.346mil,-1749.527mil) on Top Overlay And Pad K3-1(839.527mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1749.527mil)(552.126mil,-1513.307mil) on Top Overlay And Pad K3-2(500.945mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1749.527mil)(788.346mil,-1749.527mil) on Top Overlay And Pad K3-2(500.945mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (788.346mil,-1749.527mil)(788.346mil,-1513.307mil) on Top Overlay And Pad K3-3(839.527mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1513.307mil)(788.346mil,-1513.307mil) on Top Overlay And Pad K3-3(839.527mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1749.527mil)(552.126mil,-1513.307mil) on Top Overlay And Pad K3-4(500.945mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (552.126mil,-1513.307mil)(788.346mil,-1513.307mil) on Top Overlay And Pad K3-4(500.945mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (198.819mil,-1749.527mil)(198.819mil,-1513.307mil) on Top Overlay And Pad K4-1(250mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1749.527mil)(198.819mil,-1749.527mil) on Top Overlay And Pad K4-1(250mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1749.527mil)(-37.401mil,-1513.307mil) on Top Overlay And Pad K4-2(-88.582mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1749.527mil)(198.819mil,-1749.527mil) on Top Overlay And Pad K4-2(-88.582mil,-1720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (198.819mil,-1749.527mil)(198.819mil,-1513.307mil) on Top Overlay And Pad K4-3(250mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1513.307mil)(198.819mil,-1513.307mil) on Top Overlay And Pad K4-3(250mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1749.527mil)(-37.401mil,-1513.307mil) on Top Overlay And Pad K4-4(-88.582mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (-37.401mil,-1513.307mil)(198.819mil,-1513.307mil) on Top Overlay And Pad K4-4(-88.582mil,-1542.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.245mil < 10mil) Between Text "3V3T" (415mil,-2945mil) on Top Overlay And Pad Free-2(460mil,-2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1353.897mil,-1975.433mil)(1353.897mil,-1930.748mil) on Top Overlay And Pad R6-2(1384.999mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1416.102mil,-1975.433mil)(1416.102mil,-1930.748mil) on Top Overlay And Pad R6-2(1384.999mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1353.897mil,-1975.433mil)(1416.102mil,-1975.433mil) on Top Overlay And Pad R6-2(1384.999mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1353.897mil,-1899.252mil)(1353.897mil,-1854.567mil) on Top Overlay And Pad R6-1(1384.999mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1416.102mil,-1899.252mil)(1416.102mil,-1854.567mil) on Top Overlay And Pad R6-1(1384.999mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1353.897mil,-1854.567mil)(1416.102mil,-1854.567mil) on Top Overlay And Pad R6-1(1384.999mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1268.183mil,-1899.252mil)(1268.183mil,-1854.567mil) on Top Overlay And Pad R10-2(1299.285mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1330.388mil,-1899.252mil)(1330.388mil,-1854.567mil) on Top Overlay And Pad R10-2(1299.285mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1268.183mil,-1854.567mil)(1330.388mil,-1854.567mil) on Top Overlay And Pad R10-2(1299.285mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1268.183mil,-1975.433mil)(1268.183mil,-1930.748mil) on Top Overlay And Pad R10-1(1299.285mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1330.388mil,-1975.433mil)(1330.388mil,-1930.748mil) on Top Overlay And Pad R10-1(1299.285mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1268.183mil,-1975.433mil)(1330.388mil,-1975.433mil) on Top Overlay And Pad R10-1(1299.285mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1182.469mil,-1975.433mil)(1182.469mil,-1930.748mil) on Top Overlay And Pad R7-2(1213.571mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1244.673mil,-1975.433mil)(1244.673mil,-1930.748mil) on Top Overlay And Pad R7-2(1213.571mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1182.469mil,-1975.433mil)(1244.673mil,-1975.433mil) on Top Overlay And Pad R7-2(1213.571mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1182.469mil,-1899.252mil)(1182.469mil,-1854.567mil) on Top Overlay And Pad R7-1(1213.571mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1244.673mil,-1899.252mil)(1244.673mil,-1854.567mil) on Top Overlay And Pad R7-1(1213.571mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1182.469mil,-1854.567mil)(1244.673mil,-1854.567mil) on Top Overlay And Pad R7-1(1213.571mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1096.754mil,-1899.252mil)(1096.754mil,-1854.567mil) on Top Overlay And Pad R11-2(1127.857mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.959mil,-1899.252mil)(1158.959mil,-1854.567mil) on Top Overlay And Pad R11-2(1127.857mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1096.754mil,-1854.567mil)(1158.959mil,-1854.567mil) on Top Overlay And Pad R11-2(1127.857mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1096.754mil,-1975.433mil)(1096.754mil,-1930.748mil) on Top Overlay And Pad R11-1(1127.857mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.959mil,-1975.433mil)(1158.959mil,-1930.748mil) on Top Overlay And Pad R11-1(1127.857mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1096.754mil,-1975.433mil)(1158.959mil,-1975.433mil) on Top Overlay And Pad R11-1(1127.857mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.04mil,-1975.433mil)(1011.04mil,-1930.748mil) on Top Overlay And Pad R17-2(1042.143mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.245mil,-1975.433mil)(1073.245mil,-1930.748mil) on Top Overlay And Pad R17-2(1042.143mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.04mil,-1975.433mil)(1073.245mil,-1975.433mil) on Top Overlay And Pad R17-2(1042.143mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.04mil,-1899.252mil)(1011.04mil,-1854.567mil) on Top Overlay And Pad R17-1(1042.143mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.245mil,-1899.252mil)(1073.245mil,-1854.567mil) on Top Overlay And Pad R17-1(1042.143mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.04mil,-1854.567mil)(1073.245mil,-1854.567mil) on Top Overlay And Pad R17-1(1042.143mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (925.326mil,-1899.252mil)(925.326mil,-1854.567mil) on Top Overlay And Pad R14-2(956.428mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (987.531mil,-1899.252mil)(987.531mil,-1854.567mil) on Top Overlay And Pad R14-2(956.428mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (925.326mil,-1854.567mil)(987.531mil,-1854.567mil) on Top Overlay And Pad R14-2(956.428mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (925.326mil,-1975.433mil)(925.326mil,-1930.748mil) on Top Overlay And Pad R14-1(956.428mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (987.531mil,-1975.433mil)(987.531mil,-1930.748mil) on Top Overlay And Pad R14-1(956.428mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (925.326mil,-1975.433mil)(987.531mil,-1975.433mil) on Top Overlay And Pad R14-1(956.428mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.612mil,-1975.433mil)(839.612mil,-1930.748mil) on Top Overlay And Pad R12-2(870.714mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (901.817mil,-1975.433mil)(901.817mil,-1930.748mil) on Top Overlay And Pad R12-2(870.714mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.612mil,-1975.433mil)(901.817mil,-1975.433mil) on Top Overlay And Pad R12-2(870.714mil,-1945.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.612mil,-1899.252mil)(839.612mil,-1854.567mil) on Top Overlay And Pad R12-1(870.714mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (901.817mil,-1899.252mil)(901.817mil,-1854.567mil) on Top Overlay And Pad R12-1(870.714mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.612mil,-1854.567mil)(901.817mil,-1854.567mil) on Top Overlay And Pad R12-1(870.714mil,-1884.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.204mil < 10mil) Between Text "INT1" (2340mil,-465mil) on Top Overlay And Pad Free-2(2380mil,-405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.366mil < 10mil) Between Text "3V3" (2360mil,-2010mil) on Top Overlay And Pad Free-2(2395mil,-1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.197mil < 10mil) Between Text "ADB" (815mil,-2120mil) on Top Overlay And Pad Free-2(850mil,-2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.112mil < 10mil) Between Text "GND" (15mil,-1890mil) on Top Overlay And Pad Free-2(60mil,-1920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Text "VBAT" (165mil,-1920mil) on Top Overlay And Pad Free-2(220mil,-1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-160.748mil,-2528.937mil)(-160.748mil,-2492.716mil) on Top Overlay And Pad C15-2(-120mil,-2510.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-79.252mil,-2528.937mil)(-79.252mil,-2492.717mil) on Top Overlay And Pad C15-2(-120mil,-2510.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-145mil,-2544.685mil)(-95mil,-2544.685mil) on Top Overlay And Pad C15-2(-120mil,-2510.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-160.748mil,-2457.284mil)(-160.748mil,-2421.063mil) on Top Overlay And Pad C15-1(-120mil,-2439.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-79.252mil,-2457.283mil)(-79.252mil,-2421.063mil) on Top Overlay And Pad C15-1(-120mil,-2439.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-145mil,-2405.315mil)(-95mil,-2405.315mil) on Top Overlay And Pad C15-1(-120mil,-2439.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.197mil < 10mil) Between Text "U5" (-10mil,-2410mil) on Top Overlay And Pad Free-2(-35mil,-2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.411mil < 10mil) Between Text "VBUS" (-90mil,-2340mil) on Top Overlay And Pad Free-2(-35mil,-2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.411mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2519.936mil,-1719.822mil)(3110.489mil,-1719.823mil) on Top Overlay And Pad CN2-1(2815mil,-1680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2363.898mil,-1880.433mil)(2363.898mil,-1759.567mil) on Top Overlay And Pad FB1-1(2395mil,-1850.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2426.102mil,-1880.433mil)(2426.102mil,-1759.567mil) on Top Overlay And Pad FB1-1(2395mil,-1850.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2363.898mil,-1880.433mil)(2426.102mil,-1880.433mil) on Top Overlay And Pad FB1-1(2395mil,-1850.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2363.898mil,-1880.433mil)(2363.898mil,-1759.567mil) on Top Overlay And Pad FB1-2(2395mil,-1789.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2426.102mil,-1880.433mil)(2426.102mil,-1759.567mil) on Top Overlay And Pad FB1-2(2395mil,-1789.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2363.898mil,-1759.567mil)(2426.102mil,-1759.567mil) on Top Overlay And Pad FB1-2(2395mil,-1789.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2794.252mil,-3076.102mil)(2794.252mil,-3013.898mil) on Top Overlay And Pad R23-2(2824.37mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2794.252mil,-3076.102mil)(2838.937mil,-3076.102mil) on Top Overlay And Pad R23-2(2824.37mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2794.252mil,-3013.898mil)(2838.937mil,-3013.898mil) on Top Overlay And Pad R23-2(2824.37mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2915.118mil,-3076.102mil)(2915.118mil,-3013.898mil) on Top Overlay And Pad R23-1(2885mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2870.433mil,-3076.102mil)(2915.118mil,-3076.102mil) on Top Overlay And Pad R23-1(2885mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2870.433mil,-3013.898mil)(2915.118mil,-3013.898mil) on Top Overlay And Pad R23-1(2885mil,-3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2703.898mil,-2680.748mil)(2703.898mil,-2636.063mil) on Top Overlay And Pad R27-2(2735mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2766.102mil,-2680.748mil)(2766.102mil,-2636.063mil) on Top Overlay And Pad R27-2(2735mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2703.898mil,-2680.748mil)(2766.102mil,-2680.748mil) on Top Overlay And Pad R27-2(2735mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2703.898mil,-2604.567mil)(2703.898mil,-2559.882mil) on Top Overlay And Pad R27-1(2735mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2766.102mil,-2604.567mil)(2766.102mil,-2559.882mil) on Top Overlay And Pad R27-1(2735mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2703.898mil,-2559.882mil)(2766.102mil,-2559.882mil) on Top Overlay And Pad R27-1(2735mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2623.898mil,-2680.748mil)(2623.898mil,-2636.063mil) on Top Overlay And Pad R26-2(2655mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2686.102mil,-2680.748mil)(2686.102mil,-2636.063mil) on Top Overlay And Pad R26-2(2655mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2623.898mil,-2680.748mil)(2686.102mil,-2680.748mil) on Top Overlay And Pad R26-2(2655mil,-2650.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2623.898mil,-2604.567mil)(2623.898mil,-2559.882mil) on Top Overlay And Pad R26-1(2655mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2686.102mil,-2604.567mil)(2686.102mil,-2559.882mil) on Top Overlay And Pad R26-1(2655mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2623.898mil,-2559.882mil)(2686.102mil,-2559.882mil) on Top Overlay And Pad R26-1(2655mil,-2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2533.189mil,-2640.433mil)(2556.811mil,-2640.433mil) on Top Overlay And Pad D6-2(2582.402mil,-2654.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2533.189mil,-2640.433mil)(2556.811mil,-2640.433mil) on Top Overlay And Pad D6-1(2507.599mil,-2654.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-481.102mil)(2714.882mil,-418.898mil) on Top Overlay And Pad R52-2(2745mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-481.102mil)(2759.567mil,-481.102mil) on Top Overlay And Pad R52-2(2745mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-418.898mil)(2759.567mil,-418.898mil) on Top Overlay And Pad R52-2(2745mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2835.748mil,-481.102mil)(2835.748mil,-418.898mil) on Top Overlay And Pad R52-1(2805.63mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,-481.102mil)(2835.748mil,-481.102mil) on Top Overlay And Pad R52-1(2805.63mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,-418.898mil)(2835.748mil,-418.898mil) on Top Overlay And Pad R52-1(2805.63mil,-450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-556.102mil)(2714.882mil,-493.898mil) on Top Overlay And Pad R53-2(2745mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-556.102mil)(2759.567mil,-556.102mil) on Top Overlay And Pad R53-2(2745mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-493.898mil)(2759.567mil,-493.898mil) on Top Overlay And Pad R53-2(2745mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2835.748mil,-556.102mil)(2835.748mil,-493.898mil) on Top Overlay And Pad R53-1(2805.63mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,-556.102mil)(2835.748mil,-556.102mil) on Top Overlay And Pad R53-1(2805.63mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,-493.898mil)(2835.748mil,-493.898mil) on Top Overlay And Pad R53-1(2805.63mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2835.748mil,-21.102mil)(2835.748mil,41.102mil) on Top Overlay And Pad R35-2(2805.63mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,41.102mil)(2835.748mil,41.102mil) on Top Overlay And Pad R35-2(2805.63mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2791.063mil,-21.102mil)(2835.748mil,-21.102mil) on Top Overlay And Pad R35-2(2805.63mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-21.102mil)(2714.882mil,41.102mil) on Top Overlay And Pad R35-1(2745mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,41.102mil)(2759.567mil,41.102mil) on Top Overlay And Pad R35-1(2745mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2714.882mil,-21.102mil)(2759.567mil,-21.102mil) on Top Overlay And Pad R35-1(2745mil,10mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1893.898mil,-2694.252mil)(1893.898mil,-2665.315mil) on Top Overlay And Pad C8-1(1925mil,-2679.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1956.102mil,-2694.252mil)(1956.102mil,-2665.315mil) on Top Overlay And Pad C8-1(1925mil,-2679.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1909.646mil,-2649.567mil)(1940.354mil,-2649.567mil) on Top Overlay And Pad C8-1(1925mil,-2679.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1893.898mil,-2754.685mil)(1893.898mil,-2725.748mil) on Top Overlay And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1956.102mil,-2754.685mil)(1956.102mil,-2725.748mil) on Top Overlay And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1909.646mil,-2770.433mil)(1940.354mil,-2770.433mil) on Top Overlay And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-1(1238.5mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-2(1195.193mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-3(1151.886mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-4(1108.579mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-5(1065.272mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-6(1021.965mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-7(978.657mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-8(935.35mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (854.916mil,-2520.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-9(892.043mil,-2561.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (854.916mil,-2565.001mil)(854.916mil,-2520.001mil) on Top Overlay And Pad CARD1-10(844.799mil,-2613.111mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Track (854.916mil,-2925.001mil)(854.916mil,-2660.001mil) on Top Overlay And Pad CARD1-10(844.799mil,-2613.111mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (854.916mil,-3125.001mil)(854.916mil,-3035.001mil) on Top Overlay And Pad CARD1-11(844.799mil,-2979.253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Track (854.916mil,-2925.001mil)(854.916mil,-2660.001mil) on Top Overlay And Pad CARD1-11(844.799mil,-2979.253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Track (1449.916mil,-2925.001mil)(1449.916mil,-2645.001mil) on Top Overlay And Pad CARD1-12(1455.035mil,-2979.253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1449.916mil,-3125.001mil)(1449.916mil,-3035.001mil) on Top Overlay And Pad CARD1-12(1455.035mil,-2979.253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.741mil < 10mil) Between Track (1449.916mil,-2560.001mil)(1449.916mil,-2520.001mil) on Top Overlay And Pad CARD1-13(1419.602mil,-2603.269mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (1449.916mil,-2925.001mil)(1449.916mil,-2645.001mil) on Top Overlay And Pad CARD1-13(1419.602mil,-2603.269mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,-2462.244mil)(674.252mil,-2426.023mil) on Top Overlay And Pad C13-2(715mil,-2444.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,-2462.244mil)(755.748mil,-2426.024mil) on Top Overlay And Pad C13-2(715mil,-2444.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (690mil,-2410.276mil)(740mil,-2410.276mil) on Top Overlay And Pad C13-2(715mil,-2444.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,-2533.898mil)(674.252mil,-2497.677mil) on Top Overlay And Pad C13-1(715mil,-2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,-2533.898mil)(755.748mil,-2497.677mil) on Top Overlay And Pad C13-1(715mil,-2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (690mil,-2549.646mil)(740mil,-2549.646mil) on Top Overlay And Pad C13-1(715mil,-2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-1326.102mil)(2394.882mil,-1263.898mil) on Top Overlay And Pad R19-2(2425mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-1326.102mil)(2439.567mil,-1326.102mil) on Top Overlay And Pad R19-2(2425mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-1263.898mil)(2439.567mil,-1263.898mil) on Top Overlay And Pad R19-2(2425mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2515.748mil,-1326.102mil)(2515.748mil,-1263.898mil) on Top Overlay And Pad R19-1(2485.63mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-1326.102mil)(2515.748mil,-1326.102mil) on Top Overlay And Pad R19-1(2485.63mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-1263.898mil)(2515.748mil,-1263.898mil) on Top Overlay And Pad R19-1(2485.63mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-1171.102mil)(2394.567mil,-1108.898mil) on Top Overlay And Pad R21-2(2424.685mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-1171.102mil)(2439.252mil,-1171.102mil) on Top Overlay And Pad R21-2(2424.685mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-1108.898mil)(2439.252mil,-1108.898mil) on Top Overlay And Pad R21-2(2424.685mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2515.433mil,-1171.102mil)(2515.433mil,-1108.898mil) on Top Overlay And Pad R21-1(2485.315mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2470.748mil,-1171.102mil)(2515.433mil,-1171.102mil) on Top Overlay And Pad R21-1(2485.315mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2470.748mil,-1108.898mil)(2515.433mil,-1108.898mil) on Top Overlay And Pad R21-1(2485.315mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-1036.102mil)(2394.882mil,-973.898mil) on Top Overlay And Pad R22-2(2425mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-1036.102mil)(2439.567mil,-1036.102mil) on Top Overlay And Pad R22-2(2425mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-973.898mil)(2439.567mil,-973.898mil) on Top Overlay And Pad R22-2(2425mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2515.748mil,-1036.102mil)(2515.748mil,-973.898mil) on Top Overlay And Pad R22-1(2485.63mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-1036.102mil)(2515.748mil,-1036.102mil) on Top Overlay And Pad R22-1(2485.63mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-973.898mil)(2515.748mil,-973.898mil) on Top Overlay And Pad R22-1(2485.63mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-761.102mil)(2394.882mil,-698.898mil) on Top Overlay And Pad R25-2(2425mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-761.102mil)(2439.567mil,-761.102mil) on Top Overlay And Pad R25-2(2425mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.882mil,-698.898mil)(2439.567mil,-698.898mil) on Top Overlay And Pad R25-2(2425mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2515.748mil,-761.102mil)(2515.748mil,-698.898mil) on Top Overlay And Pad R25-1(2485.63mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-761.102mil)(2515.748mil,-761.102mil) on Top Overlay And Pad R25-1(2485.63mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2471.063mil,-698.898mil)(2515.748mil,-698.898mil) on Top Overlay And Pad R25-1(2485.63mil,-730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-1335.748mil)(2205.276mil,-1254.252mil) on Top Overlay And Pad D1-A(2239.921mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-1335.748mil)(2257.244mil,-1335.748mil) on Top Overlay And Pad D1-A(2239.921mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-1254.252mil)(2257.244mil,-1254.252mil) on Top Overlay And Pad D1-A(2239.921mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.646mil,-1326.496mil)(2344.646mil,-1263.504mil) on Top Overlay And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Track (2335.984mil,-1335.748mil)(2344.646mil,-1326.496mil) on Top Overlay And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.677mil,-1335.748mil)(2335.984mil,-1335.748mil) on Top Overlay And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.677mil,-1254.252mil)(2335.394mil,-1254.252mil) on Top Overlay And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Track (2335.394mil,-1254.252mil)(2344.646mil,-1263.504mil) on Top Overlay And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.354mil,-1180.748mil)(2205.354mil,-1099.252mil) on Top Overlay And Pad D2-A(2240mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.354mil,-1180.748mil)(2257.323mil,-1180.748mil) on Top Overlay And Pad D2-A(2240mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.354mil,-1099.252mil)(2257.323mil,-1099.252mil) on Top Overlay And Pad D2-A(2240mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.724mil,-1171.496mil)(2344.724mil,-1108.504mil) on Top Overlay And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Track (2336.063mil,-1180.748mil)(2344.724mil,-1171.496mil) on Top Overlay And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.756mil,-1180.748mil)(2336.063mil,-1180.748mil) on Top Overlay And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.756mil,-1099.252mil)(2335.472mil,-1099.252mil) on Top Overlay And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Track (2335.472mil,-1099.252mil)(2344.724mil,-1108.504mil) on Top Overlay And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.315mil,-1045.748mil)(2205.315mil,-964.252mil) on Top Overlay And Pad D3-A(2239.961mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.315mil,-1045.748mil)(2257.284mil,-1045.748mil) on Top Overlay And Pad D3-A(2239.961mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.315mil,-964.252mil)(2257.284mil,-964.252mil) on Top Overlay And Pad D3-A(2239.961mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.685mil,-1036.496mil)(2344.685mil,-973.504mil) on Top Overlay And Pad D3-K(2310.039mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Track (2336.024mil,-1045.748mil)(2344.685mil,-1036.496mil) on Top Overlay And Pad D3-K(2310.039mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.716mil,-1045.748mil)(2336.024mil,-1045.748mil) on Top Overlay And Pad D3-K(2310.039mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.716mil,-964.252mil)(2335.433mil,-964.252mil) on Top Overlay And Pad D3-K(2310.039mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Track (2335.433mil,-964.252mil)(2344.685mil,-973.504mil) on Top Overlay And Pad D3-K(2310.039mil,-1005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2975mil,-550mil)(2975mil,-450mil) on Top Overlay And Pad S1-8(2975mil,-470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2975mil,-550mil)(2975mil,-450mil) on Top Overlay And Pad S1-7(2975mil,-490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2975mil,-550mil)(2975mil,-450mil) on Top Overlay And Pad S1-6(2975mil,-510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2975mil,-550mil)(2975mil,-450mil) on Top Overlay And Pad S1-5(2975mil,-530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,-550mil)(2875mil,-460mil) on Top Overlay And Pad S1-4(2875mil,-530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,-550mil)(2875mil,-460mil) on Top Overlay And Pad S1-3(2875mil,-510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,-550mil)(2875mil,-460mil) on Top Overlay And Pad S1-2(2875mil,-490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.11mil < 10mil) Between Track (2875mil,-460mil)(2875mil,-450mil) on Top Overlay And Pad S1-1(2875mil,-470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2875mil,-550mil)(2875mil,-460mil) on Top Overlay And Pad S1-1(2875mil,-470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2260.315mil,-2967.559mil)(2260.315mil,-2912.441mil) on Top Overlay And Pad D7-2(2221.929mil,-2940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2299.685mil,-2967.559mil)(2299.685mil,-2912.441mil) on Top Overlay And Pad D7-1(2338.071mil,-2940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2260.315mil,-3042.559mil)(2260.315mil,-2987.441mil) on Top Overlay And Pad D8-2(2221.929mil,-3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2299.685mil,-3042.559mil)(2299.685mil,-2987.441mil) on Top Overlay And Pad D8-1(2338.071mil,-3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.315mil,-2736.102mil)(2239.252mil,-2736.102mil) on Top Overlay And Pad C9-1(2224.685mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2194.567mil,-2720.354mil)(2194.567mil,-2689.646mil) on Top Overlay And Pad C9-1(2224.685mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.315mil,-2673.898mil)(2239.252mil,-2673.898mil) on Top Overlay And Pad C9-1(2224.685mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2270.748mil,-2736.102mil)(2299.685mil,-2736.102mil) on Top Overlay And Pad C9-2(2285.315mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2315.433mil,-2720.354mil)(2315.433mil,-2689.646mil) on Top Overlay And Pad C9-2(2285.315mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2270.748mil,-2673.898mil)(2299.685mil,-2673.898mil) on Top Overlay And Pad C9-2(2285.315mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.315mil,-2811.102mil)(2239.252mil,-2811.102mil) on Top Overlay And Pad C10-1(2224.685mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2194.567mil,-2795.354mil)(2194.567mil,-2764.646mil) on Top Overlay And Pad C10-1(2224.685mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.315mil,-2748.898mil)(2239.252mil,-2748.898mil) on Top Overlay And Pad C10-1(2224.685mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2270.748mil,-2811.102mil)(2299.685mil,-2811.102mil) on Top Overlay And Pad C10-2(2285.315mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2315.433mil,-2795.354mil)(2315.433mil,-2764.646mil) on Top Overlay And Pad C10-2(2285.315mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2270.748mil,-2748.898mil)(2299.685mil,-2748.898mil) on Top Overlay And Pad C10-2(2285.315mil,-2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Track (1983.189mil,-2892.599mil)(1983.189mil,-2715.433mil) on Top Overlay And Pad X1-1(1995mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Track (1983.189mil,-2892.599mil)(1983.189mil,-2715.433mil) on Top Overlay And Pad X1-2(1995mil,-2928.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Track (2042.245mil,-2892.599mil)(2042.245mil,-2715.433mil) on Top Overlay And Pad X1-3(2030.434mil,-2928.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Track (2042.245mil,-2892.599mil)(2042.245mil,-2715.433mil) on Top Overlay And Pad X1-4(2030.434mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2063.898mil,-2694.567mil)(2063.898mil,-2665.63mil) on Top Overlay And Pad C7-1(2095mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2126.102mil,-2694.567mil)(2126.102mil,-2665.63mil) on Top Overlay And Pad C7-1(2095mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2079.646mil,-2649.882mil)(2110.354mil,-2649.882mil) on Top Overlay And Pad C7-1(2095mil,-2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2063.898mil,-2755mil)(2063.898mil,-2726.063mil) on Top Overlay And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2126.102mil,-2755mil)(2126.102mil,-2726.063mil) on Top Overlay And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2079.646mil,-2770.748mil)(2110.354mil,-2770.748mil) on Top Overlay And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.646mil,-2795.748mil)(2375.354mil,-2795.748mil) on Top Overlay And Pad C6-1(2360mil,-2765.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2328.898mil,-2780mil)(2328.898mil,-2751.063mil) on Top Overlay And Pad C6-1(2360mil,-2765.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2391.102mil,-2780mil)(2391.102mil,-2751.063mil) on Top Overlay And Pad C6-1(2360mil,-2765.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2328.898mil,-2719.567mil)(2328.898mil,-2690.63mil) on Top Overlay And Pad C6-2(2360mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2391.102mil,-2719.567mil)(2391.102mil,-2690.63mil) on Top Overlay And Pad C6-2(2360mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.646mil,-2674.882mil)(2375.354mil,-2674.882mil) on Top Overlay And Pad C6-2(2360mil,-2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.898mil,-2795.433mil)(2403.898mil,-2750.748mil) on Top Overlay And Pad R20-2(2435mil,-2765.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2466.102mil,-2795.433mil)(2466.102mil,-2750.748mil) on Top Overlay And Pad R20-2(2435mil,-2765.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.898mil,-2795.433mil)(2466.102mil,-2795.433mil) on Top Overlay And Pad R20-2(2435mil,-2765.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.898mil,-2719.252mil)(2403.898mil,-2674.567mil) on Top Overlay And Pad R20-1(2435mil,-2704.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2466.102mil,-2719.252mil)(2466.102mil,-2674.567mil) on Top Overlay And Pad R20-1(2435mil,-2704.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.898mil,-2674.567mil)(2466.102mil,-2674.567mil) on Top Overlay And Pad R20-1(2435mil,-2704.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-901.102mil)(2394.567mil,-838.898mil) on Top Overlay And Pad R24-2(2424.685mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-901.102mil)(2439.252mil,-901.102mil) on Top Overlay And Pad R24-2(2424.685mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2394.567mil,-838.898mil)(2439.252mil,-838.898mil) on Top Overlay And Pad R24-2(2424.685mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2515.433mil,-901.102mil)(2515.433mil,-838.898mil) on Top Overlay And Pad R24-1(2485.315mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2470.748mil,-901.102mil)(2515.433mil,-901.102mil) on Top Overlay And Pad R24-1(2485.315mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2470.748mil,-838.898mil)(2515.433mil,-838.898mil) on Top Overlay And Pad R24-1(2485.315mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-910.748mil)(2205.276mil,-829.252mil) on Top Overlay And Pad D4-A(2239.921mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-910.748mil)(2257.244mil,-910.748mil) on Top Overlay And Pad D4-A(2239.921mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.276mil,-829.252mil)(2257.244mil,-829.252mil) on Top Overlay And Pad D4-A(2239.921mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2344.646mil,-901.496mil)(2344.646mil,-838.504mil) on Top Overlay And Pad D4-K(2310mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Track (2335.984mil,-910.748mil)(2344.646mil,-901.496mil) on Top Overlay And Pad D4-K(2310mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.677mil,-910.748mil)(2335.984mil,-910.748mil) on Top Overlay And Pad D4-K(2310mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.677mil,-829.252mil)(2335.394mil,-829.252mil) on Top Overlay And Pad D4-K(2310mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Track (2335.394mil,-829.252mil)(2344.646mil,-838.504mil) on Top Overlay And Pad D4-K(2310mil,-870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (205.748mil,-2631.102mil)(205.748mil,-2568.898mil) on Top Overlay And Pad D9-A(175.63mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (161.063mil,-2631.102mil)(205.748mil,-2631.102mil) on Top Overlay And Pad D9-A(175.63mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (161.063mil,-2568.898mil)(205.748mil,-2568.898mil) on Top Overlay And Pad D9-A(175.63mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (86.26mil,-2623.504mil)(86.26mil,-2576.496mil) on Top Overlay And Pad D9-K(115mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (86.26mil,-2623.504mil)(94.134mil,-2631.102mil) on Top Overlay And Pad D9-K(115mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (94.134mil,-2631.102mil)(129.567mil,-2631.102mil) on Top Overlay And Pad D9-K(115mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (86.26mil,-2576.496mil)(94.134mil,-2568.898mil) on Top Overlay And Pad D9-K(115mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (94.134mil,-2568.898mil)(129.567mil,-2568.898mil) on Top Overlay And Pad D9-K(115mil,-2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.63mil,-2481.102mil)(1119.567mil,-2481.102mil) on Top Overlay And Pad C21-1(1105mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.882mil,-2465.354mil)(1074.882mil,-2434.646mil) on Top Overlay And Pad C21-1(1105mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.63mil,-2418.898mil)(1119.567mil,-2418.898mil) on Top Overlay And Pad C21-1(1105mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1151.063mil,-2481.102mil)(1180mil,-2481.102mil) on Top Overlay And Pad C21-2(1165.63mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1195.748mil,-2465.354mil)(1195.748mil,-2434.646mil) on Top Overlay And Pad C21-2(1165.63mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1151.063mil,-2418.898mil)(1180mil,-2418.898mil) on Top Overlay And Pad C21-2(1165.63mil,-2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (670.63mil,-2816.102mil)(699.567mil,-2816.102mil) on Top Overlay And Pad C22-1(685mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (670.63mil,-2753.898mil)(699.567mil,-2753.898mil) on Top Overlay And Pad C22-1(685mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.882mil,-2800.354mil)(654.882mil,-2769.646mil) on Top Overlay And Pad C22-1(685mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (775.748mil,-2800.354mil)(775.748mil,-2769.646mil) on Top Overlay And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (731.063mil,-2816.102mil)(760mil,-2816.102mil) on Top Overlay And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (731.063mil,-2753.898mil)(760mil,-2753.898mil) on Top Overlay And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (775.433mil,-2741.102mil)(775.433mil,-2678.898mil) on Top Overlay And Pad R45-2(745.315mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (730.748mil,-2678.898mil)(775.433mil,-2678.898mil) on Top Overlay And Pad R45-2(745.315mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (730.748mil,-2741.102mil)(775.433mil,-2741.102mil) on Top Overlay And Pad R45-2(745.315mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.567mil,-2678.898mil)(699.252mil,-2678.898mil) on Top Overlay And Pad R45-1(684.685mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.567mil,-2741.102mil)(654.567mil,-2678.898mil) on Top Overlay And Pad R45-1(684.685mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.567mil,-2741.102mil)(699.252mil,-2741.102mil) on Top Overlay And Pad R45-1(684.685mil,-2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.882mil,-2891.102mil)(699.567mil,-2891.102mil) on Top Overlay And Pad R44-2(685mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.882mil,-2891.102mil)(654.882mil,-2828.898mil) on Top Overlay And Pad R44-2(685mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (654.882mil,-2828.898mil)(699.567mil,-2828.898mil) on Top Overlay And Pad R44-2(685mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (775.748mil,-2891.102mil)(775.748mil,-2828.898mil) on Top Overlay And Pad R44-1(745.63mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (731.063mil,-2891.102mil)(775.748mil,-2891.102mil) on Top Overlay And Pad R44-1(745.63mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (731.063mil,-2828.898mil)(775.748mil,-2828.898mil) on Top Overlay And Pad R44-1(745.63mil,-2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (375.118mil,-2126.102mil)(375.118mil,-2063.898mil) on Top Overlay And Pad R47-1(345mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (330.433mil,-2126.102mil)(375.118mil,-2126.102mil) on Top Overlay And Pad R47-1(345mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (330.433mil,-2063.898mil)(375.118mil,-2063.898mil) on Top Overlay And Pad R47-1(345mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (254.252mil,-2126.102mil)(298.937mil,-2126.102mil) on Top Overlay And Pad R47-2(284.37mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (254.252mil,-2063.898mil)(298.937mil,-2063.898mil) on Top Overlay And Pad R47-2(284.37mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (254.252mil,-2126.102mil)(254.252mil,-2063.898mil) on Top Overlay And Pad R47-2(284.37mil,-2095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (404.882mil,-2101.102mil)(404.882mil,-2038.898mil) on Top Overlay And Pad R48-1(435mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (404.882mil,-2101.102mil)(449.567mil,-2101.102mil) on Top Overlay And Pad R48-1(435mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (404.882mil,-2038.898mil)(449.567mil,-2038.898mil) on Top Overlay And Pad R48-1(435mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.748mil,-2101.102mil)(525.748mil,-2038.898mil) on Top Overlay And Pad R48-2(495.63mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (481.063mil,-2101.102mil)(525.748mil,-2101.102mil) on Top Overlay And Pad R48-2(495.63mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (481.063mil,-2038.898mil)(525.748mil,-2038.898mil) on Top Overlay And Pad R48-2(495.63mil,-2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3008.898mil,-484.252mil)(3008.898mil,-455.315mil) on Top Overlay And Pad C17-1(3040mil,-469.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3071.102mil,-484.252mil)(3071.102mil,-455.315mil) on Top Overlay And Pad C17-1(3040mil,-469.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3024.646mil,-439.567mil)(3055.354mil,-439.567mil) on Top Overlay And Pad C17-1(3040mil,-469.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :435

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.726mil < 10mil) Between Via (2205mil,-2470mil) from Top Layer to Bottom Layer And Pad U1-9(2194.84mil,-2536.374mil) on Top Layer [Top Solder] Mask Sliver [8.726mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.545mil < 10mil) Between Via (2205mil,-2470mil) from Top Layer to Bottom Layer And Pad U1-10(2214.53mil,-2536.374mil) on Top Layer [Top Solder] Mask Sliver [8.545mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.951mil < 10mil) Between Via (200.985mil,-2218.503mil) from Top Layer to Bottom Layer And Pad Free-2(194.25mil,-2174.25mil) on Top Layer [Top Solder] Mask Sliver [4.951mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (161.615mil,-2139.762mil) from Top Layer to Bottom Layer And Pad Free-2(194.25mil,-2174.25mil) on Top Layer [Top Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.398mil < 10mil) Between Via (1736.419mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K1-2(1680mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [5.398mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (1421.458mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K2-1(1429.054mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.769mil < 10mil) Between Via (1027.757mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K2-2(1090.472mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [8.769mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (1106.497mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K2-2(1090.472mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.353mil < 10mil) Between Via (791.537mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K3-1(839.527mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (870.277mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K3-1(839.527mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (476.576mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K3-2(500.945mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.601mil < 10mil) Between Via (555.316mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K3-2(500.945mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [4.601mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (240.355mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K4-1(250mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.34mil < 10mil) Between Via (-74.606mil,-1667.321mil) from Top Layer to Bottom Layer And Pad K4-2(-88.582mil,-1720mil) on Top Layer [Top Solder] Mask Sliver [3.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.179mil < 10mil) Between Via (1342.718mil,-1982.282mil) from Top Layer to Bottom Layer And Pad R6-2(1384.999mil,-1945.315mil) on Top Layer [Top Solder] Mask Sliver [8.179mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.101mil < 10mil) Between Via (1342.718mil,-1982.282mil) from Top Layer to Bottom Layer And Pad R10-1(1299.285mil,-1945.315mil) on Top Layer [Top Solder] Mask Sliver [9.101mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.357mil < 10mil) Between Via (2366.341mil,-1982.282mil) from Top Layer to Bottom Layer And Pad Free-2(2395mil,-1950mil) on Top Layer [Top Solder] Mask Sliver [3.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.189mil < 10mil) Between Via (-80mil,-2370mil) from Top Layer to Bottom Layer And Pad Free-2(-35mil,-2370mil) on Top Layer [Top Solder] Mask Sliver [5.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.541mil < 10mil) Between Via (1972.64mil,-2769.684mil) from Top Layer to Bottom Layer And Pad C8-2(1925mil,-2740.315mil) on Top Layer [Top Solder] Mask Sliver [9.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-2(1195.193mil,-2561.93mil) on Top Layer And Pad CARD1-1(1238.5mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-3(1151.886mil,-2561.93mil) on Top Layer And Pad CARD1-2(1195.193mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-4(1108.579mil,-2561.93mil) on Top Layer And Pad CARD1-3(1151.886mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-5(1065.272mil,-2561.93mil) on Top Layer And Pad CARD1-4(1108.579mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-6(1021.965mil,-2561.93mil) on Top Layer And Pad CARD1-5(1065.272mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad CARD1-7(978.657mil,-2561.93mil) on Top Layer And Pad CARD1-6(1021.965mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-8(935.35mil,-2561.93mil) on Top Layer And Pad CARD1-7(978.657mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CARD1-9(892.043mil,-2561.93mil) on Top Layer And Pad CARD1-8(935.35mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CARD1-10(844.799mil,-2613.111mil) on Top Layer And Pad CARD1-9(892.043mil,-2561.93mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.612mil < 10mil) Between Via (2287.6mil,-1352.36mil) from Top Layer to Bottom Layer And Pad D1-K(2310mil,-1295mil) on Top Layer [Top Solder] Mask Sliver [8.612mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.132mil < 10mil) Between Via (2287.6mil,-1194.88mil) from Top Layer to Bottom Layer And Pad D2-K(2310.079mil,-1140mil) on Top Layer [Top Solder] Mask Sliver [6.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-7(2975mil,-490mil) on Top Layer And Pad S1-8(2975mil,-470mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-6(2975mil,-510mil) on Top Layer And Pad S1-7(2975mil,-490mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-5(2975mil,-530mil) on Top Layer And Pad S1-6(2975mil,-510mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-3(2875mil,-510mil) on Top Layer And Pad S1-4(2875mil,-530mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-2(2875mil,-490mil) on Top Layer And Pad S1-3(2875mil,-510mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Pad S1-1(2875mil,-470mil) on Top Layer And Pad S1-2(2875mil,-490mil) on Top Layer [Top Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.022mil < 10mil) Between Via (2169.49mil,-3005.905mil) from Top Layer to Bottom Layer And Pad D8-2(2221.929mil,-3015mil) on Top Layer [Top Solder] Mask Sliver [8.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad X1-4(2030.434mil,-2680mil) on Top Layer And Pad X1-1(1995mil,-2680mil) on Top Layer [Top Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad X1-3(2030.434mil,-2928.032mil) on Top Layer And Pad X1-2(1995mil,-2928.032mil) on Top Layer [Top Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.608mil < 10mil) Between Via (2051.38mil,-2769.684mil) from Top Layer to Bottom Layer And Pad C7-2(2095mil,-2740.63mil) on Top Layer [Top Solder] Mask Sliver [5.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.789mil < 10mil) Between Via (791.537mil,-2769.684mil) from Top Layer to Bottom Layer And Pad C22-2(745.63mil,-2785mil) on Top Layer [Top Solder] Mask Sliver [7.789mil]
Rule Violations :41

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02