
// File generated by Go version U-2022.12#33f3808fcb#221128, Thu Jan 25 16:08:15 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



`timescale 1ns/1ps

module jtag_tap_controller
  ( input             jtag_trst,
    input      [31:0] jtag_tap_si_in,
    input             jtag_tck_in,
    input             jtag_tdi_in,
    input             jtag_tms_in,
    output     [15:0] dbg_instr_out,
    output reg        jtag_capture_dr_out,
    output reg        jtag_shift_dr_out,
    output            jtag_tap_so_out,
    output            jtag_tdo_out,
    output reg        jtag_update_dr_out,
    output reg        jtag_update_ir_out
  );



  // JTAG reserved instructions
  localparam JTAG_EXTEST_INSTR      = 16'b0000000000000000;
  localparam JTAG_RESERVED_INSTR    = 16'b0000000000000001;
  localparam JTAG_IDCODE_INSTR      = 16'b0000000000000010;
  localparam JTAG_BYPASS_INSTR      = 16'b1111111111111111;

  // JTAG TAP state encodings
  localparam TEST_LOGIC_RESET_STATE = 4'b0000;
  localparam RUN_TEST_IDLE_STATE    = 4'b0001;
  localparam SELECT_DR_SCAN_STATE   = 4'b0010;
  localparam CAPTURE_DR_STATE       = 4'b0011;
  localparam SHIFT_DR_STATE         = 4'b0100;
  localparam EXIT1_DR_STATE         = 4'b0101;
  localparam PAUSE_DR_STATE         = 4'b0110;
  localparam EXIT2_DR_STATE         = 4'b0111;
  localparam UPDATE_DR_STATE        = 4'b1000;
  localparam SELECT_IR_SCAN_STATE   = 4'b1001;
  localparam CAPTURE_IR_STATE       = 4'b1010;
  localparam SHIFT_IR_STATE         = 4'b1011;
  localparam EXIT1_IR_STATE         = 4'b1100;
  localparam PAUSE_IR_STATE         = 4'b1101;
  localparam EXIT2_IR_STATE         = 4'b1110;
  localparam UPDATE_IR_STATE        = 4'b1111;

  reg    [15:0] dbg_instr_master;
  reg    [15:0] dbg_instr_sig;
  reg    [15:0] dbg_instr_slave;
  reg    jtag_tdo_sig;
  reg    [3:0] next_state;
  reg    [3:0] state;
  reg    jtag_tdi_REG;
  reg    jtag_tdo_REG;
  reg    jtag_tdo_en_REG;


  // output assignments
  assign dbg_instr_out = dbg_instr_slave;
  assign jtag_tap_so_out = jtag_tdi_in;

  // spyglass disable_block W391
  // DISABLES: W391 (Reports modules driven by both edges of a clock)
  // REASON: According to JTAG standard IEEE 1149.1, the instruction register
  //         output shall be latched in the falling edge of TCK, also
  //         TDO shall change on the falling edge

  // JTAG Finite State Machine
  always @ (posedge jtag_tck_in or negedge jtag_trst)
  begin: state_update_proc
    if (!jtag_trst)
      state <= TEST_LOGIC_RESET_STATE;
    else
      state <= next_state;
  end

  always @ (*)
  begin: next_state_proc
    next_state = TEST_LOGIC_RESET_STATE;
    case (state)
      TEST_LOGIC_RESET_STATE :
        if (jtag_tms_in)
          next_state = TEST_LOGIC_RESET_STATE;
        else
          next_state = RUN_TEST_IDLE_STATE;
      RUN_TEST_IDLE_STATE :
        if (jtag_tms_in)
          next_state = SELECT_DR_SCAN_STATE;
        else
          next_state = RUN_TEST_IDLE_STATE;
      SELECT_DR_SCAN_STATE :
        if (jtag_tms_in)
          next_state = SELECT_IR_SCAN_STATE;
        else
          next_state = CAPTURE_DR_STATE;
      CAPTURE_DR_STATE :
        if (jtag_tms_in)
          next_state = EXIT1_DR_STATE;
        else
          next_state = SHIFT_DR_STATE;
      SHIFT_DR_STATE :
        if (jtag_tms_in)
          next_state = EXIT1_DR_STATE;
        else
          next_state = SHIFT_DR_STATE;
      EXIT1_DR_STATE :
        if (jtag_tms_in)
          next_state = UPDATE_DR_STATE;
        else
          next_state = PAUSE_DR_STATE;
      PAUSE_DR_STATE :
        if (jtag_tms_in)
          next_state = EXIT2_DR_STATE;
        else
          next_state = PAUSE_DR_STATE;
      EXIT2_DR_STATE :
        if (jtag_tms_in)
          next_state = UPDATE_DR_STATE;
        else
          next_state = SHIFT_DR_STATE;
      UPDATE_DR_STATE :
        if (jtag_tms_in)
          next_state = SELECT_DR_SCAN_STATE;
        else
          next_state = RUN_TEST_IDLE_STATE;
      SELECT_IR_SCAN_STATE :
        if (jtag_tms_in)
          next_state = TEST_LOGIC_RESET_STATE;
        else
          next_state = CAPTURE_IR_STATE;
      CAPTURE_IR_STATE :
        if (jtag_tms_in)
          next_state = EXIT1_IR_STATE;
        else
          next_state = SHIFT_IR_STATE;
      SHIFT_IR_STATE :
        if (jtag_tms_in)
          next_state = EXIT1_IR_STATE;
        else
          next_state = SHIFT_IR_STATE;
      EXIT1_IR_STATE :
        if (jtag_tms_in)
          next_state = UPDATE_IR_STATE;
        else
          next_state = PAUSE_IR_STATE;
      PAUSE_IR_STATE :
        if (jtag_tms_in)
          next_state = EXIT2_IR_STATE;
        else
          next_state = PAUSE_IR_STATE;
      EXIT2_IR_STATE :
        if (jtag_tms_in)
          next_state = UPDATE_IR_STATE;
        else
          next_state = SHIFT_IR_STATE;
      UPDATE_IR_STATE :
        if (jtag_tms_in)
          next_state = SELECT_DR_SCAN_STATE;
        else
          next_state = RUN_TEST_IDLE_STATE;
      default :
        ; // null
    endcase
  end

  // JTAG instruction scan register
  always @ (*)
  begin : dbg_instr_master_input
    integer i;
    dbg_instr_sig = 0;
    jtag_tdo_sig = 0;
    if (state == CAPTURE_IR_STATE)
      dbg_instr_sig = JTAG_RESERVED_INSTR;
    else if (state == SHIFT_IR_STATE)
    begin
      jtag_tdo_sig = dbg_instr_master[0];
      for (i = 0; i < 15; i = i+1)
        dbg_instr_sig[i] = dbg_instr_master[i+1];
      dbg_instr_sig[15] = jtag_tdi_in;
    end
  end

  always @ (posedge jtag_tck_in or negedge jtag_trst)
  begin : clock_dbg_instr_master
    if (!jtag_trst)
      dbg_instr_master <= 0;
    else if (state == CAPTURE_IR_STATE || state == SHIFT_IR_STATE)
      dbg_instr_master <= dbg_instr_sig;
  end

  always @ (negedge jtag_tck_in or negedge jtag_trst)
  begin : clock_dbg_instr_slave
    if (!jtag_trst)
      dbg_instr_slave <= JTAG_BYPASS_INSTR;
    else if (state == TEST_LOGIC_RESET_STATE)
      dbg_instr_slave <= JTAG_BYPASS_INSTR;
    else if (state == UPDATE_IR_STATE)
      dbg_instr_slave <= dbg_instr_master;
  end

  // control for data scan registers
  always @ (*)
  begin : data_scan_reg_control
    jtag_capture_dr_out = 1'b0;
    jtag_update_dr_out = 1'b0;
    jtag_shift_dr_out = 1'b0;
    jtag_update_ir_out = 1'b0;
    if (state == CAPTURE_DR_STATE)
      jtag_capture_dr_out = 1'b1;
    if (state == UPDATE_DR_STATE)
      jtag_update_dr_out = 1'b1;
    if (state == SHIFT_DR_STATE)
      jtag_shift_dr_out = 1'b1;
    if (state == UPDATE_IR_STATE)
      jtag_update_ir_out = 1'b1;
  end

  // sample tdi for bypass
  always @ (posedge jtag_tck_in or negedge jtag_trst)
  begin: jtag_tdi_in_reg
    if (!jtag_trst)
      jtag_tdi_REG <= 1'b0;
    else if (dbg_instr_slave == JTAG_BYPASS_INSTR)
    begin
      if (state == CAPTURE_DR_STATE)
        jtag_tdi_REG <= 1'b0;
      else if (state == SHIFT_DR_STATE)
        jtag_tdi_REG <= jtag_tdi_in;
    end
  end

  // multiplexing and output for tdo
  always @ (negedge jtag_tck_in or negedge jtag_trst)
  begin: jtag_tdo_out_reg
    if (!jtag_trst)
      jtag_tdo_REG <= 1'b0;
    else if (state == SHIFT_DR_STATE)
    begin
      if (dbg_instr_slave == JTAG_BYPASS_INSTR)
        jtag_tdo_REG <= jtag_tdi_REG;
      else
        jtag_tdo_REG <= jtag_tap_si_in[dbg_instr_slave[15:11]];
    end
    else if(state == SHIFT_IR_STATE)
      jtag_tdo_REG <= jtag_tdo_sig;
  end

  always @ (negedge jtag_tck_in or negedge jtag_trst)
  begin: jtag_tdo_en_REG_proc
    if (!jtag_trst)
      jtag_tdo_en_REG <= 1'b0;
    else if (state == SHIFT_DR_STATE || state == SHIFT_IR_STATE)
      jtag_tdo_en_REG <= 1'b1;
    else
      jtag_tdo_en_REG <= 1'b0;
  end
  // spyglass enable_block W391

  assign jtag_tdo_out = jtag_tdo_en_REG? jtag_tdo_REG: 1'bz;

endmodule
