INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v:58]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v:63]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 53 [C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v:70]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v:73]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 47 [C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Design.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Freez/Downloads/Project_5/Project_5/Project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
