
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_5 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_5 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 12)  (89 540)  (89 540)  routing T_2_33.span4_horz_r_13 <X> T_2_33.lc_trk_g1_5
 (7 12)  (91 540)  (91 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (92 540)  (92 540)  routing T_2_33.span4_horz_r_13 <X> T_2_33.lc_trk_g1_5


IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_horz_r_8 <X> T_3_33.lc_trk_g0_0
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_horz_r_8 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (6 2)  (144 531)  (144 531)  routing T_3_33.span4_vert_3 <X> T_3_33.lc_trk_g0_3
 (7 2)  (145 531)  (145 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (146 531)  (146 531)  routing T_3_33.span4_vert_3 <X> T_3_33.lc_trk_g0_3
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_3 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 10)  (198 539)  (198 539)  routing T_4_33.span12_vert_11 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3


IO_Tile_5_33

 (12 0)  (268 528)  (268 528)  routing T_5_33.span4_vert_25 <X> T_5_33.span4_horz_l_12
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 8)  (252 536)  (252 536)  routing T_5_33.span4_vert_1 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (254 536)  (254 536)  routing T_5_33.span4_vert_1 <X> T_5_33.lc_trk_g1_1


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (17 14)  (401 543)  (401 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (13 1)  (473 529)  (473 529)  routing T_9_33.span4_vert_25 <X> T_9_33.span4_horz_r_0
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (4 4)  (454 532)  (454 532)  routing T_9_33.span4_vert_12 <X> T_9_33.lc_trk_g0_4
 (13 4)  (473 532)  (473 532)  routing T_9_33.lc_trk_g0_4 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (4 5)  (454 533)  (454 533)  routing T_9_33.span4_vert_12 <X> T_9_33.lc_trk_g0_4
 (6 5)  (456 533)  (456 533)  routing T_9_33.span4_vert_12 <X> T_9_33.lc_trk_g0_4
 (7 5)  (457 533)  (457 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (5 6)  (509 535)  (509 535)  routing T_10_33.span4_vert_39 <X> T_10_33.lc_trk_g0_7
 (6 6)  (510 535)  (510 535)  routing T_10_33.span4_vert_39 <X> T_10_33.lc_trk_g0_7
 (7 6)  (511 535)  (511 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (512 535)  (512 535)  routing T_10_33.span4_vert_39 <X> T_10_33.lc_trk_g0_7
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g0_7 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g0_7 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (4 8)  (562 536)  (562 536)  routing T_11_33.span4_horz_r_8 <X> T_11_33.lc_trk_g1_0
 (5 9)  (563 537)  (563 537)  routing T_11_33.span4_horz_r_8 <X> T_11_33.lc_trk_g1_0
 (7 9)  (565 537)  (565 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_0 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (563 540)  (563 540)  routing T_11_33.span4_vert_21 <X> T_11_33.lc_trk_g1_5
 (6 12)  (564 540)  (564 540)  routing T_11_33.span4_vert_21 <X> T_11_33.lc_trk_g1_5
 (7 12)  (565 540)  (565 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_21 lc_trk_g1_5
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (13 1)  (851 529)  (851 529)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_r_0
 (14 1)  (852 529)  (852 529)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_r_0


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (998 540)  (998 540)  routing T_19_33.span4_horz_r_12 <X> T_19_33.lc_trk_g1_4
 (5 13)  (999 541)  (999 541)  routing T_19_33.span4_horz_r_12 <X> T_19_33.lc_trk_g1_4
 (7 13)  (1001 541)  (1001 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_31 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0


IO_Tile_26_33

 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1472 540)  (1472 540)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (4 10)  (1634 539)  (1634 539)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (4 11)  (1634 538)  (1634 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (5 12)  (293 524)  (293 524)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_r_9
 (6 13)  (294 525)  (294 525)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_r_9


LogicTile_10_32

 (11 2)  (503 514)  (503 514)  routing T_10_32.sp4_h_l_44 <X> T_10_32.sp4_v_t_39


LogicTile_5_31

 (9 3)  (243 499)  (243 499)  routing T_5_31.sp4_v_b_1 <X> T_5_31.sp4_v_t_36


LogicTile_9_31

 (9 3)  (447 499)  (447 499)  routing T_9_31.sp4_v_b_1 <X> T_9_31.sp4_v_t_36


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_24_31

 (8 11)  (1260 507)  (1260 507)  routing T_24_31.sp4_v_b_4 <X> T_24_31.sp4_v_t_42
 (10 11)  (1262 507)  (1262 507)  routing T_24_31.sp4_v_b_4 <X> T_24_31.sp4_v_t_42


LogicTile_26_31

 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_31

 (10 7)  (1520 503)  (1520 503)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_41


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 482)  (6 482)  routing T_0_30.span4_horz_7 <X> T_0_30.span4_vert_t_13
 (12 2)  (5 482)  (5 482)  routing T_0_30.span4_horz_7 <X> T_0_30.span4_vert_t_13
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 488)  (11 488)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g1_1
 (4 10)  (13 490)  (13 490)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (4 11)  (13 491)  (13 491)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (6 11)  (11 491)  (11 491)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (31 2)  (103 482)  (103 482)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 482)  (104 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 482)  (106 482)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (41 2)  (113 482)  (113 482)  LC_1 Logic Functioning bit
 (43 2)  (115 482)  (115 482)  LC_1 Logic Functioning bit
 (26 3)  (98 483)  (98 483)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 483)  (99 483)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 483)  (101 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 483)  (103 483)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 483)  (112 483)  LC_1 Logic Functioning bit
 (42 3)  (114 483)  (114 483)  LC_1 Logic Functioning bit
 (47 3)  (119 483)  (119 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 5)  (94 485)  (94 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 6)  (94 486)  (94 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7


LogicTile_3_30

 (25 0)  (151 480)  (151 480)  routing T_3_30.sp4_v_b_2 <X> T_3_30.lc_trk_g0_2
 (22 1)  (148 481)  (148 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (149 481)  (149 481)  routing T_3_30.sp4_v_b_2 <X> T_3_30.lc_trk_g0_2
 (25 4)  (151 484)  (151 484)  routing T_3_30.sp4_v_b_2 <X> T_3_30.lc_trk_g1_2
 (28 4)  (154 484)  (154 484)  routing T_3_30.lc_trk_g2_1 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 484)  (160 484)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 484)  (163 484)  LC_2 Logic Functioning bit
 (39 4)  (165 484)  (165 484)  LC_2 Logic Functioning bit
 (22 5)  (148 485)  (148 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (149 485)  (149 485)  routing T_3_30.sp4_v_b_2 <X> T_3_30.lc_trk_g1_2
 (31 5)  (157 485)  (157 485)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 485)  (163 485)  LC_2 Logic Functioning bit
 (39 5)  (165 485)  (165 485)  LC_2 Logic Functioning bit
 (47 5)  (173 485)  (173 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 6)  (152 486)  (152 486)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (32 6)  (158 486)  (158 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (163 486)  (163 486)  LC_3 Logic Functioning bit
 (39 6)  (165 486)  (165 486)  LC_3 Logic Functioning bit
 (28 7)  (154 487)  (154 487)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 487)  (155 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 487)  (157 487)  routing T_3_30.lc_trk_g0_2 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 487)  (162 487)  LC_3 Logic Functioning bit
 (38 7)  (164 487)  (164 487)  LC_3 Logic Functioning bit
 (51 7)  (177 487)  (177 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (141 488)  (141 488)  routing T_3_30.sp4_h_r_33 <X> T_3_30.lc_trk_g2_1
 (16 8)  (142 488)  (142 488)  routing T_3_30.sp4_h_r_33 <X> T_3_30.lc_trk_g2_1
 (17 8)  (143 488)  (143 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 488)  (144 488)  routing T_3_30.sp4_h_r_33 <X> T_3_30.lc_trk_g2_1
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (144 491)  (144 491)  routing T_3_30.sp4_r_v_b_37 <X> T_3_30.lc_trk_g2_5


LogicTile_4_30

 (31 0)  (211 480)  (211 480)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 480)  (213 480)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (41 0)  (221 480)  (221 480)  LC_0 Logic Functioning bit
 (43 0)  (223 480)  (223 480)  LC_0 Logic Functioning bit
 (52 0)  (232 480)  (232 480)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (194 481)  (194 481)  routing T_4_30.sp4_r_v_b_35 <X> T_4_30.lc_trk_g0_0
 (17 1)  (197 481)  (197 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (220 481)  (220 481)  LC_0 Logic Functioning bit
 (42 1)  (222 481)  (222 481)  LC_0 Logic Functioning bit
 (8 10)  (188 490)  (188 490)  routing T_4_30.sp4_h_r_7 <X> T_4_30.sp4_h_l_42
 (17 10)  (197 490)  (197 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (198 491)  (198 491)  routing T_4_30.sp4_r_v_b_37 <X> T_4_30.lc_trk_g2_5


LogicTile_5_30

 (17 0)  (251 480)  (251 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 2)  (248 482)  (248 482)  routing T_5_30.sp4_v_b_4 <X> T_5_30.lc_trk_g0_4
 (31 2)  (265 482)  (265 482)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 482)  (266 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 482)  (267 482)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 482)  (268 482)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (41 2)  (275 482)  (275 482)  LC_1 Logic Functioning bit
 (43 2)  (277 482)  (277 482)  LC_1 Logic Functioning bit
 (46 2)  (280 482)  (280 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (16 3)  (250 483)  (250 483)  routing T_5_30.sp4_v_b_4 <X> T_5_30.lc_trk_g0_4
 (17 3)  (251 483)  (251 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (261 483)  (261 483)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 483)  (262 483)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 483)  (263 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (274 483)  (274 483)  LC_1 Logic Functioning bit
 (42 3)  (276 483)  (276 483)  LC_1 Logic Functioning bit
 (29 4)  (263 484)  (263 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 484)  (266 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 484)  (267 484)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 484)  (268 484)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 484)  (271 484)  LC_2 Logic Functioning bit
 (39 4)  (273 484)  (273 484)  LC_2 Logic Functioning bit
 (37 5)  (271 485)  (271 485)  LC_2 Logic Functioning bit
 (39 5)  (273 485)  (273 485)  LC_2 Logic Functioning bit
 (51 5)  (285 485)  (285 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (265 486)  (265 486)  routing T_5_30.lc_trk_g0_4 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 486)  (266 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 486)  (270 486)  LC_3 Logic Functioning bit
 (38 6)  (272 486)  (272 486)  LC_3 Logic Functioning bit
 (52 6)  (286 486)  (286 486)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (261 487)  (261 487)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 487)  (262 487)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 487)  (263 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (271 487)  (271 487)  LC_3 Logic Functioning bit
 (39 7)  (273 487)  (273 487)  LC_3 Logic Functioning bit
 (16 13)  (250 493)  (250 493)  routing T_5_30.sp12_v_b_8 <X> T_5_30.lc_trk_g3_0
 (17 13)  (251 493)  (251 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (17 14)  (251 494)  (251 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (4 15)  (238 495)  (238 495)  routing T_5_30.sp4_v_b_4 <X> T_5_30.sp4_h_l_44


LogicTile_6_30

 (17 4)  (305 484)  (305 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 6)  (316 486)  (316 486)  routing T_6_30.lc_trk_g2_0 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 486)  (322 486)  routing T_6_30.lc_trk_g1_1 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 486)  (324 486)  LC_3 Logic Functioning bit
 (38 6)  (326 486)  (326 486)  LC_3 Logic Functioning bit
 (51 6)  (339 486)  (339 486)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (324 487)  (324 487)  LC_3 Logic Functioning bit
 (38 7)  (326 487)  (326 487)  LC_3 Logic Functioning bit
 (15 8)  (303 488)  (303 488)  routing T_6_30.sp12_v_b_1 <X> T_6_30.lc_trk_g2_1
 (17 8)  (305 488)  (305 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (306 488)  (306 488)  routing T_6_30.sp12_v_b_1 <X> T_6_30.lc_trk_g2_1
 (31 8)  (319 488)  (319 488)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 488)  (321 488)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (41 8)  (329 488)  (329 488)  LC_4 Logic Functioning bit
 (43 8)  (331 488)  (331 488)  LC_4 Logic Functioning bit
 (47 8)  (335 488)  (335 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (305 489)  (305 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (306 489)  (306 489)  routing T_6_30.sp12_v_b_1 <X> T_6_30.lc_trk_g2_1
 (28 9)  (316 489)  (316 489)  routing T_6_30.lc_trk_g2_0 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 489)  (317 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (328 489)  (328 489)  LC_4 Logic Functioning bit
 (42 9)  (330 489)  (330 489)  LC_4 Logic Functioning bit
 (15 10)  (303 490)  (303 490)  routing T_6_30.sp12_v_t_2 <X> T_6_30.lc_trk_g2_5
 (17 10)  (305 490)  (305 490)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (306 490)  (306 490)  routing T_6_30.sp12_v_t_2 <X> T_6_30.lc_trk_g2_5
 (18 11)  (306 491)  (306 491)  routing T_6_30.sp12_v_t_2 <X> T_6_30.lc_trk_g2_5
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 492)  (321 492)  routing T_6_30.lc_trk_g2_1 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (41 12)  (329 492)  (329 492)  LC_6 Logic Functioning bit
 (43 12)  (331 492)  (331 492)  LC_6 Logic Functioning bit
 (28 13)  (316 493)  (316 493)  routing T_6_30.lc_trk_g2_0 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 493)  (317 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (40 13)  (328 493)  (328 493)  LC_6 Logic Functioning bit
 (42 13)  (330 493)  (330 493)  LC_6 Logic Functioning bit
 (46 13)  (334 493)  (334 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_8_30

 (19 15)  (415 495)  (415 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_30

 (8 3)  (446 483)  (446 483)  routing T_9_30.sp4_h_l_36 <X> T_9_30.sp4_v_t_36


LogicTile_11_30

 (11 10)  (557 490)  (557 490)  routing T_11_30.sp4_h_l_38 <X> T_11_30.sp4_v_t_45


LogicTile_4_29

 (4 2)  (184 466)  (184 466)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_37
 (6 2)  (186 466)  (186 466)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_37


LogicTile_5_29

 (6 2)  (240 466)  (240 466)  routing T_5_29.sp4_v_b_9 <X> T_5_29.sp4_v_t_37
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 466)  (267 466)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 466)  (268 466)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 466)  (270 466)  LC_1 Logic Functioning bit
 (38 2)  (272 466)  (272 466)  LC_1 Logic Functioning bit
 (47 2)  (281 466)  (281 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (239 467)  (239 467)  routing T_5_29.sp4_v_b_9 <X> T_5_29.sp4_v_t_37
 (27 3)  (261 467)  (261 467)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 467)  (265 467)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (271 467)  (271 467)  LC_1 Logic Functioning bit
 (39 3)  (273 467)  (273 467)  LC_1 Logic Functioning bit
 (14 4)  (248 468)  (248 468)  routing T_5_29.sp4_v_b_0 <X> T_5_29.lc_trk_g1_0
 (16 5)  (250 469)  (250 469)  routing T_5_29.sp4_v_b_0 <X> T_5_29.lc_trk_g1_0
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 10)  (261 474)  (261 474)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 474)  (262 474)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 474)  (265 474)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 474)  (267 474)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 474)  (270 474)  LC_5 Logic Functioning bit
 (38 10)  (272 474)  (272 474)  LC_5 Logic Functioning bit
 (47 10)  (281 474)  (281 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (256 475)  (256 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (264 475)  (264 475)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 475)  (265 475)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 475)  (270 475)  LC_5 Logic Functioning bit
 (38 11)  (272 475)  (272 475)  LC_5 Logic Functioning bit
 (3 12)  (237 476)  (237 476)  routing T_5_29.sp12_v_t_22 <X> T_5_29.sp12_h_r_1
 (22 12)  (256 476)  (256 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (257 476)  (257 476)  routing T_5_29.sp12_v_b_11 <X> T_5_29.lc_trk_g3_3


LogicTile_6_29

 (22 1)  (310 465)  (310 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 465)  (311 465)  routing T_6_29.sp4_v_b_18 <X> T_6_29.lc_trk_g0_2
 (24 1)  (312 465)  (312 465)  routing T_6_29.sp4_v_b_18 <X> T_6_29.lc_trk_g0_2
 (27 2)  (315 466)  (315 466)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 466)  (316 466)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 466)  (318 466)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 466)  (324 466)  LC_1 Logic Functioning bit
 (38 2)  (326 466)  (326 466)  LC_1 Logic Functioning bit
 (47 2)  (335 466)  (335 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (319 467)  (319 467)  routing T_6_29.lc_trk_g0_2 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 467)  (324 467)  LC_1 Logic Functioning bit
 (38 3)  (326 467)  (326 467)  LC_1 Logic Functioning bit
 (3 12)  (291 476)  (291 476)  routing T_6_29.sp12_v_b_1 <X> T_6_29.sp12_h_r_1
 (26 12)  (314 476)  (314 476)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 476)  (319 476)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 476)  (320 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 476)  (321 476)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 476)  (322 476)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (41 12)  (329 476)  (329 476)  LC_6 Logic Functioning bit
 (43 12)  (331 476)  (331 476)  LC_6 Logic Functioning bit
 (51 12)  (339 476)  (339 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (291 477)  (291 477)  routing T_6_29.sp12_v_b_1 <X> T_6_29.sp12_h_r_1
 (27 13)  (315 477)  (315 477)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 477)  (316 477)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 477)  (317 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (40 13)  (328 477)  (328 477)  LC_6 Logic Functioning bit
 (42 13)  (330 477)  (330 477)  LC_6 Logic Functioning bit
 (14 14)  (302 478)  (302 478)  routing T_6_29.sp12_v_t_3 <X> T_6_29.lc_trk_g3_4
 (17 14)  (305 478)  (305 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (302 479)  (302 479)  routing T_6_29.sp12_v_t_3 <X> T_6_29.lc_trk_g3_4
 (15 15)  (303 479)  (303 479)  routing T_6_29.sp12_v_t_3 <X> T_6_29.lc_trk_g3_4
 (17 15)  (305 479)  (305 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_12_29

 (3 13)  (603 477)  (603 477)  routing T_12_29.sp12_h_l_22 <X> T_12_29.sp12_h_r_1


LogicTile_13_29

 (2 10)  (656 474)  (656 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (3 13)  (657 477)  (657 477)  routing T_13_29.sp12_h_l_22 <X> T_13_29.sp12_h_r_1


LogicTile_16_29

 (10 3)  (826 467)  (826 467)  routing T_16_29.sp4_h_l_45 <X> T_16_29.sp4_v_t_36


LogicTile_17_29

 (1 3)  (875 467)  (875 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 13)  (877 477)  (877 477)  routing T_17_29.sp12_h_l_22 <X> T_17_29.sp12_h_r_1


LogicTile_18_29

 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_h_l_22 <X> T_18_29.sp12_h_r_1


LogicTile_20_29

 (6 14)  (1042 478)  (1042 478)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_v_t_44


LogicTile_22_29

 (2 10)  (1146 474)  (1146 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_29

 (1 3)  (1199 467)  (1199 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_25_29

 (10 3)  (1316 467)  (1316 467)  routing T_25_29.sp4_h_l_45 <X> T_25_29.sp4_v_t_36


LogicTile_26_29

 (6 14)  (1354 478)  (1354 478)  routing T_26_29.sp4_h_l_41 <X> T_26_29.sp4_v_t_44


LogicTile_28_29

 (2 14)  (1458 478)  (1458 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_29

 (8 15)  (1626 479)  (1626 479)  routing T_31_29.sp4_h_l_47 <X> T_31_29.sp4_v_t_47


LogicTile_5_28

 (14 4)  (248 452)  (248 452)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g1_0
 (22 4)  (256 452)  (256 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 452)  (268 452)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 452)  (271 452)  LC_2 Logic Functioning bit
 (39 4)  (273 452)  (273 452)  LC_2 Logic Functioning bit
 (14 5)  (248 453)  (248 453)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g1_0
 (16 5)  (250 453)  (250 453)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g1_0
 (17 5)  (251 453)  (251 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (260 453)  (260 453)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 453)  (261 453)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 453)  (270 453)  LC_2 Logic Functioning bit
 (38 5)  (272 453)  (272 453)  LC_2 Logic Functioning bit
 (51 5)  (285 453)  (285 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 14)  (245 462)  (245 462)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_v_t_46
 (12 15)  (246 463)  (246 463)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_v_t_46


LogicTile_6_28

 (26 2)  (314 450)  (314 450)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 450)  (321 450)  routing T_6_28.lc_trk_g2_0 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (38 2)  (326 450)  (326 450)  LC_1 Logic Functioning bit
 (51 2)  (339 450)  (339 450)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (9 3)  (297 451)  (297 451)  routing T_6_28.sp4_v_b_5 <X> T_6_28.sp4_v_t_36
 (10 3)  (298 451)  (298 451)  routing T_6_28.sp4_v_b_5 <X> T_6_28.sp4_v_t_36
 (28 3)  (316 451)  (316 451)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (39 3)  (327 451)  (327 451)  LC_1 Logic Functioning bit
 (14 9)  (302 457)  (302 457)  routing T_6_28.sp4_r_v_b_32 <X> T_6_28.lc_trk_g2_0
 (17 9)  (305 457)  (305 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (16 10)  (304 458)  (304 458)  routing T_6_28.sp4_v_t_16 <X> T_6_28.lc_trk_g2_5
 (17 10)  (305 458)  (305 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (306 458)  (306 458)  routing T_6_28.sp4_v_t_16 <X> T_6_28.lc_trk_g2_5


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (6 3)  (11 435)  (11 435)  routing T_0_27.span12_horz_10 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 436)  (9 436)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (8 5)  (9 437)  (9 437)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (26 6)  (98 438)  (98 438)  routing T_2_27.lc_trk_g2_7 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (31 6)  (103 438)  (103 438)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 438)  (104 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 438)  (105 438)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (41 6)  (113 438)  (113 438)  LC_3 Logic Functioning bit
 (43 6)  (115 438)  (115 438)  LC_3 Logic Functioning bit
 (47 6)  (119 438)  (119 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (98 439)  (98 439)  routing T_2_27.lc_trk_g2_7 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 439)  (100 439)  routing T_2_27.lc_trk_g2_7 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 439)  (101 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (40 7)  (112 439)  (112 439)  LC_3 Logic Functioning bit
 (42 7)  (114 439)  (114 439)  LC_3 Logic Functioning bit
 (22 10)  (94 442)  (94 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (86 443)  (86 443)  routing T_2_27.sp4_r_v_b_36 <X> T_2_27.lc_trk_g2_4
 (17 11)  (89 443)  (89 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (93 443)  (93 443)  routing T_2_27.sp4_r_v_b_39 <X> T_2_27.lc_trk_g2_7


LogicTile_3_27

 (14 0)  (140 432)  (140 432)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g0_0
 (21 0)  (147 432)  (147 432)  routing T_3_27.bnr_op_3 <X> T_3_27.lc_trk_g0_3
 (22 0)  (148 432)  (148 432)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (151 432)  (151 432)  routing T_3_27.bnr_op_2 <X> T_3_27.lc_trk_g0_2
 (31 0)  (157 432)  (157 432)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 432)  (160 432)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (37 0)  (163 432)  (163 432)  LC_0 Logic Functioning bit
 (38 0)  (164 432)  (164 432)  LC_0 Logic Functioning bit
 (39 0)  (165 432)  (165 432)  LC_0 Logic Functioning bit
 (41 0)  (167 432)  (167 432)  LC_0 Logic Functioning bit
 (43 0)  (169 432)  (169 432)  LC_0 Logic Functioning bit
 (17 1)  (143 433)  (143 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (147 433)  (147 433)  routing T_3_27.bnr_op_3 <X> T_3_27.lc_trk_g0_3
 (22 1)  (148 433)  (148 433)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (151 433)  (151 433)  routing T_3_27.bnr_op_2 <X> T_3_27.lc_trk_g0_2
 (26 1)  (152 433)  (152 433)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 433)  (153 433)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 433)  (157 433)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 433)  (162 433)  LC_0 Logic Functioning bit
 (37 1)  (163 433)  (163 433)  LC_0 Logic Functioning bit
 (38 1)  (164 433)  (164 433)  LC_0 Logic Functioning bit
 (39 1)  (165 433)  (165 433)  LC_0 Logic Functioning bit
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (42 1)  (168 433)  (168 433)  LC_0 Logic Functioning bit
 (14 2)  (140 434)  (140 434)  routing T_3_27.bnr_op_4 <X> T_3_27.lc_trk_g0_4
 (31 2)  (157 434)  (157 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 434)  (159 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 434)  (160 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 434)  (163 434)  LC_1 Logic Functioning bit
 (39 2)  (165 434)  (165 434)  LC_1 Logic Functioning bit
 (47 2)  (173 434)  (173 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (140 435)  (140 435)  routing T_3_27.bnr_op_4 <X> T_3_27.lc_trk_g0_4
 (17 3)  (143 435)  (143 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (153 435)  (153 435)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 435)  (157 435)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 435)  (162 435)  LC_1 Logic Functioning bit
 (38 3)  (164 435)  (164 435)  LC_1 Logic Functioning bit
 (14 4)  (140 436)  (140 436)  routing T_3_27.bnr_op_0 <X> T_3_27.lc_trk_g1_0
 (17 4)  (143 436)  (143 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (144 436)  (144 436)  routing T_3_27.bnr_op_1 <X> T_3_27.lc_trk_g1_1
 (21 4)  (147 436)  (147 436)  routing T_3_27.sp4_h_r_11 <X> T_3_27.lc_trk_g1_3
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 436)  (149 436)  routing T_3_27.sp4_h_r_11 <X> T_3_27.lc_trk_g1_3
 (24 4)  (150 436)  (150 436)  routing T_3_27.sp4_h_r_11 <X> T_3_27.lc_trk_g1_3
 (14 5)  (140 437)  (140 437)  routing T_3_27.bnr_op_0 <X> T_3_27.lc_trk_g1_0
 (17 5)  (143 437)  (143 437)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (144 437)  (144 437)  routing T_3_27.bnr_op_1 <X> T_3_27.lc_trk_g1_1
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 438)  (144 438)  routing T_3_27.bnr_op_5 <X> T_3_27.lc_trk_g1_5
 (21 6)  (147 438)  (147 438)  routing T_3_27.bnr_op_7 <X> T_3_27.lc_trk_g1_7
 (22 6)  (148 438)  (148 438)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (151 438)  (151 438)  routing T_3_27.bnr_op_6 <X> T_3_27.lc_trk_g1_6
 (18 7)  (144 439)  (144 439)  routing T_3_27.bnr_op_5 <X> T_3_27.lc_trk_g1_5
 (21 7)  (147 439)  (147 439)  routing T_3_27.bnr_op_7 <X> T_3_27.lc_trk_g1_7
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (151 439)  (151 439)  routing T_3_27.bnr_op_6 <X> T_3_27.lc_trk_g1_6
 (15 8)  (141 440)  (141 440)  routing T_3_27.rgt_op_1 <X> T_3_27.lc_trk_g2_1
 (17 8)  (143 440)  (143 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (144 440)  (144 440)  routing T_3_27.rgt_op_1 <X> T_3_27.lc_trk_g2_1
 (26 8)  (152 440)  (152 440)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 440)  (154 440)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 440)  (159 440)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 440)  (160 440)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 440)  (161 440)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.input_2_4
 (36 8)  (162 440)  (162 440)  LC_4 Logic Functioning bit
 (37 8)  (163 440)  (163 440)  LC_4 Logic Functioning bit
 (38 8)  (164 440)  (164 440)  LC_4 Logic Functioning bit
 (39 8)  (165 440)  (165 440)  LC_4 Logic Functioning bit
 (41 8)  (167 440)  (167 440)  LC_4 Logic Functioning bit
 (42 8)  (168 440)  (168 440)  LC_4 Logic Functioning bit
 (43 8)  (169 440)  (169 440)  LC_4 Logic Functioning bit
 (27 9)  (153 441)  (153 441)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 441)  (155 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 441)  (158 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (160 441)  (160 441)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.input_2_4
 (35 9)  (161 441)  (161 441)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.input_2_4
 (36 9)  (162 441)  (162 441)  LC_4 Logic Functioning bit
 (37 9)  (163 441)  (163 441)  LC_4 Logic Functioning bit
 (38 9)  (164 441)  (164 441)  LC_4 Logic Functioning bit
 (39 9)  (165 441)  (165 441)  LC_4 Logic Functioning bit
 (40 9)  (166 441)  (166 441)  LC_4 Logic Functioning bit
 (41 9)  (167 441)  (167 441)  LC_4 Logic Functioning bit
 (42 9)  (168 441)  (168 441)  LC_4 Logic Functioning bit
 (43 9)  (169 441)  (169 441)  LC_4 Logic Functioning bit
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 442)  (160 442)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (37 10)  (163 442)  (163 442)  LC_5 Logic Functioning bit
 (38 10)  (164 442)  (164 442)  LC_5 Logic Functioning bit
 (39 10)  (165 442)  (165 442)  LC_5 Logic Functioning bit
 (41 10)  (167 442)  (167 442)  LC_5 Logic Functioning bit
 (43 10)  (169 442)  (169 442)  LC_5 Logic Functioning bit
 (27 11)  (153 443)  (153 443)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 443)  (162 443)  LC_5 Logic Functioning bit
 (37 11)  (163 443)  (163 443)  LC_5 Logic Functioning bit
 (38 11)  (164 443)  (164 443)  LC_5 Logic Functioning bit
 (39 11)  (165 443)  (165 443)  LC_5 Logic Functioning bit
 (40 11)  (166 443)  (166 443)  LC_5 Logic Functioning bit
 (42 11)  (168 443)  (168 443)  LC_5 Logic Functioning bit
 (14 12)  (140 444)  (140 444)  routing T_3_27.rgt_op_0 <X> T_3_27.lc_trk_g3_0
 (25 12)  (151 444)  (151 444)  routing T_3_27.rgt_op_2 <X> T_3_27.lc_trk_g3_2
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 444)  (159 444)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 444)  (160 444)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (42 12)  (168 444)  (168 444)  LC_6 Logic Functioning bit
 (50 12)  (176 444)  (176 444)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (141 445)  (141 445)  routing T_3_27.rgt_op_0 <X> T_3_27.lc_trk_g3_0
 (17 13)  (143 445)  (143 445)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (148 445)  (148 445)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (150 445)  (150 445)  routing T_3_27.rgt_op_2 <X> T_3_27.lc_trk_g3_2
 (26 13)  (152 445)  (152 445)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 445)  (156 445)  routing T_3_27.lc_trk_g0_3 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 445)  (157 445)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (14 14)  (140 446)  (140 446)  routing T_3_27.wire_logic_cluster/lc_4/out <X> T_3_27.lc_trk_g3_4
 (21 14)  (147 446)  (147 446)  routing T_3_27.sp4_v_t_26 <X> T_3_27.lc_trk_g3_7
 (22 14)  (148 446)  (148 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 446)  (149 446)  routing T_3_27.sp4_v_t_26 <X> T_3_27.lc_trk_g3_7
 (26 14)  (152 446)  (152 446)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 446)  (157 446)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (42 14)  (168 446)  (168 446)  LC_7 Logic Functioning bit
 (50 14)  (176 446)  (176 446)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (178 446)  (178 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (143 447)  (143 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (147 447)  (147 447)  routing T_3_27.sp4_v_t_26 <X> T_3_27.lc_trk_g3_7
 (27 15)  (153 447)  (153 447)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 447)  (154 447)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_4_27

 (27 0)  (207 432)  (207 432)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 432)  (208 432)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (39 0)  (219 432)  (219 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (42 0)  (222 432)  (222 432)  LC_0 Logic Functioning bit
 (44 0)  (224 432)  (224 432)  LC_0 Logic Functioning bit
 (45 0)  (225 432)  (225 432)  LC_0 Logic Functioning bit
 (36 1)  (216 433)  (216 433)  LC_0 Logic Functioning bit
 (39 1)  (219 433)  (219 433)  LC_0 Logic Functioning bit
 (41 1)  (221 433)  (221 433)  LC_0 Logic Functioning bit
 (42 1)  (222 433)  (222 433)  LC_0 Logic Functioning bit
 (49 1)  (229 433)  (229 433)  Carry_In_Mux bit 

 (0 2)  (180 434)  (180 434)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (182 434)  (182 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 434)  (208 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (39 2)  (219 434)  (219 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (42 2)  (222 434)  (222 434)  LC_1 Logic Functioning bit
 (44 2)  (224 434)  (224 434)  LC_1 Logic Functioning bit
 (45 2)  (225 434)  (225 434)  LC_1 Logic Functioning bit
 (2 3)  (182 435)  (182 435)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (36 3)  (216 435)  (216 435)  LC_1 Logic Functioning bit
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (41 3)  (221 435)  (221 435)  LC_1 Logic Functioning bit
 (42 3)  (222 435)  (222 435)  LC_1 Logic Functioning bit
 (1 4)  (181 436)  (181 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (201 436)  (201 436)  routing T_4_27.bnr_op_3 <X> T_4_27.lc_trk_g1_3
 (22 4)  (202 436)  (202 436)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (205 436)  (205 436)  routing T_4_27.wire_logic_cluster/lc_2/out <X> T_4_27.lc_trk_g1_2
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (39 4)  (219 436)  (219 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (42 4)  (222 436)  (222 436)  LC_2 Logic Functioning bit
 (44 4)  (224 436)  (224 436)  LC_2 Logic Functioning bit
 (45 4)  (225 436)  (225 436)  LC_2 Logic Functioning bit
 (0 5)  (180 437)  (180 437)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (1 5)  (181 437)  (181 437)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (21 5)  (201 437)  (201 437)  routing T_4_27.bnr_op_3 <X> T_4_27.lc_trk_g1_3
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 437)  (210 437)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 437)  (216 437)  LC_2 Logic Functioning bit
 (39 5)  (219 437)  (219 437)  LC_2 Logic Functioning bit
 (41 5)  (221 437)  (221 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (15 6)  (195 438)  (195 438)  routing T_4_27.sp12_h_r_5 <X> T_4_27.lc_trk_g1_5
 (17 6)  (197 438)  (197 438)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (198 438)  (198 438)  routing T_4_27.sp12_h_r_5 <X> T_4_27.lc_trk_g1_5
 (27 6)  (207 438)  (207 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 438)  (208 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (39 6)  (219 438)  (219 438)  LC_3 Logic Functioning bit
 (41 6)  (221 438)  (221 438)  LC_3 Logic Functioning bit
 (42 6)  (222 438)  (222 438)  LC_3 Logic Functioning bit
 (45 6)  (225 438)  (225 438)  LC_3 Logic Functioning bit
 (46 6)  (226 438)  (226 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (198 439)  (198 439)  routing T_4_27.sp12_h_r_5 <X> T_4_27.lc_trk_g1_5
 (30 7)  (210 439)  (210 439)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 439)  (216 439)  LC_3 Logic Functioning bit
 (39 7)  (219 439)  (219 439)  LC_3 Logic Functioning bit
 (41 7)  (221 439)  (221 439)  LC_3 Logic Functioning bit
 (42 7)  (222 439)  (222 439)  LC_3 Logic Functioning bit
 (16 9)  (196 441)  (196 441)  routing T_4_27.sp12_v_b_8 <X> T_4_27.lc_trk_g2_0
 (17 9)  (197 441)  (197 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 12)  (194 444)  (194 444)  routing T_4_27.wire_logic_cluster/lc_0/out <X> T_4_27.lc_trk_g3_0
 (17 12)  (197 444)  (197 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 444)  (198 444)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g3_1
 (21 12)  (201 444)  (201 444)  routing T_4_27.wire_logic_cluster/lc_3/out <X> T_4_27.lc_trk_g3_3
 (22 12)  (202 444)  (202 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (197 445)  (197 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (181 446)  (181 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (180 447)  (180 447)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 447)  (181 447)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_7/s_r


LogicTile_5_27

 (22 0)  (256 432)  (256 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (258 432)  (258 432)  routing T_5_27.bot_op_3 <X> T_5_27.lc_trk_g0_3
 (25 0)  (259 432)  (259 432)  routing T_5_27.lft_op_2 <X> T_5_27.lc_trk_g0_2
 (15 1)  (249 433)  (249 433)  routing T_5_27.bot_op_0 <X> T_5_27.lc_trk_g0_0
 (17 1)  (251 433)  (251 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 433)  (258 433)  routing T_5_27.lft_op_2 <X> T_5_27.lc_trk_g0_2
 (14 4)  (248 436)  (248 436)  routing T_5_27.lft_op_0 <X> T_5_27.lc_trk_g1_0
 (15 4)  (249 436)  (249 436)  routing T_5_27.lft_op_1 <X> T_5_27.lc_trk_g1_1
 (17 4)  (251 436)  (251 436)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 436)  (252 436)  routing T_5_27.lft_op_1 <X> T_5_27.lc_trk_g1_1
 (21 4)  (255 436)  (255 436)  routing T_5_27.wire_logic_cluster/lc_3/out <X> T_5_27.lc_trk_g1_3
 (22 4)  (256 436)  (256 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (43 4)  (277 436)  (277 436)  LC_2 Logic Functioning bit
 (47 4)  (281 436)  (281 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (249 437)  (249 437)  routing T_5_27.lft_op_0 <X> T_5_27.lc_trk_g1_0
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (263 437)  (263 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 437)  (266 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 437)  (267 437)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.input_2_2
 (34 5)  (268 437)  (268 437)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.input_2_2
 (35 5)  (269 437)  (269 437)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.input_2_2
 (37 5)  (271 437)  (271 437)  LC_2 Logic Functioning bit
 (42 5)  (276 437)  (276 437)  LC_2 Logic Functioning bit
 (27 6)  (261 438)  (261 438)  routing T_5_27.lc_trk_g1_1 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 438)  (267 438)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 438)  (268 438)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 438)  (269 438)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (36 6)  (270 438)  (270 438)  LC_3 Logic Functioning bit
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 439)  (265 439)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (267 439)  (267 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (35 7)  (269 439)  (269 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (21 8)  (255 440)  (255 440)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g2_3
 (22 8)  (256 440)  (256 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 440)  (257 440)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g2_3
 (24 8)  (258 440)  (258 440)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g2_3
 (25 8)  (259 440)  (259 440)  routing T_5_27.bnl_op_2 <X> T_5_27.lc_trk_g2_2
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 440)  (267 440)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (259 441)  (259 441)  routing T_5_27.bnl_op_2 <X> T_5_27.lc_trk_g2_2
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (46 9)  (280 441)  (280 441)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (252 442)  (252 442)  routing T_5_27.bnl_op_5 <X> T_5_27.lc_trk_g2_5
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 442)  (267 442)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 442)  (268 442)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 442)  (270 442)  LC_5 Logic Functioning bit
 (37 10)  (271 442)  (271 442)  LC_5 Logic Functioning bit
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (41 10)  (275 442)  (275 442)  LC_5 Logic Functioning bit
 (42 10)  (276 442)  (276 442)  LC_5 Logic Functioning bit
 (43 10)  (277 442)  (277 442)  LC_5 Logic Functioning bit
 (18 11)  (252 443)  (252 443)  routing T_5_27.bnl_op_5 <X> T_5_27.lc_trk_g2_5
 (26 11)  (260 443)  (260 443)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 443)  (262 443)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 443)  (264 443)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 443)  (265 443)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 443)  (266 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (268 443)  (268 443)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.input_2_5
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (37 11)  (271 443)  (271 443)  LC_5 Logic Functioning bit
 (38 11)  (272 443)  (272 443)  LC_5 Logic Functioning bit
 (39 11)  (273 443)  (273 443)  LC_5 Logic Functioning bit
 (40 11)  (274 443)  (274 443)  LC_5 Logic Functioning bit
 (41 11)  (275 443)  (275 443)  LC_5 Logic Functioning bit
 (42 11)  (276 443)  (276 443)  LC_5 Logic Functioning bit
 (43 11)  (277 443)  (277 443)  LC_5 Logic Functioning bit
 (14 12)  (248 444)  (248 444)  routing T_5_27.bnl_op_0 <X> T_5_27.lc_trk_g3_0
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.bnl_op_1 <X> T_5_27.lc_trk_g3_1
 (21 12)  (255 444)  (255 444)  routing T_5_27.bnl_op_3 <X> T_5_27.lc_trk_g3_3
 (22 12)  (256 444)  (256 444)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 444)  (262 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 444)  (264 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (40 12)  (274 444)  (274 444)  LC_6 Logic Functioning bit
 (41 12)  (275 444)  (275 444)  LC_6 Logic Functioning bit
 (42 12)  (276 444)  (276 444)  LC_6 Logic Functioning bit
 (43 12)  (277 444)  (277 444)  LC_6 Logic Functioning bit
 (50 12)  (284 444)  (284 444)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (248 445)  (248 445)  routing T_5_27.bnl_op_0 <X> T_5_27.lc_trk_g3_0
 (17 13)  (251 445)  (251 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (252 445)  (252 445)  routing T_5_27.bnl_op_1 <X> T_5_27.lc_trk_g3_1
 (21 13)  (255 445)  (255 445)  routing T_5_27.bnl_op_3 <X> T_5_27.lc_trk_g3_3
 (27 13)  (261 445)  (261 445)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 445)  (265 445)  routing T_5_27.lc_trk_g0_3 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 445)  (270 445)  LC_6 Logic Functioning bit
 (37 13)  (271 445)  (271 445)  LC_6 Logic Functioning bit
 (38 13)  (272 445)  (272 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (40 13)  (274 445)  (274 445)  LC_6 Logic Functioning bit
 (41 13)  (275 445)  (275 445)  LC_6 Logic Functioning bit
 (42 13)  (276 445)  (276 445)  LC_6 Logic Functioning bit
 (43 13)  (277 445)  (277 445)  LC_6 Logic Functioning bit
 (14 14)  (248 446)  (248 446)  routing T_5_27.bnl_op_4 <X> T_5_27.lc_trk_g3_4
 (21 14)  (255 446)  (255 446)  routing T_5_27.bnl_op_7 <X> T_5_27.lc_trk_g3_7
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (259 446)  (259 446)  routing T_5_27.bnl_op_6 <X> T_5_27.lc_trk_g3_6
 (26 14)  (260 446)  (260 446)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 446)  (262 446)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 446)  (263 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 446)  (268 446)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (272 446)  (272 446)  LC_7 Logic Functioning bit
 (47 14)  (281 446)  (281 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (284 446)  (284 446)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (248 447)  (248 447)  routing T_5_27.bnl_op_4 <X> T_5_27.lc_trk_g3_4
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (255 447)  (255 447)  routing T_5_27.bnl_op_7 <X> T_5_27.lc_trk_g3_7
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (259 447)  (259 447)  routing T_5_27.bnl_op_6 <X> T_5_27.lc_trk_g3_6
 (28 15)  (262 447)  (262 447)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 447)  (263 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 447)  (264 447)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 447)  (265 447)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (53 15)  (287 447)  (287 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_27

 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 433)  (311 433)  routing T_6_27.sp4_v_b_18 <X> T_6_27.lc_trk_g0_2
 (24 1)  (312 433)  (312 433)  routing T_6_27.sp4_v_b_18 <X> T_6_27.lc_trk_g0_2
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 435)  (311 435)  routing T_6_27.sp4_v_b_22 <X> T_6_27.lc_trk_g0_6
 (24 3)  (312 435)  (312 435)  routing T_6_27.sp4_v_b_22 <X> T_6_27.lc_trk_g0_6
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_0 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (41 4)  (329 436)  (329 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (15 5)  (303 437)  (303 437)  routing T_6_27.sp4_v_t_5 <X> T_6_27.lc_trk_g1_0
 (16 5)  (304 437)  (304 437)  routing T_6_27.sp4_v_t_5 <X> T_6_27.lc_trk_g1_0
 (17 5)  (305 437)  (305 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (314 437)  (314 437)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (39 5)  (327 437)  (327 437)  LC_2 Logic Functioning bit
 (15 7)  (303 439)  (303 439)  routing T_6_27.sp4_v_t_9 <X> T_6_27.lc_trk_g1_4
 (16 7)  (304 439)  (304 439)  routing T_6_27.sp4_v_t_9 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (313 440)  (313 440)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g2_2
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (13 10)  (301 442)  (301 442)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_v_t_45
 (27 12)  (315 444)  (315 444)  routing T_6_27.lc_trk_g1_0 <X> T_6_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 444)  (317 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 444)  (319 444)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 444)  (320 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 444)  (322 444)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 444)  (324 444)  LC_6 Logic Functioning bit
 (37 12)  (325 444)  (325 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (39 12)  (327 444)  (327 444)  LC_6 Logic Functioning bit
 (41 12)  (329 444)  (329 444)  LC_6 Logic Functioning bit
 (43 12)  (331 444)  (331 444)  LC_6 Logic Functioning bit
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (311 445)  (311 445)  routing T_6_27.sp12_v_b_18 <X> T_6_27.lc_trk_g3_2
 (25 13)  (313 445)  (313 445)  routing T_6_27.sp12_v_b_18 <X> T_6_27.lc_trk_g3_2
 (26 13)  (314 445)  (314 445)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 445)  (317 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 445)  (324 445)  LC_6 Logic Functioning bit
 (37 13)  (325 445)  (325 445)  LC_6 Logic Functioning bit
 (38 13)  (326 445)  (326 445)  LC_6 Logic Functioning bit
 (39 13)  (327 445)  (327 445)  LC_6 Logic Functioning bit
 (40 13)  (328 445)  (328 445)  LC_6 Logic Functioning bit
 (41 13)  (329 445)  (329 445)  LC_6 Logic Functioning bit
 (42 13)  (330 445)  (330 445)  LC_6 Logic Functioning bit
 (43 13)  (331 445)  (331 445)  LC_6 Logic Functioning bit
 (26 14)  (314 446)  (314 446)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 446)  (316 446)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 446)  (319 446)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (326 446)  (326 446)  LC_7 Logic Functioning bit
 (39 14)  (327 446)  (327 446)  LC_7 Logic Functioning bit
 (41 14)  (329 446)  (329 446)  LC_7 Logic Functioning bit
 (43 14)  (331 446)  (331 446)  LC_7 Logic Functioning bit
 (50 14)  (338 446)  (338 446)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (315 447)  (315 447)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 447)  (318 447)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 447)  (319 447)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (38 15)  (326 447)  (326 447)  LC_7 Logic Functioning bit
 (39 15)  (327 447)  (327 447)  LC_7 Logic Functioning bit
 (40 15)  (328 447)  (328 447)  LC_7 Logic Functioning bit
 (41 15)  (329 447)  (329 447)  LC_7 Logic Functioning bit
 (42 15)  (330 447)  (330 447)  LC_7 Logic Functioning bit
 (43 15)  (331 447)  (331 447)  LC_7 Logic Functioning bit


LogicTile_9_27

 (10 3)  (448 435)  (448 435)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_t_36


LogicTile_11_27

 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_h_l_23 <X> T_11_27.sp12_h_r_0


LogicTile_21_27

 (2 12)  (1092 444)  (1092 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_27

 (10 7)  (1262 439)  (1262 439)  routing T_24_27.sp4_h_l_46 <X> T_24_27.sp4_v_t_41


IO_Tile_0_26

 (13 7)  (4 423)  (4 423)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_b_2
 (14 7)  (3 423)  (3 423)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_b_2


LogicTile_2_26

 (21 0)  (93 416)  (93 416)  routing T_2_26.sp12_h_r_3 <X> T_2_26.lc_trk_g0_3
 (22 0)  (94 416)  (94 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (96 416)  (96 416)  routing T_2_26.sp12_h_r_3 <X> T_2_26.lc_trk_g0_3
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 416)  (103 416)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 416)  (106 416)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 416)  (113 416)  LC_0 Logic Functioning bit
 (43 0)  (115 416)  (115 416)  LC_0 Logic Functioning bit
 (52 0)  (124 416)  (124 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (93 417)  (93 417)  routing T_2_26.sp12_h_r_3 <X> T_2_26.lc_trk_g0_3
 (22 1)  (94 417)  (94 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 417)  (95 417)  routing T_2_26.sp4_h_r_2 <X> T_2_26.lc_trk_g0_2
 (24 1)  (96 417)  (96 417)  routing T_2_26.sp4_h_r_2 <X> T_2_26.lc_trk_g0_2
 (25 1)  (97 417)  (97 417)  routing T_2_26.sp4_h_r_2 <X> T_2_26.lc_trk_g0_2
 (30 1)  (102 417)  (102 417)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (41 1)  (113 417)  (113 417)  LC_0 Logic Functioning bit
 (43 1)  (115 417)  (115 417)  LC_0 Logic Functioning bit
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (109 420)  (109 420)  LC_2 Logic Functioning bit
 (39 4)  (111 420)  (111 420)  LC_2 Logic Functioning bit
 (14 5)  (86 421)  (86 421)  routing T_2_26.sp4_h_r_0 <X> T_2_26.lc_trk_g1_0
 (15 5)  (87 421)  (87 421)  routing T_2_26.sp4_h_r_0 <X> T_2_26.lc_trk_g1_0
 (16 5)  (88 421)  (88 421)  routing T_2_26.sp4_h_r_0 <X> T_2_26.lc_trk_g1_0
 (17 5)  (89 421)  (89 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (98 421)  (98 421)  routing T_2_26.lc_trk_g0_2 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 421)  (103 421)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 421)  (108 421)  LC_2 Logic Functioning bit
 (38 5)  (110 421)  (110 421)  LC_2 Logic Functioning bit
 (51 5)  (123 421)  (123 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 422)  (86 422)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g1_4
 (15 7)  (87 423)  (87 423)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g1_4
 (16 7)  (88 423)  (88 423)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g1_4
 (17 7)  (89 423)  (89 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 428)  (104 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 428)  (106 428)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (43 12)  (115 428)  (115 428)  LC_6 Logic Functioning bit
 (51 12)  (123 428)  (123 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (102 429)  (102 429)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (41 13)  (113 429)  (113 429)  LC_6 Logic Functioning bit
 (43 13)  (115 429)  (115 429)  LC_6 Logic Functioning bit


LogicTile_3_26

 (11 2)  (137 418)  (137 418)  routing T_3_26.sp4_h_r_8 <X> T_3_26.sp4_v_t_39
 (13 2)  (139 418)  (139 418)  routing T_3_26.sp4_h_r_8 <X> T_3_26.sp4_v_t_39
 (6 3)  (132 419)  (132 419)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_h_l_37
 (8 3)  (134 419)  (134 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (9 3)  (135 419)  (135 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (10 3)  (136 419)  (136 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (12 3)  (138 419)  (138 419)  routing T_3_26.sp4_h_r_8 <X> T_3_26.sp4_v_t_39
 (14 4)  (140 420)  (140 420)  routing T_3_26.sp4_h_r_8 <X> T_3_26.lc_trk_g1_0
 (15 5)  (141 421)  (141 421)  routing T_3_26.sp4_h_r_8 <X> T_3_26.lc_trk_g1_0
 (16 5)  (142 421)  (142 421)  routing T_3_26.sp4_h_r_8 <X> T_3_26.lc_trk_g1_0
 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 6)  (157 422)  (157 422)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 422)  (159 422)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 422)  (160 422)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (37 6)  (163 422)  (163 422)  LC_3 Logic Functioning bit
 (38 6)  (164 422)  (164 422)  LC_3 Logic Functioning bit
 (39 6)  (165 422)  (165 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (43 6)  (169 422)  (169 422)  LC_3 Logic Functioning bit
 (46 6)  (172 422)  (172 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (154 423)  (154 423)  routing T_3_26.lc_trk_g2_1 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (37 7)  (163 423)  (163 423)  LC_3 Logic Functioning bit
 (38 7)  (164 423)  (164 423)  LC_3 Logic Functioning bit
 (39 7)  (165 423)  (165 423)  LC_3 Logic Functioning bit
 (40 7)  (166 423)  (166 423)  LC_3 Logic Functioning bit
 (42 7)  (168 423)  (168 423)  LC_3 Logic Functioning bit
 (15 8)  (141 424)  (141 424)  routing T_3_26.tnr_op_1 <X> T_3_26.lc_trk_g2_1
 (17 8)  (143 424)  (143 424)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 426)  (159 426)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 426)  (160 426)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (167 426)  (167 426)  LC_5 Logic Functioning bit
 (43 10)  (169 426)  (169 426)  LC_5 Logic Functioning bit
 (51 10)  (177 426)  (177 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (134 427)  (134 427)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_42
 (9 11)  (135 427)  (135 427)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_42
 (10 11)  (136 427)  (136 427)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_42
 (27 11)  (153 427)  (153 427)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 427)  (157 427)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 427)  (166 427)  LC_5 Logic Functioning bit
 (42 11)  (168 427)  (168 427)  LC_5 Logic Functioning bit
 (21 12)  (147 428)  (147 428)  routing T_3_26.rgt_op_3 <X> T_3_26.lc_trk_g3_3
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (150 428)  (150 428)  routing T_3_26.rgt_op_3 <X> T_3_26.lc_trk_g3_3
 (15 14)  (141 430)  (141 430)  routing T_3_26.rgt_op_5 <X> T_3_26.lc_trk_g3_5
 (17 14)  (143 430)  (143 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (144 430)  (144 430)  routing T_3_26.rgt_op_5 <X> T_3_26.lc_trk_g3_5


LogicTile_4_26

 (27 0)  (207 416)  (207 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 416)  (208 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 416)  (216 416)  LC_0 Logic Functioning bit
 (39 0)  (219 416)  (219 416)  LC_0 Logic Functioning bit
 (41 0)  (221 416)  (221 416)  LC_0 Logic Functioning bit
 (42 0)  (222 416)  (222 416)  LC_0 Logic Functioning bit
 (44 0)  (224 416)  (224 416)  LC_0 Logic Functioning bit
 (45 0)  (225 416)  (225 416)  LC_0 Logic Functioning bit
 (36 1)  (216 417)  (216 417)  LC_0 Logic Functioning bit
 (39 1)  (219 417)  (219 417)  LC_0 Logic Functioning bit
 (41 1)  (221 417)  (221 417)  LC_0 Logic Functioning bit
 (42 1)  (222 417)  (222 417)  LC_0 Logic Functioning bit
 (50 1)  (230 417)  (230 417)  Carry_In_Mux bit 

 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (39 2)  (219 418)  (219 418)  LC_1 Logic Functioning bit
 (41 2)  (221 418)  (221 418)  LC_1 Logic Functioning bit
 (42 2)  (222 418)  (222 418)  LC_1 Logic Functioning bit
 (44 2)  (224 418)  (224 418)  LC_1 Logic Functioning bit
 (45 2)  (225 418)  (225 418)  LC_1 Logic Functioning bit
 (46 2)  (226 418)  (226 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (180 419)  (180 419)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 3)  (182 419)  (182 419)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (39 3)  (219 419)  (219 419)  LC_1 Logic Functioning bit
 (41 3)  (221 419)  (221 419)  LC_1 Logic Functioning bit
 (42 3)  (222 419)  (222 419)  LC_1 Logic Functioning bit
 (47 3)  (227 419)  (227 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (180 420)  (180 420)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/cen
 (1 4)  (181 420)  (181 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (195 420)  (195 420)  routing T_4_26.sp4_v_b_17 <X> T_4_26.lc_trk_g1_1
 (16 4)  (196 420)  (196 420)  routing T_4_26.sp4_v_b_17 <X> T_4_26.lc_trk_g1_1
 (17 4)  (197 420)  (197 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (19 4)  (199 420)  (199 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (201 420)  (201 420)  routing T_4_26.wire_logic_cluster/lc_3/out <X> T_4_26.lc_trk_g1_3
 (22 4)  (202 420)  (202 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 420)  (205 420)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g1_2
 (27 4)  (207 420)  (207 420)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 420)  (216 420)  LC_2 Logic Functioning bit
 (39 4)  (219 420)  (219 420)  LC_2 Logic Functioning bit
 (41 4)  (221 420)  (221 420)  LC_2 Logic Functioning bit
 (42 4)  (222 420)  (222 420)  LC_2 Logic Functioning bit
 (44 4)  (224 420)  (224 420)  LC_2 Logic Functioning bit
 (45 4)  (225 420)  (225 420)  LC_2 Logic Functioning bit
 (0 5)  (180 421)  (180 421)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/cen
 (1 5)  (181 421)  (181 421)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/cen
 (22 5)  (202 421)  (202 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 421)  (210 421)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 421)  (216 421)  LC_2 Logic Functioning bit
 (39 5)  (219 421)  (219 421)  LC_2 Logic Functioning bit
 (41 5)  (221 421)  (221 421)  LC_2 Logic Functioning bit
 (42 5)  (222 421)  (222 421)  LC_2 Logic Functioning bit
 (47 5)  (227 421)  (227 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (233 421)  (233 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (197 422)  (197 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 422)  (198 422)  routing T_4_26.wire_logic_cluster/lc_5/out <X> T_4_26.lc_trk_g1_5
 (25 6)  (205 422)  (205 422)  routing T_4_26.wire_logic_cluster/lc_6/out <X> T_4_26.lc_trk_g1_6
 (27 6)  (207 422)  (207 422)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 422)  (209 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 422)  (216 422)  LC_3 Logic Functioning bit
 (39 6)  (219 422)  (219 422)  LC_3 Logic Functioning bit
 (41 6)  (221 422)  (221 422)  LC_3 Logic Functioning bit
 (42 6)  (222 422)  (222 422)  LC_3 Logic Functioning bit
 (44 6)  (224 422)  (224 422)  LC_3 Logic Functioning bit
 (45 6)  (225 422)  (225 422)  LC_3 Logic Functioning bit
 (22 7)  (202 423)  (202 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (210 423)  (210 423)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 423)  (216 423)  LC_3 Logic Functioning bit
 (39 7)  (219 423)  (219 423)  LC_3 Logic Functioning bit
 (41 7)  (221 423)  (221 423)  LC_3 Logic Functioning bit
 (42 7)  (222 423)  (222 423)  LC_3 Logic Functioning bit
 (27 8)  (207 424)  (207 424)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 424)  (208 424)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 424)  (210 424)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 424)  (216 424)  LC_4 Logic Functioning bit
 (39 8)  (219 424)  (219 424)  LC_4 Logic Functioning bit
 (41 8)  (221 424)  (221 424)  LC_4 Logic Functioning bit
 (42 8)  (222 424)  (222 424)  LC_4 Logic Functioning bit
 (44 8)  (224 424)  (224 424)  LC_4 Logic Functioning bit
 (45 8)  (225 424)  (225 424)  LC_4 Logic Functioning bit
 (46 8)  (226 424)  (226 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (39 9)  (219 425)  (219 425)  LC_4 Logic Functioning bit
 (41 9)  (221 425)  (221 425)  LC_4 Logic Functioning bit
 (42 9)  (222 425)  (222 425)  LC_4 Logic Functioning bit
 (27 10)  (207 426)  (207 426)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 426)  (209 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 426)  (210 426)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 426)  (216 426)  LC_5 Logic Functioning bit
 (39 10)  (219 426)  (219 426)  LC_5 Logic Functioning bit
 (41 10)  (221 426)  (221 426)  LC_5 Logic Functioning bit
 (42 10)  (222 426)  (222 426)  LC_5 Logic Functioning bit
 (44 10)  (224 426)  (224 426)  LC_5 Logic Functioning bit
 (45 10)  (225 426)  (225 426)  LC_5 Logic Functioning bit
 (46 10)  (226 426)  (226 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (194 427)  (194 427)  routing T_4_26.sp4_h_l_17 <X> T_4_26.lc_trk_g2_4
 (15 11)  (195 427)  (195 427)  routing T_4_26.sp4_h_l_17 <X> T_4_26.lc_trk_g2_4
 (16 11)  (196 427)  (196 427)  routing T_4_26.sp4_h_l_17 <X> T_4_26.lc_trk_g2_4
 (17 11)  (197 427)  (197 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (216 427)  (216 427)  LC_5 Logic Functioning bit
 (39 11)  (219 427)  (219 427)  LC_5 Logic Functioning bit
 (41 11)  (221 427)  (221 427)  LC_5 Logic Functioning bit
 (42 11)  (222 427)  (222 427)  LC_5 Logic Functioning bit
 (14 12)  (194 428)  (194 428)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g3_0
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 428)  (198 428)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g3_1
 (21 12)  (201 428)  (201 428)  routing T_4_26.rgt_op_3 <X> T_4_26.lc_trk_g3_3
 (22 12)  (202 428)  (202 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 428)  (204 428)  routing T_4_26.rgt_op_3 <X> T_4_26.lc_trk_g3_3
 (27 12)  (207 428)  (207 428)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 428)  (209 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 428)  (210 428)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 428)  (212 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 428)  (216 428)  LC_6 Logic Functioning bit
 (39 12)  (219 428)  (219 428)  LC_6 Logic Functioning bit
 (41 12)  (221 428)  (221 428)  LC_6 Logic Functioning bit
 (42 12)  (222 428)  (222 428)  LC_6 Logic Functioning bit
 (44 12)  (224 428)  (224 428)  LC_6 Logic Functioning bit
 (45 12)  (225 428)  (225 428)  LC_6 Logic Functioning bit
 (17 13)  (197 429)  (197 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (210 429)  (210 429)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 429)  (216 429)  LC_6 Logic Functioning bit
 (39 13)  (219 429)  (219 429)  LC_6 Logic Functioning bit
 (41 13)  (221 429)  (221 429)  LC_6 Logic Functioning bit
 (42 13)  (222 429)  (222 429)  LC_6 Logic Functioning bit
 (46 13)  (226 429)  (226 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (180 430)  (180 430)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 430)  (181 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 430)  (194 430)  routing T_4_26.wire_logic_cluster/lc_4/out <X> T_4_26.lc_trk_g3_4
 (21 14)  (201 430)  (201 430)  routing T_4_26.wire_logic_cluster/lc_7/out <X> T_4_26.lc_trk_g3_7
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (207 430)  (207 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 430)  (208 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 430)  (209 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 430)  (210 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 430)  (212 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 430)  (216 430)  LC_7 Logic Functioning bit
 (39 14)  (219 430)  (219 430)  LC_7 Logic Functioning bit
 (41 14)  (221 430)  (221 430)  LC_7 Logic Functioning bit
 (42 14)  (222 430)  (222 430)  LC_7 Logic Functioning bit
 (44 14)  (224 430)  (224 430)  LC_7 Logic Functioning bit
 (45 14)  (225 430)  (225 430)  LC_7 Logic Functioning bit
 (1 15)  (181 431)  (181 431)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (197 431)  (197 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (210 431)  (210 431)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 431)  (216 431)  LC_7 Logic Functioning bit
 (39 15)  (219 431)  (219 431)  LC_7 Logic Functioning bit
 (41 15)  (221 431)  (221 431)  LC_7 Logic Functioning bit
 (42 15)  (222 431)  (222 431)  LC_7 Logic Functioning bit
 (47 15)  (227 431)  (227 431)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_26

 (5 0)  (239 416)  (239 416)  routing T_5_26.sp4_v_b_6 <X> T_5_26.sp4_h_r_0
 (15 0)  (249 416)  (249 416)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g0_1
 (17 0)  (251 416)  (251 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 416)  (252 416)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g0_1
 (21 0)  (255 416)  (255 416)  routing T_5_26.lft_op_3 <X> T_5_26.lc_trk_g0_3
 (22 0)  (256 416)  (256 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 416)  (258 416)  routing T_5_26.lft_op_3 <X> T_5_26.lc_trk_g0_3
 (25 0)  (259 416)  (259 416)  routing T_5_26.lft_op_2 <X> T_5_26.lc_trk_g0_2
 (26 0)  (260 416)  (260 416)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 416)  (264 416)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 416)  (267 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 416)  (268 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (38 0)  (272 416)  (272 416)  LC_0 Logic Functioning bit
 (41 0)  (275 416)  (275 416)  LC_0 Logic Functioning bit
 (43 0)  (277 416)  (277 416)  LC_0 Logic Functioning bit
 (47 0)  (281 416)  (281 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (286 416)  (286 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (238 417)  (238 417)  routing T_5_26.sp4_v_b_6 <X> T_5_26.sp4_h_r_0
 (6 1)  (240 417)  (240 417)  routing T_5_26.sp4_v_b_6 <X> T_5_26.sp4_h_r_0
 (22 1)  (256 417)  (256 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 417)  (258 417)  routing T_5_26.lft_op_2 <X> T_5_26.lc_trk_g0_2
 (26 1)  (260 417)  (260 417)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 417)  (261 417)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 417)  (262 417)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 417)  (263 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 417)  (266 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 417)  (268 417)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.input_2_0
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (47 1)  (281 417)  (281 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (285 417)  (285 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (248 418)  (248 418)  routing T_5_26.lft_op_4 <X> T_5_26.lc_trk_g0_4
 (15 2)  (249 418)  (249 418)  routing T_5_26.top_op_5 <X> T_5_26.lc_trk_g0_5
 (17 2)  (251 418)  (251 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (256 418)  (256 418)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 418)  (258 418)  routing T_5_26.bot_op_7 <X> T_5_26.lc_trk_g0_7
 (25 2)  (259 418)  (259 418)  routing T_5_26.lft_op_6 <X> T_5_26.lc_trk_g0_6
 (26 2)  (260 418)  (260 418)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 418)  (264 418)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 418)  (265 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 418)  (268 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (37 2)  (271 418)  (271 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (39 2)  (273 418)  (273 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (15 3)  (249 419)  (249 419)  routing T_5_26.lft_op_4 <X> T_5_26.lc_trk_g0_4
 (17 3)  (251 419)  (251 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (252 419)  (252 419)  routing T_5_26.top_op_5 <X> T_5_26.lc_trk_g0_5
 (22 3)  (256 419)  (256 419)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 419)  (258 419)  routing T_5_26.lft_op_6 <X> T_5_26.lc_trk_g0_6
 (26 3)  (260 419)  (260 419)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 419)  (261 419)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 419)  (264 419)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (37 3)  (271 419)  (271 419)  LC_1 Logic Functioning bit
 (38 3)  (272 419)  (272 419)  LC_1 Logic Functioning bit
 (39 3)  (273 419)  (273 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (41 3)  (275 419)  (275 419)  LC_1 Logic Functioning bit
 (42 3)  (276 419)  (276 419)  LC_1 Logic Functioning bit
 (43 3)  (277 419)  (277 419)  LC_1 Logic Functioning bit
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (252 420)  (252 420)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g1_1
 (21 4)  (255 420)  (255 420)  routing T_5_26.bnr_op_3 <X> T_5_26.lc_trk_g1_3
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (259 420)  (259 420)  routing T_5_26.bnr_op_2 <X> T_5_26.lc_trk_g1_2
 (27 4)  (261 420)  (261 420)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 420)  (265 420)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (37 4)  (271 420)  (271 420)  LC_2 Logic Functioning bit
 (38 4)  (272 420)  (272 420)  LC_2 Logic Functioning bit
 (42 4)  (276 420)  (276 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (50 4)  (284 420)  (284 420)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (255 421)  (255 421)  routing T_5_26.bnr_op_3 <X> T_5_26.lc_trk_g1_3
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (259 421)  (259 421)  routing T_5_26.bnr_op_2 <X> T_5_26.lc_trk_g1_2
 (26 5)  (260 421)  (260 421)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 421)  (261 421)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 421)  (264 421)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 421)  (265 421)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (43 5)  (277 421)  (277 421)  LC_2 Logic Functioning bit
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.bnr_op_5 <X> T_5_26.lc_trk_g1_5
 (21 6)  (255 422)  (255 422)  routing T_5_26.bnr_op_7 <X> T_5_26.lc_trk_g1_7
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (259 422)  (259 422)  routing T_5_26.bnr_op_6 <X> T_5_26.lc_trk_g1_6
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 422)  (262 422)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 422)  (267 422)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (48 6)  (282 422)  (282 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (284 422)  (284 422)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (244 423)  (244 423)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_v_t_41
 (18 7)  (252 423)  (252 423)  routing T_5_26.bnr_op_5 <X> T_5_26.lc_trk_g1_5
 (21 7)  (255 423)  (255 423)  routing T_5_26.bnr_op_7 <X> T_5_26.lc_trk_g1_7
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 423)  (259 423)  routing T_5_26.bnr_op_6 <X> T_5_26.lc_trk_g1_6
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 423)  (262 423)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 423)  (265 423)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (37 7)  (271 423)  (271 423)  LC_3 Logic Functioning bit
 (38 7)  (272 423)  (272 423)  LC_3 Logic Functioning bit
 (51 7)  (285 423)  (285 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (259 424)  (259 424)  routing T_5_26.rgt_op_2 <X> T_5_26.lc_trk_g2_2
 (28 8)  (262 424)  (262 424)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (37 8)  (271 424)  (271 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (39 8)  (273 424)  (273 424)  LC_4 Logic Functioning bit
 (40 8)  (274 424)  (274 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (46 8)  (280 424)  (280 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (258 425)  (258 425)  routing T_5_26.rgt_op_2 <X> T_5_26.lc_trk_g2_2
 (26 9)  (260 425)  (260 425)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 425)  (262 425)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 425)  (264 425)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 425)  (266 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (267 425)  (267 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.input_2_4
 (34 9)  (268 425)  (268 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.input_2_4
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (37 9)  (271 425)  (271 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (39 9)  (273 425)  (273 425)  LC_4 Logic Functioning bit
 (40 9)  (274 425)  (274 425)  LC_4 Logic Functioning bit
 (42 9)  (276 425)  (276 425)  LC_4 Logic Functioning bit
 (43 9)  (277 425)  (277 425)  LC_4 Logic Functioning bit
 (17 10)  (251 426)  (251 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 426)  (252 426)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g2_5
 (22 10)  (256 426)  (256 426)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (258 426)  (258 426)  routing T_5_26.tnr_op_7 <X> T_5_26.lc_trk_g2_7
 (25 10)  (259 426)  (259 426)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g2_6
 (27 10)  (261 426)  (261 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 426)  (262 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 426)  (267 426)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (37 10)  (271 426)  (271 426)  LC_5 Logic Functioning bit
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (39 10)  (273 426)  (273 426)  LC_5 Logic Functioning bit
 (41 10)  (275 426)  (275 426)  LC_5 Logic Functioning bit
 (43 10)  (277 426)  (277 426)  LC_5 Logic Functioning bit
 (22 11)  (256 427)  (256 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 427)  (257 427)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g2_6
 (24 11)  (258 427)  (258 427)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g2_6
 (25 11)  (259 427)  (259 427)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g2_6
 (31 11)  (265 427)  (265 427)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (38 11)  (272 427)  (272 427)  LC_5 Logic Functioning bit
 (39 11)  (273 427)  (273 427)  LC_5 Logic Functioning bit
 (41 11)  (275 427)  (275 427)  LC_5 Logic Functioning bit
 (43 11)  (277 427)  (277 427)  LC_5 Logic Functioning bit
 (14 12)  (248 428)  (248 428)  routing T_5_26.rgt_op_0 <X> T_5_26.lc_trk_g3_0
 (15 12)  (249 428)  (249 428)  routing T_5_26.rgt_op_1 <X> T_5_26.lc_trk_g3_1
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.rgt_op_1 <X> T_5_26.lc_trk_g3_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (269 428)  (269 428)  routing T_5_26.lc_trk_g0_4 <X> T_5_26.input_2_6
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (37 12)  (271 428)  (271 428)  LC_6 Logic Functioning bit
 (43 12)  (277 428)  (277 428)  LC_6 Logic Functioning bit
 (15 13)  (249 429)  (249 429)  routing T_5_26.rgt_op_0 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (260 429)  (260 429)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 429)  (265 429)  routing T_5_26.lc_trk_g0_3 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 429)  (266 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (270 429)  (270 429)  LC_6 Logic Functioning bit
 (37 13)  (271 429)  (271 429)  LC_6 Logic Functioning bit
 (21 14)  (255 430)  (255 430)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g3_7
 (22 14)  (256 430)  (256 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (260 430)  (260 430)  routing T_5_26.lc_trk_g0_5 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 430)  (265 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 430)  (267 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 430)  (270 430)  LC_7 Logic Functioning bit
 (37 14)  (271 430)  (271 430)  LC_7 Logic Functioning bit
 (38 14)  (272 430)  (272 430)  LC_7 Logic Functioning bit
 (39 14)  (273 430)  (273 430)  LC_7 Logic Functioning bit
 (41 14)  (275 430)  (275 430)  LC_7 Logic Functioning bit
 (42 14)  (276 430)  (276 430)  LC_7 Logic Functioning bit
 (43 14)  (277 430)  (277 430)  LC_7 Logic Functioning bit
 (50 14)  (284 430)  (284 430)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (263 431)  (263 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 431)  (264 431)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 431)  (265 431)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 431)  (270 431)  LC_7 Logic Functioning bit
 (37 15)  (271 431)  (271 431)  LC_7 Logic Functioning bit
 (38 15)  (272 431)  (272 431)  LC_7 Logic Functioning bit
 (39 15)  (273 431)  (273 431)  LC_7 Logic Functioning bit
 (40 15)  (274 431)  (274 431)  LC_7 Logic Functioning bit
 (41 15)  (275 431)  (275 431)  LC_7 Logic Functioning bit
 (42 15)  (276 431)  (276 431)  LC_7 Logic Functioning bit
 (43 15)  (277 431)  (277 431)  LC_7 Logic Functioning bit


LogicTile_6_26

 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (39 0)  (327 416)  (327 416)  LC_0 Logic Functioning bit
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (42 0)  (330 416)  (330 416)  LC_0 Logic Functioning bit
 (44 0)  (332 416)  (332 416)  LC_0 Logic Functioning bit
 (45 0)  (333 416)  (333 416)  LC_0 Logic Functioning bit
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (39 1)  (327 417)  (327 417)  LC_0 Logic Functioning bit
 (41 1)  (329 417)  (329 417)  LC_0 Logic Functioning bit
 (42 1)  (330 417)  (330 417)  LC_0 Logic Functioning bit
 (49 1)  (337 417)  (337 417)  Carry_In_Mux bit 

 (0 2)  (288 418)  (288 418)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 418)  (316 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 418)  (324 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (42 2)  (330 418)  (330 418)  LC_1 Logic Functioning bit
 (44 2)  (332 418)  (332 418)  LC_1 Logic Functioning bit
 (45 2)  (333 418)  (333 418)  LC_1 Logic Functioning bit
 (2 3)  (290 419)  (290 419)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (39 3)  (327 419)  (327 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (42 3)  (330 419)  (330 419)  LC_1 Logic Functioning bit
 (27 4)  (315 420)  (315 420)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 420)  (316 420)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 420)  (324 420)  LC_2 Logic Functioning bit
 (39 4)  (327 420)  (327 420)  LC_2 Logic Functioning bit
 (41 4)  (329 420)  (329 420)  LC_2 Logic Functioning bit
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (45 4)  (333 420)  (333 420)  LC_2 Logic Functioning bit
 (30 5)  (318 421)  (318 421)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (39 5)  (327 421)  (327 421)  LC_2 Logic Functioning bit
 (41 5)  (329 421)  (329 421)  LC_2 Logic Functioning bit
 (42 5)  (330 421)  (330 421)  LC_2 Logic Functioning bit
 (6 6)  (294 422)  (294 422)  routing T_6_26.sp4_h_l_47 <X> T_6_26.sp4_v_t_38
 (8 6)  (296 422)  (296 422)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_h_l_41
 (9 6)  (297 422)  (297 422)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_h_l_41
 (10 6)  (298 422)  (298 422)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_h_l_41
 (11 6)  (299 422)  (299 422)  routing T_6_26.sp4_h_l_37 <X> T_6_26.sp4_v_t_40
 (15 6)  (303 422)  (303 422)  routing T_6_26.sp4_h_r_13 <X> T_6_26.lc_trk_g1_5
 (16 6)  (304 422)  (304 422)  routing T_6_26.sp4_h_r_13 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.sp4_h_r_13 <X> T_6_26.lc_trk_g1_5
 (15 9)  (303 425)  (303 425)  routing T_6_26.sp4_v_t_29 <X> T_6_26.lc_trk_g2_0
 (16 9)  (304 425)  (304 425)  routing T_6_26.sp4_v_t_29 <X> T_6_26.lc_trk_g2_0
 (17 9)  (305 425)  (305 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (10 11)  (298 427)  (298 427)  routing T_6_26.sp4_h_l_39 <X> T_6_26.sp4_v_t_42
 (14 12)  (302 428)  (302 428)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g3_0
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 428)  (306 428)  routing T_6_26.wire_logic_cluster/lc_1/out <X> T_6_26.lc_trk_g3_1
 (25 12)  (313 428)  (313 428)  routing T_6_26.wire_logic_cluster/lc_2/out <X> T_6_26.lc_trk_g3_2
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (310 429)  (310 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (289 430)  (289 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 431)  (288 431)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 431)  (289 431)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_7/s_r


LogicTile_7_26

 (8 3)  (350 419)  (350 419)  routing T_7_26.sp4_h_l_36 <X> T_7_26.sp4_v_t_36
 (12 11)  (354 427)  (354 427)  routing T_7_26.sp4_h_l_45 <X> T_7_26.sp4_v_t_45


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 406)  (12 406)  routing T_0_25.span4_horz_31 <X> T_0_25.lc_trk_g0_7
 (6 6)  (11 406)  (11 406)  routing T_0_25.span4_horz_31 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 407)  (9 407)  routing T_0_25.span4_horz_31 <X> T_0_25.lc_trk_g0_7
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_horz_27 <X> T_0_25.lc_trk_g1_3
 (6 10)  (11 410)  (11 410)  routing T_0_25.span4_horz_27 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (8 11)  (9 411)  (9 411)  routing T_0_25.span4_horz_27 <X> T_0_25.lc_trk_g1_3
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (5 0)  (77 400)  (77 400)  routing T_2_25.sp4_v_b_0 <X> T_2_25.sp4_h_r_0
 (6 1)  (78 401)  (78 401)  routing T_2_25.sp4_v_b_0 <X> T_2_25.sp4_h_r_0
 (5 6)  (77 406)  (77 406)  routing T_2_25.sp4_v_t_44 <X> T_2_25.sp4_h_l_38
 (4 7)  (76 407)  (76 407)  routing T_2_25.sp4_v_t_44 <X> T_2_25.sp4_h_l_38
 (6 7)  (78 407)  (78 407)  routing T_2_25.sp4_v_t_44 <X> T_2_25.sp4_h_l_38
 (8 10)  (80 410)  (80 410)  routing T_2_25.sp4_v_t_36 <X> T_2_25.sp4_h_l_42
 (9 10)  (81 410)  (81 410)  routing T_2_25.sp4_v_t_36 <X> T_2_25.sp4_h_l_42
 (10 10)  (82 410)  (82 410)  routing T_2_25.sp4_v_t_36 <X> T_2_25.sp4_h_l_42


LogicTile_3_25

 (4 4)  (130 404)  (130 404)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_v_b_3
 (6 4)  (132 404)  (132 404)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_v_b_3


LogicTile_4_25

 (5 0)  (185 400)  (185 400)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_h_r_0
 (4 1)  (184 401)  (184 401)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_h_r_0
 (6 1)  (186 401)  (186 401)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_h_r_0
 (8 7)  (188 407)  (188 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41
 (9 7)  (189 407)  (189 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41
 (10 7)  (190 407)  (190 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41


LogicTile_5_25

 (14 8)  (248 408)  (248 408)  routing T_5_25.rgt_op_0 <X> T_5_25.lc_trk_g2_0
 (13 9)  (247 409)  (247 409)  routing T_5_25.sp4_v_t_38 <X> T_5_25.sp4_h_r_8
 (15 9)  (249 409)  (249 409)  routing T_5_25.rgt_op_0 <X> T_5_25.lc_trk_g2_0
 (17 9)  (251 409)  (251 409)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 12)  (249 412)  (249 412)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g3_1
 (17 12)  (251 412)  (251 412)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 412)  (252 412)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g3_1
 (4 14)  (238 414)  (238 414)  routing T_5_25.sp4_h_r_9 <X> T_5_25.sp4_v_t_44
 (14 14)  (248 414)  (248 414)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g3_4
 (26 14)  (260 414)  (260 414)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 414)  (261 414)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 414)  (267 414)  routing T_5_25.lc_trk_g2_0 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (5 15)  (239 415)  (239 415)  routing T_5_25.sp4_h_r_9 <X> T_5_25.sp4_v_t_44
 (15 15)  (249 415)  (249 415)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g3_4
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (261 415)  (261 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 415)  (262 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_6_25

 (27 0)  (315 400)  (315 400)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 400)  (316 400)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (41 0)  (329 400)  (329 400)  LC_0 Logic Functioning bit
 (42 0)  (330 400)  (330 400)  LC_0 Logic Functioning bit
 (44 0)  (332 400)  (332 400)  LC_0 Logic Functioning bit
 (45 0)  (333 400)  (333 400)  LC_0 Logic Functioning bit
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (39 1)  (327 401)  (327 401)  LC_0 Logic Functioning bit
 (41 1)  (329 401)  (329 401)  LC_0 Logic Functioning bit
 (42 1)  (330 401)  (330 401)  LC_0 Logic Functioning bit
 (50 1)  (338 401)  (338 401)  Carry_In_Mux bit 

 (51 1)  (339 401)  (339 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 402)  (288 402)  routing T_6_25.lc_trk_g2_0 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (315 402)  (315 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 402)  (316 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (39 2)  (327 402)  (327 402)  LC_1 Logic Functioning bit
 (41 2)  (329 402)  (329 402)  LC_1 Logic Functioning bit
 (42 2)  (330 402)  (330 402)  LC_1 Logic Functioning bit
 (44 2)  (332 402)  (332 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (2 3)  (290 403)  (290 403)  routing T_6_25.lc_trk_g2_0 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (42 3)  (330 403)  (330 403)  LC_1 Logic Functioning bit
 (47 3)  (335 403)  (335 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (309 404)  (309 404)  routing T_6_25.wire_logic_cluster/lc_3/out <X> T_6_25.lc_trk_g1_3
 (22 4)  (310 404)  (310 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 404)  (313 404)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g1_2
 (27 4)  (315 404)  (315 404)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 404)  (324 404)  LC_2 Logic Functioning bit
 (39 4)  (327 404)  (327 404)  LC_2 Logic Functioning bit
 (41 4)  (329 404)  (329 404)  LC_2 Logic Functioning bit
 (42 4)  (330 404)  (330 404)  LC_2 Logic Functioning bit
 (44 4)  (332 404)  (332 404)  LC_2 Logic Functioning bit
 (45 4)  (333 404)  (333 404)  LC_2 Logic Functioning bit
 (46 4)  (334 404)  (334 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (310 405)  (310 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 405)  (324 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (42 5)  (330 405)  (330 405)  LC_2 Logic Functioning bit
 (11 6)  (299 406)  (299 406)  routing T_6_25.sp4_h_l_37 <X> T_6_25.sp4_v_t_40
 (15 6)  (303 406)  (303 406)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g1_5
 (16 6)  (304 406)  (304 406)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g1_5
 (17 6)  (305 406)  (305 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 406)  (306 406)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g1_5
 (25 6)  (313 406)  (313 406)  routing T_6_25.wire_logic_cluster/lc_6/out <X> T_6_25.lc_trk_g1_6
 (27 6)  (315 406)  (315 406)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (41 6)  (329 406)  (329 406)  LC_3 Logic Functioning bit
 (42 6)  (330 406)  (330 406)  LC_3 Logic Functioning bit
 (44 6)  (332 406)  (332 406)  LC_3 Logic Functioning bit
 (45 6)  (333 406)  (333 406)  LC_3 Logic Functioning bit
 (52 6)  (340 406)  (340 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (306 407)  (306 407)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g1_5
 (22 7)  (310 407)  (310 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 407)  (318 407)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (41 7)  (329 407)  (329 407)  LC_3 Logic Functioning bit
 (42 7)  (330 407)  (330 407)  LC_3 Logic Functioning bit
 (51 7)  (339 407)  (339 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (315 408)  (315 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 408)  (316 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 408)  (318 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (41 8)  (329 408)  (329 408)  LC_4 Logic Functioning bit
 (42 8)  (330 408)  (330 408)  LC_4 Logic Functioning bit
 (44 8)  (332 408)  (332 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (51 8)  (339 408)  (339 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (302 409)  (302 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (15 9)  (303 409)  (303 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (16 9)  (304 409)  (304 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (17 9)  (305 409)  (305 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (324 409)  (324 409)  LC_4 Logic Functioning bit
 (39 9)  (327 409)  (327 409)  LC_4 Logic Functioning bit
 (41 9)  (329 409)  (329 409)  LC_4 Logic Functioning bit
 (42 9)  (330 409)  (330 409)  LC_4 Logic Functioning bit
 (27 10)  (315 410)  (315 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 410)  (316 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 410)  (318 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 410)  (324 410)  LC_5 Logic Functioning bit
 (39 10)  (327 410)  (327 410)  LC_5 Logic Functioning bit
 (41 10)  (329 410)  (329 410)  LC_5 Logic Functioning bit
 (42 10)  (330 410)  (330 410)  LC_5 Logic Functioning bit
 (44 10)  (332 410)  (332 410)  LC_5 Logic Functioning bit
 (45 10)  (333 410)  (333 410)  LC_5 Logic Functioning bit
 (51 10)  (339 410)  (339 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (340 410)  (340 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (324 411)  (324 411)  LC_5 Logic Functioning bit
 (39 11)  (327 411)  (327 411)  LC_5 Logic Functioning bit
 (41 11)  (329 411)  (329 411)  LC_5 Logic Functioning bit
 (42 11)  (330 411)  (330 411)  LC_5 Logic Functioning bit
 (14 12)  (302 412)  (302 412)  routing T_6_25.wire_logic_cluster/lc_0/out <X> T_6_25.lc_trk_g3_0
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 412)  (306 412)  routing T_6_25.wire_logic_cluster/lc_1/out <X> T_6_25.lc_trk_g3_1
 (27 12)  (315 412)  (315 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 412)  (318 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (39 12)  (327 412)  (327 412)  LC_6 Logic Functioning bit
 (41 12)  (329 412)  (329 412)  LC_6 Logic Functioning bit
 (42 12)  (330 412)  (330 412)  LC_6 Logic Functioning bit
 (44 12)  (332 412)  (332 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (51 12)  (339 412)  (339 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (340 412)  (340 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (305 413)  (305 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 413)  (318 413)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (41 13)  (329 413)  (329 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 414)  (302 414)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g3_4
 (17 14)  (305 414)  (305 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 414)  (306 414)  routing T_6_25.wire_logic_cluster/lc_5/out <X> T_6_25.lc_trk_g3_5
 (21 14)  (309 414)  (309 414)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g3_7
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 414)  (315 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 414)  (316 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (41 14)  (329 414)  (329 414)  LC_7 Logic Functioning bit
 (42 14)  (330 414)  (330 414)  LC_7 Logic Functioning bit
 (44 14)  (332 414)  (332 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (51 14)  (339 414)  (339 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (340 414)  (340 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (288 415)  (288 415)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 415)  (289 415)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 415)  (318 415)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 415)  (324 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit
 (41 15)  (329 415)  (329 415)  LC_7 Logic Functioning bit
 (42 15)  (330 415)  (330 415)  LC_7 Logic Functioning bit


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (19 6)  (199 390)  (199 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_5_24

 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (4 5)  (13 357)  (13 357)  routing T_0_22.span12_horz_20 <X> T_0_22.lc_trk_g0_4
 (6 5)  (11 357)  (11 357)  routing T_0_22.span12_horz_20 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (14 7)  (3 359)  (3 359)  routing T_0_22.span4_vert_t_14 <X> T_0_22.span4_vert_b_2
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (4 11)  (13 363)  (13 363)  routing T_0_22.span12_horz_18 <X> T_0_22.lc_trk_g1_2
 (6 11)  (11 363)  (11 363)  routing T_0_22.span12_horz_18 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 2)  (75 354)  (75 354)  routing T_2_22.sp12_v_t_23 <X> T_2_22.sp12_h_l_23


LogicTile_3_22

 (3 10)  (129 362)  (129 362)  routing T_3_22.sp12_v_t_22 <X> T_3_22.sp12_h_l_22


LogicTile_20_22

 (3 14)  (1039 366)  (1039 366)  routing T_20_22.sp12_v_b_1 <X> T_20_22.sp12_v_t_22


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (12 3)  (5 339)  (5 339)  routing T_0_21.span4_vert_b_1 <X> T_0_21.span4_horz_31
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 343)  (13 343)  routing T_0_21.span4_vert_b_6 <X> T_0_21.lc_trk_g0_6
 (5 7)  (12 343)  (12 343)  routing T_0_21.span4_vert_b_6 <X> T_0_21.lc_trk_g0_6
 (7 7)  (10 343)  (10 343)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 349)  (12 349)  routing T_0_21.span4_horz_20 <X> T_0_21.lc_trk_g1_4
 (6 13)  (11 349)  (11 349)  routing T_0_21.span4_horz_20 <X> T_0_21.lc_trk_g1_4
 (7 13)  (10 349)  (10 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_2_21

 (6 2)  (78 338)  (78 338)  routing T_2_21.sp4_h_l_42 <X> T_2_21.sp4_v_t_37


LogicTile_3_21

 (5 14)  (131 350)  (131 350)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_l_44
 (4 15)  (130 351)  (130 351)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_l_44
 (6 15)  (132 351)  (132 351)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_l_44


LogicTile_6_21

 (3 12)  (291 348)  (291 348)  routing T_6_21.sp12_v_t_22 <X> T_6_21.sp12_h_r_1


LogicTile_18_21

 (3 13)  (931 349)  (931 349)  routing T_18_21.sp12_h_l_22 <X> T_18_21.sp12_h_r_1


LogicTile_30_21

 (3 15)  (1567 351)  (1567 351)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_v_t_22


IO_Tile_0_20

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (27 0)  (207 320)  (207 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 320)  (208 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (39 0)  (219 320)  (219 320)  LC_0 Logic Functioning bit
 (41 0)  (221 320)  (221 320)  LC_0 Logic Functioning bit
 (42 0)  (222 320)  (222 320)  LC_0 Logic Functioning bit
 (44 0)  (224 320)  (224 320)  LC_0 Logic Functioning bit
 (45 0)  (225 320)  (225 320)  LC_0 Logic Functioning bit
 (36 1)  (216 321)  (216 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (41 1)  (221 321)  (221 321)  LC_0 Logic Functioning bit
 (42 1)  (222 321)  (222 321)  LC_0 Logic Functioning bit
 (50 1)  (230 321)  (230 321)  Carry_In_Mux bit 

 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 322)  (207 322)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 322)  (208 322)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (39 2)  (219 322)  (219 322)  LC_1 Logic Functioning bit
 (41 2)  (221 322)  (221 322)  LC_1 Logic Functioning bit
 (42 2)  (222 322)  (222 322)  LC_1 Logic Functioning bit
 (44 2)  (224 322)  (224 322)  LC_1 Logic Functioning bit
 (45 2)  (225 322)  (225 322)  LC_1 Logic Functioning bit
 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (14 3)  (194 323)  (194 323)  routing T_4_20.sp4_h_r_4 <X> T_4_20.lc_trk_g0_4
 (15 3)  (195 323)  (195 323)  routing T_4_20.sp4_h_r_4 <X> T_4_20.lc_trk_g0_4
 (16 3)  (196 323)  (196 323)  routing T_4_20.sp4_h_r_4 <X> T_4_20.lc_trk_g0_4
 (17 3)  (197 323)  (197 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (216 323)  (216 323)  LC_1 Logic Functioning bit
 (39 3)  (219 323)  (219 323)  LC_1 Logic Functioning bit
 (41 3)  (221 323)  (221 323)  LC_1 Logic Functioning bit
 (42 3)  (222 323)  (222 323)  LC_1 Logic Functioning bit
 (21 4)  (201 324)  (201 324)  routing T_4_20.wire_logic_cluster/lc_3/out <X> T_4_20.lc_trk_g1_3
 (22 4)  (202 324)  (202 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 324)  (205 324)  routing T_4_20.wire_logic_cluster/lc_2/out <X> T_4_20.lc_trk_g1_2
 (27 4)  (207 324)  (207 324)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 324)  (209 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 324)  (212 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 324)  (216 324)  LC_2 Logic Functioning bit
 (39 4)  (219 324)  (219 324)  LC_2 Logic Functioning bit
 (41 4)  (221 324)  (221 324)  LC_2 Logic Functioning bit
 (42 4)  (222 324)  (222 324)  LC_2 Logic Functioning bit
 (44 4)  (224 324)  (224 324)  LC_2 Logic Functioning bit
 (45 4)  (225 324)  (225 324)  LC_2 Logic Functioning bit
 (22 5)  (202 325)  (202 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 325)  (210 325)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 325)  (216 325)  LC_2 Logic Functioning bit
 (39 5)  (219 325)  (219 325)  LC_2 Logic Functioning bit
 (41 5)  (221 325)  (221 325)  LC_2 Logic Functioning bit
 (42 5)  (222 325)  (222 325)  LC_2 Logic Functioning bit
 (27 6)  (207 326)  (207 326)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 326)  (216 326)  LC_3 Logic Functioning bit
 (39 6)  (219 326)  (219 326)  LC_3 Logic Functioning bit
 (41 6)  (221 326)  (221 326)  LC_3 Logic Functioning bit
 (42 6)  (222 326)  (222 326)  LC_3 Logic Functioning bit
 (44 6)  (224 326)  (224 326)  LC_3 Logic Functioning bit
 (45 6)  (225 326)  (225 326)  LC_3 Logic Functioning bit
 (30 7)  (210 327)  (210 327)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 327)  (216 327)  LC_3 Logic Functioning bit
 (39 7)  (219 327)  (219 327)  LC_3 Logic Functioning bit
 (41 7)  (221 327)  (221 327)  LC_3 Logic Functioning bit
 (42 7)  (222 327)  (222 327)  LC_3 Logic Functioning bit
 (27 8)  (207 328)  (207 328)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 328)  (208 328)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 328)  (210 328)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 328)  (216 328)  LC_4 Logic Functioning bit
 (39 8)  (219 328)  (219 328)  LC_4 Logic Functioning bit
 (41 8)  (221 328)  (221 328)  LC_4 Logic Functioning bit
 (42 8)  (222 328)  (222 328)  LC_4 Logic Functioning bit
 (44 8)  (224 328)  (224 328)  LC_4 Logic Functioning bit
 (45 8)  (225 328)  (225 328)  LC_4 Logic Functioning bit
 (36 9)  (216 329)  (216 329)  LC_4 Logic Functioning bit
 (39 9)  (219 329)  (219 329)  LC_4 Logic Functioning bit
 (41 9)  (221 329)  (221 329)  LC_4 Logic Functioning bit
 (42 9)  (222 329)  (222 329)  LC_4 Logic Functioning bit
 (17 10)  (197 330)  (197 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 330)  (198 330)  routing T_4_20.wire_logic_cluster/lc_5/out <X> T_4_20.lc_trk_g2_5
 (26 10)  (206 330)  (206 330)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 330)  (216 330)  LC_5 Logic Functioning bit
 (39 10)  (219 330)  (219 330)  LC_5 Logic Functioning bit
 (41 10)  (221 330)  (221 330)  LC_5 Logic Functioning bit
 (42 10)  (222 330)  (222 330)  LC_5 Logic Functioning bit
 (45 10)  (225 330)  (225 330)  LC_5 Logic Functioning bit
 (28 11)  (208 331)  (208 331)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (217 331)  (217 331)  LC_5 Logic Functioning bit
 (38 11)  (218 331)  (218 331)  LC_5 Logic Functioning bit
 (40 11)  (220 331)  (220 331)  LC_5 Logic Functioning bit
 (43 11)  (223 331)  (223 331)  LC_5 Logic Functioning bit
 (14 12)  (194 332)  (194 332)  routing T_4_20.wire_logic_cluster/lc_0/out <X> T_4_20.lc_trk_g3_0
 (17 12)  (197 332)  (197 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 332)  (198 332)  routing T_4_20.wire_logic_cluster/lc_1/out <X> T_4_20.lc_trk_g3_1
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (181 334)  (181 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 334)  (194 334)  routing T_4_20.wire_logic_cluster/lc_4/out <X> T_4_20.lc_trk_g3_4
 (1 15)  (181 335)  (181 335)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (197 335)  (197 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_5_20

 (15 0)  (249 320)  (249 320)  routing T_5_20.lft_op_1 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 320)  (252 320)  routing T_5_20.lft_op_1 <X> T_5_20.lc_trk_g0_1
 (21 0)  (255 320)  (255 320)  routing T_5_20.wire_logic_cluster/lc_3/out <X> T_5_20.lc_trk_g0_3
 (22 0)  (256 320)  (256 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (259 320)  (259 320)  routing T_5_20.lft_op_2 <X> T_5_20.lc_trk_g0_2
 (26 0)  (260 320)  (260 320)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g1_0 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 321)  (258 321)  routing T_5_20.lft_op_2 <X> T_5_20.lc_trk_g0_2
 (27 1)  (261 321)  (261 321)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 322)  (248 322)  routing T_5_20.lft_op_4 <X> T_5_20.lc_trk_g0_4
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 322)  (264 322)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (47 2)  (281 322)  (281 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (284 322)  (284 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 3)  (235 323)  (235 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (15 3)  (249 323)  (249 323)  routing T_5_20.lft_op_4 <X> T_5_20.lc_trk_g0_4
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (260 323)  (260 323)  routing T_5_20.lc_trk_g0_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (14 4)  (248 324)  (248 324)  routing T_5_20.lft_op_0 <X> T_5_20.lc_trk_g1_0
 (21 4)  (255 324)  (255 324)  routing T_5_20.lft_op_3 <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (258 324)  (258 324)  routing T_5_20.lft_op_3 <X> T_5_20.lc_trk_g1_3
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 324)  (272 324)  LC_2 Logic Functioning bit
 (39 4)  (273 324)  (273 324)  LC_2 Logic Functioning bit
 (42 4)  (276 324)  (276 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (45 4)  (279 324)  (279 324)  LC_2 Logic Functioning bit
 (50 4)  (284 324)  (284 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (249 325)  (249 325)  routing T_5_20.lft_op_0 <X> T_5_20.lc_trk_g1_0
 (17 5)  (251 325)  (251 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (265 325)  (265 325)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (272 325)  (272 325)  LC_2 Logic Functioning bit
 (39 5)  (273 325)  (273 325)  LC_2 Logic Functioning bit
 (42 5)  (276 325)  (276 325)  LC_2 Logic Functioning bit
 (43 5)  (277 325)  (277 325)  LC_2 Logic Functioning bit
 (15 6)  (249 326)  (249 326)  routing T_5_20.lft_op_5 <X> T_5_20.lc_trk_g1_5
 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (252 326)  (252 326)  routing T_5_20.lft_op_5 <X> T_5_20.lc_trk_g1_5
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 327)  (271 327)  LC_3 Logic Functioning bit
 (39 7)  (273 327)  (273 327)  LC_3 Logic Functioning bit
 (25 12)  (259 332)  (259 332)  routing T_5_20.wire_logic_cluster/lc_2/out <X> T_5_20.lc_trk_g3_2
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_6_20

 (25 0)  (313 320)  (313 320)  routing T_6_20.lft_op_2 <X> T_6_20.lc_trk_g0_2
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 321)  (312 321)  routing T_6_20.lft_op_2 <X> T_6_20.lc_trk_g0_2
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (48 14)  (336 334)  (336 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (39 15)  (327 335)  (327 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (3 9)  (345 329)  (345 329)  routing T_7_20.sp12_h_l_22 <X> T_7_20.sp12_v_b_1


LogicTile_4_19

 (3 6)  (183 310)  (183 310)  routing T_4_19.sp12_v_b_0 <X> T_4_19.sp12_v_t_23


LogicTile_16_19

 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


IO_Tile_0_17

 (6 2)  (11 274)  (11 274)  routing T_0_17.span12_horz_19 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (8 3)  (9 275)  (9 275)  routing T_0_17.span12_horz_19 <X> T_0_17.lc_trk_g0_3
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in


LogicTile_3_17

 (3 3)  (129 275)  (129 275)  routing T_3_17.sp12_v_b_0 <X> T_3_17.sp12_h_l_23


LogicTile_4_17

 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_l_42


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0



LogicTile_17_10

 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (40 10)  (914 170)  (914 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (43 10)  (917 170)  (917 170)  LC_5 Logic Functioning bit
 (48 10)  (922 170)  (922 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (37 11)  (911 171)  (911 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit


LogicTile_20_10

 (3 9)  (1039 169)  (1039 169)  routing T_20_10.sp12_h_l_22 <X> T_20_10.sp12_v_b_1
 (3 15)  (1039 175)  (1039 175)  routing T_20_10.sp12_h_l_22 <X> T_20_10.sp12_v_t_22


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (3 12)  (345 140)  (345 140)  routing T_7_8.sp12_v_t_22 <X> T_7_8.sp12_h_r_1


RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (3 9)  (985 137)  (985 137)  routing T_19_8.sp12_h_l_22 <X> T_19_8.sp12_v_b_1


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23
 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23


LogicTile_16_7

 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23
 (3 6)  (819 118)  (819 118)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_v_t_23


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



LogicTile_3_5

 (3 6)  (129 86)  (129 86)  routing T_3_5.sp12_h_r_0 <X> T_3_5.sp12_v_t_23
 (3 7)  (129 87)  (129 87)  routing T_3_5.sp12_h_r_0 <X> T_3_5.sp12_v_t_23


LogicTile_15_5

 (3 3)  (765 83)  (765 83)  routing T_15_5.sp12_v_b_0 <X> T_15_5.sp12_h_l_23


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0



LogicTile_19_2

 (19 7)  (1001 39)  (1001 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (17 2)  (767 12)  (767 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_horz_r_0 <X> T_16_0.span4_horz_l_12
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_19_0

 (13 3)  (1017 13)  (1017 13)  routing T_19_0.span4_vert_31 <X> T_19_0.span4_horz_r_1


IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (4 11)  (1052 5)  (1052 5)  routing T_20_0.span12_vert_18 <X> T_20_0.lc_trk_g1_2
 (6 11)  (1054 5)  (1054 5)  routing T_20_0.span12_vert_18 <X> T_20_0.lc_trk_g1_2
 (7 11)  (1055 5)  (1055 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1161 11)  (1161 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (7 4)  (1163 11)  (1163 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1164 11)  (1164 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_5 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit

