 
****************************************
Report : area
Design : system
Version: X-2025.06-SP1
Date   : Sat Nov  8 14:55:51 2025
****************************************

Library(s) Used:

    saed14hvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_hvt/db_nldm/saed14hvt_tt0p8v25c.db)
    saed14rvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db)
    saed14lvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_lvt/db_nldm/saed14lvt_tt0p8v25c.db)
    saed14sram_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/sram/logic_synth/single/saed14sram_tt0p8v25c.db)
    saed14io_fc_tt0p8v25c_1p8v (File: /share/synopsys/libs/SAED14nm_PDK/lib/io_std/db_nldm/saed14io_fc_tt0p8v25c_1p8v.db)

Number of ports:                        21336
Number of nets:                         66372
Number of cells:                        49577
Number of combinational cells:          40971
Number of sequential cells:              8298
Number of macros/black boxes:              25
Number of buf/inv:                       6700
Number of references:                      16

Combinational area:              12312.741502
Buf/Inv area:                     1270.461586
Noncombinational area:           12564.605510
Macro/Black Box area:            66715.881348
Net Interconnect area:           76787.960329

Total cell area:                 91593.228360
Total area:                     168381.188689

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  -------------------  ---------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes       Design
--------------------------------  ----------  -------  ----------  ----------  ----------  -----------------------------------------------------
system                            91593.2284    100.0      0.6216      0.0000      0.0000  system
u_amber0                          27497.9048     30.0     18.3372      0.0000      0.0000  a25_core_1
u_amber0/u_coprocessor              268.4868      0.3    117.8376    150.6492      0.0000  a25_coprocessor_1
u_amber0/u_decode                   916.1052      1.0    506.6928    405.0168      0.0000  a25_decode_1
u_amber0/u_decode/add_x_491           3.7296      0.0      3.7296      0.0000      0.0000  a25_decode_1_DW01_add_0
u_amber0/u_decode/gt_x_33             0.6660      0.0      0.6660      0.0000      0.0000  a25_decode_1_DW_cmp_0
u_amber0/u_execute                 3644.8847      4.0    462.9144    199.6668      0.0000  a25_execute_1
u_amber0/u_execute/add_x_10          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_1_DW01_add_1
u_amber0/u_execute/add_x_11          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_1_DW01_add_2
u_amber0/u_execute/add_x_12          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_1_DW01_add_3
u_amber0/u_execute/add_x_8           15.3180      0.0     15.3180      0.0000      0.0000  a25_execute_1_DW01_add_0
u_amber0/u_execute/sub_x_9           20.1132      0.0     20.1132      0.0000      0.0000  a25_execute_1_DW01_sub_0
u_amber0/u_execute/u_alu            162.9480      0.2    108.8688      0.0000      0.0000  a25_alu_1
u_amber0/u_execute/u_alu/add_x_7     21.3120      0.0     21.3120      0.0000      0.0000  a25_alu_1_DW01_add_0
u_amber0/u_execute/u_alu/add_x_8     32.7672      0.0     32.7672      0.0000      0.0000  a25_alu_1_DW01_add_1
u_amber0/u_execute/u_barrel_shift   280.0308      0.3    280.0308      0.0000      0.0000  a25_barrel_shift_1
u_amber0/u_execute/u_multiply       248.2848      0.3     91.5528     66.3780      0.0000  a25_multiply_1
u_amber0/u_execute/u_multiply/add_x_1    20.8236     0.0    20.8236     0.0000     0.0000  a25_multiply_1_DW01_inc_0
u_amber0/u_execute/u_multiply/add_x_3    34.2324     0.0    34.2324     0.0000     0.0000  a25_multiply_1_DW01_add_0
u_amber0/u_execute/u_multiply/add_x_4    32.1900     0.0    32.1900     0.0000     0.0000  a25_multiply_1_DW01_add_1
u_amber0/u_execute/u_multiply/add_x_6     3.1080     0.0     3.1080     0.0000     0.0000  a25_multiply_1_DW01_inc_1
u_amber0/u_execute/u_register_bank  2198.3328     2.4   1447.6176    750.7152      0.0000  a25_register_bank_1
u_amber0/u_fetch                  11077.1158     12.1     43.7784      0.9324      0.0000  a25_fetch_1
u_amber0/u_fetch/lt_x_1               4.7064      0.0      4.7064      0.0000      0.0000  a25_fetch_1_DW_cmp_0
u_amber0/u_fetch/lt_x_2               5.4168      0.0      5.4168      0.0000      0.0000  a25_fetch_1_DW_cmp_1
u_amber0/u_fetch/lt_x_3               4.1736      0.0      4.1736      0.0000      0.0000  a25_fetch_1_DW_cmp_2
u_amber0/u_fetch/u_cache          11018.1082     12.0     94.4832    109.3128  10674.5410  a25_icache_1
u_amber0/u_fetch/u_cache/add_x_3      5.1060      0.0      5.1060      0.0000      0.0000  a25_icache_1_DW01_inc_0
u_amber0/u_fetch/u_cache/eq_x_21     29.1708      0.0     29.1708      0.0000      0.0000  a25_icache_1_DW_cmp_1
u_amber0/u_fetch/u_cache/eq_x_26     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_1_DW_cmp_2
u_amber0/u_fetch/u_cache/eq_x_27     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_1_DW_cmp_3
u_amber0/u_fetch/u_cache/eq_x_28     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_1_DW_cmp_4
u_amber0/u_fetch/u_cache/eq_x_29     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_1_DW_cmp_5
u_amber0/u_fetch/u_cache/ne_x_17     29.8368      0.0     29.8368      0.0000      0.0000  a25_icache_1_DW_cmp_0
u_amber0/u_mem                    11175.1954     12.2     95.4156     44.2668      0.0000  a25_mem_1
u_amber0/u_mem/lt_x_1                 6.9708      0.0      6.9708      0.0000      0.0000  a25_mem_1_DW_cmp_0
u_amber0/u_mem/lt_x_2                 7.0596      0.0      7.0596      0.0000      0.0000  a25_mem_1_DW_cmp_1
u_amber0/u_mem/lt_x_3                 6.9708      0.0      6.9708      0.0000      0.0000  a25_mem_1_DW_cmp_2
u_amber0/u_mem/u_dcache           11014.5118     12.0    112.2432     88.9332  10674.5410  a25_dcache_1
u_amber0/u_mem/u_dcache/add_x_3       5.1060      0.0      5.1060      0.0000      0.0000  a25_dcache_1_DW01_inc_0
u_amber0/u_mem/u_dcache/eq_x_24      26.9952      0.0     26.9952      0.0000      0.0000  a25_dcache_1_DW_cmp_0
u_amber0/u_mem/u_dcache/eq_x_28      31.0356      0.0     31.0356      0.0000      0.0000  a25_dcache_1_DW_cmp_1
u_amber0/u_mem/u_dcache/eq_x_37      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_1_DW_cmp_2
u_amber0/u_mem/u_dcache/eq_x_38      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_1_DW_cmp_3
u_amber0/u_mem/u_dcache/eq_x_39      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_1_DW_cmp_4
u_amber0/u_mem/u_dcache/eq_x_40      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_1_DW_cmp_5
u_amber0/u_wishbone                 337.3068      0.4    172.6272    164.6796      0.0000  a25_wishbone_1
u_amber0/u_write_back                60.4728      0.1     20.3796     40.0932      0.0000  a25_write_back_1
u_amber1                          27498.1712     30.0     18.6036      0.0000      0.0000  a25_core_0
u_amber1/u_coprocessor              268.4868      0.3    117.8376    150.6492      0.0000  a25_coprocessor_0
u_amber1/u_decode                   916.1052      1.0    506.6928    405.0168      0.0000  a25_decode_0
u_amber1/u_decode/add_x_491           3.7296      0.0      3.7296      0.0000      0.0000  a25_decode_0_DW01_add_0
u_amber1/u_decode/gt_x_33             0.6660      0.0      0.6660      0.0000      0.0000  a25_decode_0_DW_cmp_0
u_amber1/u_execute                 3645.1511      4.0    463.9800    199.6668      0.0000  a25_execute_0
u_amber1/u_execute/add_x_10          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_0_DW01_add_1
u_amber1/u_execute/add_x_11          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_0_DW01_add_2
u_amber1/u_execute/add_x_12          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_0_DW01_add_3
u_amber1/u_execute/add_x_8           15.3180      0.0     15.3180      0.0000      0.0000  a25_execute_0_DW01_add_0
u_amber1/u_execute/sub_x_9           20.1132      0.0     20.1132      0.0000      0.0000  a25_execute_0_DW01_sub_0
u_amber1/u_execute/u_alu            162.1488      0.2    108.0696      0.0000      0.0000  a25_alu_0
u_amber1/u_execute/u_alu/add_x_7     21.3120      0.0     21.3120      0.0000      0.0000  a25_alu_0_DW01_add_0
u_amber1/u_execute/u_alu/add_x_8     32.7672      0.0     32.7672      0.0000      0.0000  a25_alu_0_DW01_add_1
u_amber1/u_execute/u_barrel_shift   280.0308      0.3    280.0308      0.0000      0.0000  a25_barrel_shift_0
u_amber1/u_execute/u_multiply       248.2848      0.3     91.5528     66.3780      0.0000  a25_multiply_0
u_amber1/u_execute/u_multiply/add_x_1    20.8236     0.0    20.8236     0.0000     0.0000  a25_multiply_0_DW01_inc_0
u_amber1/u_execute/u_multiply/add_x_3    34.2324     0.0    34.2324     0.0000     0.0000  a25_multiply_0_DW01_add_0
u_amber1/u_execute/u_multiply/add_x_4    32.1900     0.0    32.1900     0.0000     0.0000  a25_multiply_0_DW01_add_1
u_amber1/u_execute/u_multiply/add_x_6     3.1080     0.0     3.1080     0.0000     0.0000  a25_multiply_0_DW01_inc_1
u_amber1/u_execute/u_register_bank  2198.3328     2.4   1447.6176    750.7152      0.0000  a25_register_bank_0
u_amber1/u_fetch                  11077.1158     12.1     44.5776      0.9324      0.0000  a25_fetch_0
u_amber1/u_fetch/lt_x_1               4.1736      0.0      4.1736      0.0000      0.0000  a25_fetch_0_DW_cmp_0
u_amber1/u_fetch/lt_x_2               5.4168      0.0      5.4168      0.0000      0.0000  a25_fetch_0_DW_cmp_1
u_amber1/u_fetch/lt_x_3               4.1736      0.0      4.1736      0.0000      0.0000  a25_fetch_0_DW_cmp_2
u_amber1/u_fetch/u_cache          11017.8418     12.0     94.2168    109.3128  10674.5410  a25_icache_0
u_amber1/u_fetch/u_cache/add_x_3      5.1060      0.0      5.1060      0.0000      0.0000  a25_icache_0_DW01_inc_0
u_amber1/u_fetch/u_cache/eq_x_21     29.1708      0.0     29.1708      0.0000      0.0000  a25_icache_0_DW_cmp_1
u_amber1/u_fetch/u_cache/eq_x_26     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_0_DW_cmp_2
u_amber1/u_fetch/u_cache/eq_x_27     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_0_DW_cmp_3
u_amber1/u_fetch/u_cache/eq_x_28     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_0_DW_cmp_4
u_amber1/u_fetch/u_cache/eq_x_29     18.9144      0.0     18.9144      0.0000      0.0000  a25_icache_0_DW_cmp_5
u_amber1/u_fetch/u_cache/ne_x_17     29.8368      0.0     29.8368      0.0000      0.0000  a25_icache_0_DW_cmp_0
u_amber1/u_mem                    11175.1954     12.2     95.4156     44.2668      0.0000  a25_mem_0
u_amber1/u_mem/lt_x_1                 6.9708      0.0      6.9708      0.0000      0.0000  a25_mem_0_DW_cmp_0
u_amber1/u_mem/lt_x_2                 7.0596      0.0      7.0596      0.0000      0.0000  a25_mem_0_DW_cmp_1
u_amber1/u_mem/lt_x_3                 6.9708      0.0      6.9708      0.0000      0.0000  a25_mem_0_DW_cmp_2
u_amber1/u_mem/u_dcache           11014.5118     12.0    112.2432     88.9332  10674.5410  a25_dcache_0
u_amber1/u_mem/u_dcache/add_x_3       5.1060      0.0      5.1060      0.0000      0.0000  a25_dcache_0_DW01_inc_0
u_amber1/u_mem/u_dcache/eq_x_24      26.9952      0.0     26.9952      0.0000      0.0000  a25_dcache_0_DW_cmp_0
u_amber1/u_mem/u_dcache/eq_x_28      31.0356      0.0     31.0356      0.0000      0.0000  a25_dcache_0_DW_cmp_1
u_amber1/u_mem/u_dcache/eq_x_37      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_0_DW_cmp_2
u_amber1/u_mem/u_dcache/eq_x_38      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_0_DW_cmp_3
u_amber1/u_mem/u_dcache/eq_x_39      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_0_DW_cmp_4
u_amber1/u_mem/u_dcache/eq_x_40      18.9144      0.0     18.9144      0.0000      0.0000  a25_dcache_0_DW_cmp_5
u_amber1/u_wishbone                 337.0404      0.4    172.3608    164.6796      0.0000  a25_wishbone_0
u_amber1/u_write_back                60.4728      0.1     20.3796     40.0932      0.0000  a25_write_back_0
u_boot_mem_wrapper                21354.8096     23.3      0.0000      0.0000      0.0000  boot_mem_wrapper
u_boot_mem_wrapper/u_boot_mem     21354.8096     23.3      4.8840      0.8436  21349.0820  boot_mem
u_clocks_resets                       3.8628      0.0      2.0868      1.7760      0.0000  clocks_resets
u_eth_top                          7272.6045      7.9     30.1032     57.2760      0.0000  eth_top
u_eth_top/ethreg1                   604.4172      0.7    131.6904     22.3776      0.0000  eth_registers
u_eth_top/ethreg1/COLLCONF_0          9.5016      0.0      2.8416      6.6600      0.0000  eth_register_6_3f
u_eth_top/ethreg1/COLLCONF_2          6.3936      0.0      1.9536      4.4400      0.0000  eth_register_4_f
u_eth_top/ethreg1/CTRLMODER_0         4.7064      0.0      1.5096      3.1968      0.0000  eth_register_3_0
u_eth_top/ethreg1/INT_MASK_0         10.7448      0.0      3.2856      7.4592      0.0000  eth_register_7_00
u_eth_top/ethreg1/IPGR1_0            10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_0c
u_eth_top/ethreg1/IPGR2_0            10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_12_0
u_eth_top/ethreg1/IPGT_0             10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_12_1
u_eth_top/ethreg1/MAC_ADDR0_0        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_15
u_eth_top/ethreg1/MAC_ADDR0_1        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_14
u_eth_top/ethreg1/MAC_ADDR0_2        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_13
u_eth_top/ethreg1/MAC_ADDR0_3        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_12
u_eth_top/ethreg1/MAC_ADDR1_0        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_11
u_eth_top/ethreg1/MAC_ADDR1_1        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_10
u_eth_top/ethreg1/MIIADDRESS_0        7.7256      0.0      2.3976      5.3280      0.0000  eth_register_5_00_1
u_eth_top/ethreg1/MIIADDRESS_1        7.7256      0.0      2.3976      5.3280      0.0000  eth_register_5_00_0
u_eth_top/ethreg1/MIICOMMAND0         1.6872      0.0      0.6216      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_2
u_eth_top/ethreg1/MIICOMMAND1         1.8648      0.0      0.7992      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_1
u_eth_top/ethreg1/MIICOMMAND2         1.8648      0.0      0.7992      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_0
u_eth_top/ethreg1/MIIMODER_0         12.3876      0.0      3.7296      8.6580      0.0000  eth_register_8_64
u_eth_top/ethreg1/MIIMODER_1          1.6872      0.0      0.6216      1.0656      0.0000  eth_register_1_0_1
u_eth_top/ethreg1/MIIRX_DATA         25.0416      0.0      7.9920     17.0496      0.0000  eth_register_16_0000
u_eth_top/ethreg1/MIITX_DATA_0       12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_17
u_eth_top/ethreg1/MIITX_DATA_1       12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_16
u_eth_top/ethreg1/MODER_0            12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_20
u_eth_top/ethreg1/MODER_1            15.8064      0.0      6.2160      9.5904      0.0000  eth_register_8_a0
u_eth_top/ethreg1/MODER_2             1.6872      0.0      0.6216      1.0656      0.0000  eth_register_1_0_2
u_eth_top/ethreg1/PACKETLEN_0        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_19
u_eth_top/ethreg1/PACKETLEN_1        12.3432      0.0      3.7296      8.6136      0.0000  eth_register_8_06
u_eth_top/ethreg1/PACKETLEN_2        12.2988      0.0      3.7296      8.5692      0.0000  eth_register_8_40_1
u_eth_top/ethreg1/PACKETLEN_3        12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_18
u_eth_top/ethreg1/RXHASH0_0          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_9
u_eth_top/ethreg1/RXHASH0_1          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_8
u_eth_top/ethreg1/RXHASH0_2          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_7
u_eth_top/ethreg1/RXHASH0_3          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_6
u_eth_top/ethreg1/RXHASH1_0          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_5
u_eth_top/ethreg1/RXHASH1_1          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_4
u_eth_top/ethreg1/RXHASH1_2          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_3
u_eth_top/ethreg1/RXHASH1_3          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_2
u_eth_top/ethreg1/TXCTRL_0           12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_1
u_eth_top/ethreg1/TXCTRL_1           12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_0
u_eth_top/ethreg1/TXCTRL_2            1.8648      0.0      0.7992      1.0656      0.0000  eth_register_1_0_0
u_eth_top/ethreg1/TX_BD_NUM_0        12.2988      0.0      3.7296      8.5692      0.0000  eth_register_8_40_0
u_eth_top/ethreg1/gt_x_5              1.6428      0.0      1.6428      0.0000      0.0000  eth_registers_DW_cmp_1
u_eth_top/ethreg1/lte_x_1            11.2332      0.0     11.2332      0.0000      0.0000  eth_registers_DW_cmp_0
u_eth_top/maccontrol1               302.6748      0.3      9.4572      5.3280      0.0000  eth_maccontrol
u_eth_top/maccontrol1/receivecontrol1   207.4812     0.2    66.5112    76.8564     0.0000  eth_receivecontrol
u_eth_top/maccontrol1/receivecontrol1/add_x_24     2.4420     0.0     2.4420     0.0000     0.0000 eth_receivecontrol_DW01_inc_0
u_eth_top/maccontrol1/receivecontrol1/add_x_31     3.1080     0.0     3.1080     0.0000     0.0000 eth_receivecontrol_DW01_inc_1
u_eth_top/maccontrol1/receivecontrol1/eq_x_1     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_0
u_eth_top/maccontrol1/receivecontrol1/eq_x_2     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_1
u_eth_top/maccontrol1/receivecontrol1/eq_x_3     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_2
u_eth_top/maccontrol1/receivecontrol1/eq_x_4     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_3
u_eth_top/maccontrol1/receivecontrol1/eq_x_5     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_4
u_eth_top/maccontrol1/receivecontrol1/eq_x_6     7.5924     0.0     7.5924     0.0000     0.0000 eth_receivecontrol_DW_cmp_5
u_eth_top/maccontrol1/receivecontrol1/sub_x_27    13.0092     0.0    13.0092     0.0000     0.0000 eth_receivecontrol_DW01_dec_0
u_eth_top/maccontrol1/transmitcontrol1    80.4084     0.1    47.4192    27.4392     0.0000 eth_transmitcontrol
u_eth_top/maccontrol1/transmitcontrol1/add_x_10     3.1080     0.0     3.1080     0.0000     0.0000 eth_transmitcontrol_DW01_inc_0
u_eth_top/maccontrol1/transmitcontrol1/add_x_9     2.4420     0.0     2.4420     0.0000     0.0000 eth_transmitcontrol_DW01_add_0
u_eth_top/macstatus1                103.3188      0.1     14.0748     19.2252      0.0000  eth_macstatus
u_eth_top/macstatus1/eq_x_7           5.3724      0.0      5.3724      0.0000      0.0000  eth_macstatus_DW_cmp_4
u_eth_top/macstatus1/gt_x_13         16.1616      0.0     16.1616      0.0000      0.0000  eth_macstatus_DW_cmp_3
u_eth_top/macstatus1/gte_x_3         16.1616      0.0     16.1616      0.0000      0.0000  eth_macstatus_DW_cmp_0
u_eth_top/macstatus1/lt_x_9          16.1616      0.0     16.1616      0.0000      0.0000  eth_macstatus_DW_cmp_2
u_eth_top/macstatus1/lte_x_4         16.1616      0.0     16.1616      0.0000      0.0000  eth_macstatus_DW_cmp_1
u_eth_top/miim1                     160.3728      0.2     23.9760     38.3616      0.0000  eth_miim
u_eth_top/miim1/add_x_9               3.7740      0.0      3.7740      0.0000      0.0000  eth_miim_DW01_inc_0
u_eth_top/miim1/clkgen               28.0164      0.0      7.2372      9.6348      0.0000  eth_clockgen
u_eth_top/miim1/clkgen/sub_x_2        5.2392      0.0      5.2392      0.0000      0.0000  eth_clockgen_DW01_dec_0
u_eth_top/miim1/clkgen/sub_x_3        5.9052      0.0      5.9052      0.0000      0.0000  eth_clockgen_DW01_dec_1
u_eth_top/miim1/outctrl              14.1192      0.0      6.1716      6.5268      0.0000  eth_outputcontrol
u_eth_top/miim1/outctrl/gt_x_1        0.3108      0.0      0.3108      0.0000      0.0000  eth_outputcontrol_DW_cmp_0
u_eth_top/miim1/outctrl/lt_x_2        1.1100      0.0      1.1100      0.0000      0.0000  eth_outputcontrol_DW_cmp_1
u_eth_top/miim1/shftrg               52.1256      0.1     25.4856     26.6400      0.0000  eth_shiftreg
u_eth_top/rxethmac1                 320.2572      0.3     17.2716     41.6916      0.0000  eth_rxethmac
u_eth_top/rxethmac1/crcrx            62.8260      0.1     27.3060     35.5200      0.0000  eth_crc_0
u_eth_top/rxethmac1/rxaddrcheck1     81.0300      0.1     31.2132      4.2624      0.0000  eth_rxaddrcheck
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_3     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_0
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_4     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_1
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_5     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_2
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_6     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_3
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_7     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_4
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_8     7.5924     0.0     7.5924     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_5
u_eth_top/rxethmac1/rxcounters1     104.6952      0.1     32.9892     26.6400      0.0000  eth_rxcounters
u_eth_top/rxethmac1/rxcounters1/add_x_1     9.7680     0.0     9.7680     0.0000     0.0000 eth_rxcounters_DW01_inc_0
u_eth_top/rxethmac1/rxcounters1/add_x_4     9.6348     0.0     9.6348     0.0000     0.0000 eth_rxcounters_DW01_add_0
u_eth_top/rxethmac1/rxcounters1/add_x_8     2.4420     0.0     2.4420     0.0000     0.0000 eth_rxcounters_DW01_inc_1
u_eth_top/rxethmac1/rxcounters1/eq_x_7    15.4956     0.0    15.4956     0.0000     0.0000 eth_rxcounters_DW_cmp_2
u_eth_top/rxethmac1/rxcounters1/gt_x_5     3.3300     0.0     3.3300     0.0000     0.0000 eth_rxcounters_DW_cmp_0
u_eth_top/rxethmac1/rxcounters1/lt_x_6     4.3956     0.0     4.3956     0.0000     0.0000 eth_rxcounters_DW_cmp_1
u_eth_top/rxethmac1/rxstatem1        12.7428      0.0      6.3048      6.4380      0.0000  eth_rxstatem
u_eth_top/txethmac1                 362.2596      0.4     27.1284     21.3564      0.0000  eth_txethmac
u_eth_top/txethmac1/eq_x_2            5.3724      0.0      5.3724      0.0000      0.0000  eth_txethmac_DW_cmp_0
u_eth_top/txethmac1/random1          44.8884      0.0     13.9416     21.3120      0.0000  eth_random
u_eth_top/txethmac1/random1/eq_x_19     9.6348     0.0     9.6348      0.0000      0.0000  eth_random_DW_cmp_0
u_eth_top/txethmac1/txcounters1     151.4928      0.2     34.6764     37.2960      0.0000  eth_txcounters
u_eth_top/txethmac1/txcounters1/add_x_1     9.7680     0.0     9.7680     0.0000     0.0000 eth_txcounters_DW01_inc_0
u_eth_top/txethmac1/txcounters1/add_x_7     9.7680     0.0     9.7680     0.0000     0.0000 eth_txcounters_DW01_inc_1
u_eth_top/txethmac1/txcounters1/eq_x_10    15.4956     0.0    15.4956     0.0000     0.0000 eth_txcounters_DW_cmp_1
u_eth_top/txethmac1/txcounters1/gte_x_6    17.8044     0.0    17.8044     0.0000     0.0000 eth_txcounters_DW_cmp_0
u_eth_top/txethmac1/txcounters1/sub_x_4    12.1656     0.0    12.1656     0.0000     0.0000 eth_txcounters_DW01_sub_0
u_eth_top/txethmac1/txcounters1/sub_x_5    14.5188     0.0    14.5188     0.0000     0.0000 eth_txcounters_DW01_dec_0
u_eth_top/txethmac1/txcrc            58.3416      0.1     22.8216     35.5200      0.0000  eth_crc_1
u_eth_top/txethmac1/txstatem1        53.6796      0.1     14.5632     12.8316      0.0000  eth_txstatem
u_eth_top/txethmac1/txstatem1/gte_x_1     6.5712     0.0     6.5712     0.0000     0.0000  eth_txstatem_DW_cmp_0
u_eth_top/txethmac1/txstatem1/gte_x_2     6.5712     0.0     6.5712     0.0000     0.0000  eth_txstatem_DW_cmp_1
u_eth_top/txethmac1/txstatem1/lte_x_3     6.5712     0.0     6.5712     0.0000     0.0000  eth_txstatem_DW_cmp_2
u_eth_top/txethmac1/txstatem1/ne_x_4     6.5712     0.0     6.5712     0.0000      0.0000  eth_txstatem_DW_cmp_3
u_eth_top/wishbone                 5331.9248      5.8    396.6696    479.9640      0.0000  eth_wishbone
u_eth_top/wishbone/add_x_118          3.7740      0.0      3.7740      0.0000      0.0000  eth_wishbone_DW01_inc_3
u_eth_top/wishbone/add_x_119          3.7740      0.0      3.7740      0.0000      0.0000  eth_wishbone_DW01_inc_4
u_eth_top/wishbone/add_x_156         19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_5
u_eth_top/wishbone/add_x_27          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_0
u_eth_top/wishbone/add_x_37          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_1
u_eth_top/wishbone/add_x_39          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_2
u_eth_top/wishbone/bd_ram          2669.4345      2.9      0.7992      0.0000   2668.6353  eth_spram_256x32
u_eth_top/wishbone/gt_x_13            3.5520      0.0      3.5520      0.0000      0.0000  eth_wishbone_DW_cmp_0
u_eth_top/wishbone/gt_x_182           1.1988      0.0      1.1988      0.0000      0.0000  eth_wishbone_DW_cmp_6
u_eth_top/wishbone/gt_x_41            3.9960      0.0      3.9960      0.0000      0.0000  eth_wishbone_DW_cmp_3
u_eth_top/wishbone/gt_x_43            3.9960      0.0      3.9960      0.0000      0.0000  eth_wishbone_DW_cmp_5
u_eth_top/wishbone/lt_x_40            0.7104      0.0      0.7104      0.0000      0.0000  eth_wishbone_DW_cmp_2
u_eth_top/wishbone/lt_x_42            0.7104      0.0      0.7104      0.0000      0.0000  eth_wishbone_DW_cmp_4
u_eth_top/wishbone/lte_x_34           3.5964      0.0      3.5964      0.0000      0.0000  eth_wishbone_DW_cmp_1
u_eth_top/wishbone/rx_fifo          817.3152      0.9    336.0192    475.6128      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0
u_eth_top/wishbone/rx_fifo/add_x_2     2.4420     0.0      2.4420      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_inc_0
u_eth_top/wishbone/rx_fifo/sub_x_1     3.2412     0.0      3.2412      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_dec_0
u_eth_top/wishbone/sub_x_20          11.2332      0.0     11.2332      0.0000      0.0000  eth_wishbone_DW01_sub_0
u_eth_top/wishbone/sub_x_21          12.7872      0.0     12.7872      0.0000      0.0000  eth_wishbone_DW01_sub_1
u_eth_top/wishbone/sub_x_22          12.1212      0.0     12.1212      0.0000      0.0000  eth_wishbone_DW01_sub_2
u_eth_top/wishbone/sub_x_23          13.0092      0.0     13.0092      0.0000      0.0000  eth_wishbone_DW01_dec_0
u_eth_top/wishbone/tx_fifo          817.7148      0.9    336.4188    475.6128      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1
u_eth_top/wishbone/tx_fifo/add_x_2     2.4420     0.0      2.4420      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_inc_0
u_eth_top/wishbone/tx_fifo/sub_x_1     3.2412     0.0      3.2412      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_dec_0
u_interrupt_controller0             290.3316      0.3    144.8328    145.4988      0.0000  interrupt_controller_1
u_interrupt_controller1             290.0652      0.3    144.5664    145.4988      0.0000  interrupt_controller_0
u_iobuf                            5000.4884      5.5      0.4884   5000.0000      0.0000  generic_iobuf
u_test_module                       163.0368      0.2     67.4880     83.7384      0.0000  test_module
u_test_module/sub_x_4                 5.9052      0.0      5.9052      0.0000      0.0000  test_module_DW01_dec_0
u_test_module/sub_x_8                 5.9052      0.0      5.9052      0.0000      0.0000  test_module_DW01_dec_1
u_timer_module                      485.5140      0.5    201.5760    134.8872      0.0000  timer_module
u_timer_module/sub_x_1               13.0092      0.0     13.0092      0.0000      0.0000  timer_module_DW01_sub_0
u_timer_module/sub_x_2               16.5612      0.0     16.5612      0.0000      0.0000  timer_module_DW01_sub_1
u_timer_module/sub_x_3               20.1132      0.0     20.1132      0.0000      0.0000  timer_module_DW01_dec_0
u_timer_module/sub_x_4               13.0092      0.0     13.0092      0.0000      0.0000  timer_module_DW01_sub_2
u_timer_module/sub_x_5               16.5612      0.0     16.5612      0.0000      0.0000  timer_module_DW01_sub_3
u_timer_module/sub_x_6               20.1132      0.0     20.1132      0.0000      0.0000  timer_module_DW01_dec_1
u_timer_module/sub_x_7               13.0092      0.0     13.0092      0.0000      0.0000  timer_module_DW01_sub_4
u_timer_module/sub_x_8               16.5612      0.0     16.5612      0.0000      0.0000  timer_module_DW01_sub_5
u_timer_module/sub_x_9               20.1132      0.0     20.1132      0.0000      0.0000  timer_module_DW01_dec_2
u_uart0                             730.2024      0.8    301.8312    370.1628      0.0000  uart_1
u_uart0/add_x_1                       2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_0
u_uart0/add_x_2                       2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_1
u_uart0/add_x_3                       2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_2
u_uart0/add_x_30                      2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_4
u_uart0/add_x_31                      2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_5
u_uart0/add_x_32                      2.4420      0.0      2.4420      0.0000      0.0000  uart_1_DW01_inc_6
u_uart0/add_x_47                      5.7720      0.0      5.7720      0.0000      0.0000  uart_1_DW01_inc_7
u_uart0/add_x_53                      5.7720      0.0      5.7720      0.0000      0.0000  uart_1_DW01_inc_8
u_uart0/add_x_7                      15.0960      0.0     15.0960      0.0000      0.0000  uart_1_DW01_inc_3
u_uart0/eq_x_5                        4.6620      0.0      4.6620      0.0000      0.0000  uart_1_DW_cmp_1
u_uart0/eq_x_6                        4.6620      0.0      4.6620      0.0000      0.0000  uart_1_DW_cmp_2
u_uart0/lte_x_28                      1.1100      0.0      1.1100      0.0000      0.0000  uart_1_DW_cmp_0
u_uart0/sub_x_33                      3.2412      0.0      3.2412      0.0000      0.0000  uart_1_DW01_dec_1
u_uart0/sub_x_4                       3.2412      0.0      3.2412      0.0000      0.0000  uart_1_DW01_dec_0
u_uart1                             730.2024      0.8    301.8312    370.1628      0.0000  uart_0
u_uart1/add_x_1                       2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_0
u_uart1/add_x_2                       2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_1
u_uart1/add_x_3                       2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_2
u_uart1/add_x_30                      2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_4
u_uart1/add_x_31                      2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_5
u_uart1/add_x_32                      2.4420      0.0      2.4420      0.0000      0.0000  uart_0_DW01_inc_6
u_uart1/add_x_47                      5.7720      0.0      5.7720      0.0000      0.0000  uart_0_DW01_inc_7
u_uart1/add_x_53                      5.7720      0.0      5.7720      0.0000      0.0000  uart_0_DW01_inc_8
u_uart1/add_x_7                      15.0960      0.0     15.0960      0.0000      0.0000  uart_0_DW01_inc_3
u_uart1/eq_x_5                        4.6620      0.0      4.6620      0.0000      0.0000  uart_0_DW_cmp_1
u_uart1/eq_x_6                        4.6620      0.0      4.6620      0.0000      0.0000  uart_0_DW_cmp_2
u_uart1/lte_x_28                      1.1100      0.0      1.1100      0.0000      0.0000  uart_0_DW_cmp_0
u_uart1/sub_x_33                      3.2412      0.0      3.2412      0.0000      0.0000  uart_0_DW01_dec_1
u_uart1/sub_x_4                       3.2412      0.0      3.2412      0.0000      0.0000  uart_0_DW01_dec_0
u_wb_rr_arb2                         66.5556      0.1     63.8472      2.7084      0.0000  wb_rr_arb2
u_wishbone_arbiter                  208.8576      0.2    178.3104      2.7972      0.0000  wishbone_arbiter
u_wishbone_arbiter/lt_x_3             8.7468      0.0      8.7468      0.0000      0.0000  wishbone_arbiter_DW_cmp_0
u_wishbone_arbiter/lt_x_4             9.1908      0.0      9.1908      0.0000      0.0000  wishbone_arbiter_DW_cmp_1
u_wishbone_arbiter/lt_x_5             9.8124      0.0      9.8124      0.0000      0.0000  wishbone_arbiter_DW_cmp_2
--------------------------------  ----------  -------  ----------  ----------  ----------  -----------------------------------------------------
Total                                                  12312.7415  12564.6055  66715.8813

1
