<html lang="en">
<head>
<title>Z8000 - Debugging with GDB</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Debugging with GDB">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Embedded-Processors.html#Embedded-Processors" title="Embedded Processors">
<link rel="prev" href="Sparclite.html#Sparclite" title="Sparclite">
<link rel="next" href="AVR.html#AVR" title="AVR">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
<link rel="stylesheet" type="text/css" href="../cs.css">
</head>
<body>
<div class="node">
<a name="Z8000"></a>
<p>
Next:&nbsp;<a rel="next" accesskey="n" href="AVR.html#AVR">AVR</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="Sparclite.html#Sparclite">Sparclite</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Embedded-Processors.html#Embedded-Processors">Embedded Processors</a>
<hr>
</div>

<h4 class="subsection">20.3.10 Zilog Z8000</h4>

<p><a name="index-Z8000-1235"></a><a name="index-simulator_002c-Z8000-1236"></a><a name="index-Zilog-Z8000-simulator-1237"></a>
When configured for debugging Zilog Z8000 targets, <span class="sc">gdb</span> includes
a Z8000 simulator.

   <p>For the Z8000 family, &lsquo;<samp><span class="samp">target sim</span></samp>&rsquo; simulates either the Z8002 (the
unsegmented variant of the Z8000 architecture) or the Z8001 (the
segmented variant).  The simulator recognizes which architecture is
appropriate by inspecting the object code.

     <dl>
<dt><code>target sim </code><var>args</var><dd><a name="index-sim-1238"></a><a name="index-target-sim_0040r_007b_002c-with-Z8000_007d-1239"></a>Debug programs on a simulated CPU.  If the simulator supports setup
options, specify them via <var>args</var>. 
</dl>

<p class="noindent">After specifying this target, you can debug programs for the simulated
CPU in the same style as programs for your host computer; use the
<code>file</code> command to load a new program image, the <code>run</code> command
to run your program, and so on.

   <p>As well as making available all the usual machine registers
(see <a href="Registers.html#Registers">Registers</a>), the Z8000 simulator provides three
additional items of information as specially named registers:

     <dl>
<dt><code>cycles</code><dd>Counts clock-ticks in the simulator.

     <br><dt><code>insts</code><dd>Counts instructions run in the simulator.

     <br><dt><code>time</code><dd>Execution time in 60ths of a second.

   </dl>

   <p>You can refer to these values in <span class="sc">gdb</span> expressions with the usual
conventions; for example, &lsquo;<samp><span class="samp">b&nbsp;fputc&nbsp;if&nbsp;$cycles&gt;5000</span></samp>&rsquo;<!-- /@w --> sets a
conditional breakpoint that suspends only after at least 5000
simulated clock ticks.

   </body></html>

