read -sv run_verilog_mid/adder_32b_9_87_5562818443bbc480748130406b861a24.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_87_5562818443bbc480748130406b861a24_yosys.v
