title: Circuits
description: Verilog verifier
author: Miquel Torner Vi√±als
email: miquel.torner.vinals@estudiantat.upc.edu
version: '0.5.6'
