// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___eval_initial(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___eval_initial\n"); );
    // Body
    vlSelf->__Vclklast__TOP__clock = vlSelf->clock;
}

void Vriscv_soc___024root___settle__TOP__1(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__2(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__3(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__4(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__5(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__6(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__7(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__8(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;
void Vriscv_soc___024root___settle__TOP__9(Vriscv_soc___024root* vlSelf) VL_ATTR_COLD;

void Vriscv_soc___024root___eval_settle(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___eval_settle\n"); );
    // Body
    Vriscv_soc___024root___settle__TOP__1(vlSelf);
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
    Vriscv_soc___024root___settle__TOP__2(vlSelf);
    Vriscv_soc___024root___settle__TOP__3(vlSelf);
    Vriscv_soc___024root___settle__TOP__4(vlSelf);
    Vriscv_soc___024root___settle__TOP__5(vlSelf);
    Vriscv_soc___024root___settle__TOP__6(vlSelf);
    Vriscv_soc___024root___settle__TOP__7(vlSelf);
    Vriscv_soc___024root___settle__TOP__8(vlSelf);
    Vriscv_soc___024root___settle__TOP__9(vlSelf);
}

void Vriscv_soc___024root___final(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___final\n"); );
}

void Vriscv_soc___024root___ctor_var_reset(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clock = VL_RAND_RESET_I(1);
    vlSelf->reset = VL_RAND_RESET_I(1);
    vlSelf->io_difftest_reg_0 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_1 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_2 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_3 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_4 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_5 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_6 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_7 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_8 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_9 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_10 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_11 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_12 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_13 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_14 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_15 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_16 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_17 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_18 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_19 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_20 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_21 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_22 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_23 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_24 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_25 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_26 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_27 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_28 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_29 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_30 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_reg_31 = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_pc = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_inst = VL_RAND_RESET_I(32);
    vlSelf->io_difftest_commit = VL_RAND_RESET_I(1);
    vlSelf->io_inst_counter = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_irq = VL_RAND_RESET_I(1);
    vlSelf->io_difftest_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_mcause = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_mepc = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->io_difftest_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram_io_ram_bus_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram_io_ram_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__clock = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__reset = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_4 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_5 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_6 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_7 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_8 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_9 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_10 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_11 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_12 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_13 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_14 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_15 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_16 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_17 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_18 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_19 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_20 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_21 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_22 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_23 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_24 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_25 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_26 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_27 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_28 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_29 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_30 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_reg_31 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__io_inst_counter = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_mcause = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_mepc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__io_difftest_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_bits_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_b_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_bits_araddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_bits_arlen = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_difftest_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_difftest_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_difftest_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT____Vtogcov__core_difftest_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_reg_mepc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_reg_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_difftest_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_4 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_5 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_6 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_7 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_8 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_9 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_10 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_11 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_12 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_13 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_14 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_15 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_16 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_17 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_18 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_19 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_20 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_21 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_22 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_23 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_24 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_25 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_26 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_27 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_28 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_29 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_30 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core___05FWIRE_31 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_reg_mcause = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_reg_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__core_inst_counter = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT____Vtogcov__difftest_inst = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_w_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_b_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_bits_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_bits_araddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_ICache_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_DCache_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch_io_in_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch_io_in_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_mem_avalid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_mem_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode_io_in_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_opType = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mepc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mie = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de_io_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_bits_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_waddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_b_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_bits_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_waddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_b_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_b_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_bits_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_bits_rlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus1_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus1_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus2_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus2_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_AXI_Bus_b_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_clint_bus_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_clint_bus_bits_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_clint_bus_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_de_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_wb_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_ex_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_out_pc_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_out_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_opType = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs1_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs2_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_imm_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_csr_addr = VL_RAND_RESET_I(12);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_csr_addr = VL_RAND_RESET_I(12);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs2_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_mem_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_mem_avalid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_w_mem_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_csr_addr = VL_RAND_RESET_I(12);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_is_exception = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_is_mret = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_valid_next_pc = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__decode_io_in_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__decode_io_in_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_mepc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_mie = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_in_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_is_exception = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT____Vtogcov__write_back_io_out_flush_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_data_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_tag_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_tag = VL_RAND_RESET_Q(54);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_index = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wstrb = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_chosen_tag = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask_lo = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_wstrb_T_1 = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_wstrb_T_2 = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram0_valid_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram0_dirty_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram0_dirty_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram2_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram2_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram2_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram2_valid_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram2_dirty_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram2_dirty_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_waddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_b_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__hit_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__hit_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___tag_valid_0_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___tag_valid_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___tag_dirty_0_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___tag_dirty_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__rdata0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__rdata2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___LRU_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_start_operation = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_lru_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_lru_2_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_23 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_r_raddr_T = VL_RAND_RESET_Q(60);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_29 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_30);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_33 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_35 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_49 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_50 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_52 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_53 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_55 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___T_13 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_cache_wdata_T_2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_76 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_80 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_82);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_83 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_91 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_92 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_93 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_94 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_96 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_97 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_98 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_99 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_100 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_101 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_102 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_103 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_104 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_105 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_156 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_160 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_166);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_167);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_data_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_data_io_WEN = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_data_io_BWEN);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_data_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_data_io_D);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_tag_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_tag_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram0_tag_io_D);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_WEN = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_tag_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_tag_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_tag = VL_RAND_RESET_Q(54);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_index = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_wstrb = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_chosen_tag = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_mask_lo = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_mask);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__is_sram0_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_sram0_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_sram0_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__chose_bit = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__neg_chose_bit = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__is_sram2_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_sram2_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_sram2_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__hit_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__hit_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_valid_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_valid_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_dirty_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_dirty_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__rdata0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__rdata2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__LRU_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_start_operation = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_rbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wbus_finish = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_data__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_data__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_tag__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_tag__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram[__Vi0]);
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_data_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag_io_A = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag = VL_RAND_RESET_Q(54);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask_lo = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_1 = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_2 = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_valid_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_dirty_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_dirty_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_valid_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_dirty_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_dirty_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__rdata0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__rdata2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_lru_2_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_lru_2_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_23 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_r_raddr_T = VL_RAND_RESET_Q(60);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_29 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_33 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_35 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_49 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_50 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_52 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_53 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_55 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___T_13 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_80 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_83 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_91 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_92 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_93 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_94 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_96 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_97 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_98 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_99 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_100 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_101 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_102 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_103 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_104 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_105 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_156 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_160 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_166);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_167);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_data_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_data_io_WEN = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_data_io_BWEN);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_data_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_data_io_D);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_tag_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_tag_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram0_tag_io_D);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_WEN = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_A = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_tag_io_Q);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_tag = VL_RAND_RESET_Q(54);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_index = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_wstrb = VL_RAND_RESET_I(16);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_chosen_tag = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_mask_lo = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_mask);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_wdata);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__is_sram0_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_sram0_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_sram0_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__chose_bit = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__neg_chose_bit = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__is_sram2_write = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_sram2_valid = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_sram2_dirty = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__hit_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__hit_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_valid_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_valid_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_dirty_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_dirty_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__rdata0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__rdata2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__LRU_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_start_operation = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_rbus_finish = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wbus_finish = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_data__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_data__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_tag__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_tag__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q);
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram[__Vi0]);
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_1 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_1 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___reg_w_cnt_T_1 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_8 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_11 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___reg_r_cnt_T_1 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_24 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_59 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_w_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_locked = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_lockId = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_chosen = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_r_cnt = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_locked = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_lockId = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_chosen = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_aw_ok = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_ar_ok = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT____Vtogcov__fetch_low_address = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT____Vtogcov__low_address = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT____Vtogcov__not_clint = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_pc_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__need_update = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_0_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_1_T = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___GEN_5 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_1_T_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___GEN_14 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_temp_pc_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_temp_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__need_update = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu_io_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu_io_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu_io_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr = VL_RAND_RESET_I(12);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___reg_rs_data_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_op_data1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_op_data2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_next_pc_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_avalid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_w_mem_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_rd_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__csr_exu_io_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__abn_exu_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_rs_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__valid = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_valid = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___subresult_T_3);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sllw_temp = VL_RAND_RESET_Q(63);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__srlw_temp = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sraw_temp = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_temp = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_data_T_11 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___next_pc3_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_result_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_next_pc_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__rs2_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__subresult);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__u_rs1_l_rs2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__s_rs1_l_rs2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__sllw_temp = VL_RAND_RESET_Q(63);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__srlw_temp = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__sraw_temp = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__add_temp = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__temp_result_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__w_rs_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__next_pc3);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__temp_result_pc);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__next_pc_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_address_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_avalid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_w_mem_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_out_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___dividend_T_6);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___dividend_T_14);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_6);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt = VL_RAND_RESET_I(7);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_out_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_stall = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__temp_result);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___reg_cnt_T_1 = VL_RAND_RESET_I(7);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___reg_state_T_3 = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_13);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_14 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_15 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_16 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_17 = VL_RAND_RESET_I(7);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___io_result_T_1);
    VL_RAND_RESET_W(66, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_40);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__dividend);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__divisor);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__rem);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_divisor);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_dividend);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_rem);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_q);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__neg_divisor);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_state = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_cnt = VL_RAND_RESET_I(7);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_exuType = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__temp_result);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data1);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__temp_mul2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_out_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__pp);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___reg_result_T_1);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___reg_temp_mul2_T);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___reg_cnt_T_1 = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___reg_state_T_3 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_5 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_6 = VL_RAND_RESET_I(2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_7 = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_8 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(133, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_34);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_35);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__mul_data1);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__mul_data2);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__temp_mul2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_cnt = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(67, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_temp_mul2);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_mul1);
    VL_RAND_RESET_W(130, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_result);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_exuType = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(131, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__pp);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_rd_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_csr_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_w_csr_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__temp_csr_result_data);
    VL_RAND_RESET_W(65, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT____Vtogcov__temp_csr_result_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__abn_exu__DOT__reg_is_mret = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__abn_exu__DOT__reg_is_exception = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs1_data_MPORT_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs2_data_MPORT_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr = VL_RAND_RESET_I(12);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_161 = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_176 = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_206 = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_233 = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_248 = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_278 = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_305 = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_320 = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___imm_data_T_51 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__temp_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___GEN_0 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_MPORT_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_rs1_data_MPORT_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_rs2_data_MPORT_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_opType = VL_RAND_RESET_I(3);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__instType = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__temp_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_stall = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wstrb = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_r_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_data_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_ls_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__rs2_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(127, vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_w_data);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__test_is_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___GEN_4 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___GEN_9 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___GEN_29 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_csr_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_csr_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__is_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__is_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__is_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_flush_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__temp_except = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_is_exception = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_next_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_pc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__inst_counter = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___inst_counter_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(127, vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___GEN_78);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT___GEN_79 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_flush = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_rs_addr = VL_RAND_RESET_I(5);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_result_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_w_rs_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_exuType = VL_RAND_RESET_I(6);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_r_data = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_data_result = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_ls_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__rs2_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(127, vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_w_data);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__test_is_peripheral = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__is_commit = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_csr_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_w_csr_en = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__is_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__is_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__is_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__temp_except = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_time_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_soft_irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_inst = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mstatus = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mie = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mtvec = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mscratch = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mepc = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mcause = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mtval = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mcycle = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_minstret = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mstatus_T_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mepc_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mcause_T_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mtval_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mstatus_T_9 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_mcycle_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___reg_minstret_T_3 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT___csr_rdata_T_33 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__csr_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__irq = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__reg_mie = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__reg_mscratch = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__reg_mtval = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__reg_mcycle = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__reg_minstret = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT____Vtogcov__csr_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___reg_mtime_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___temp_data_T_4 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___reg_msip_T_1 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___reg_mtimecmp_T = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___GEN_5 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___GEN_6 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT____Vtogcov__reg_mtime = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT____Vtogcov__reg_mtimecmp = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT____Vtogcov__reg_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT____Vtogcov__is_misp = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT____Vtogcov__is_mtimecmp = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_wmask = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_wen = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_1 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_1 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_2 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_7 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_9 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_20 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_6 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___reg_w_addr_T_1 = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_33 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_35 = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_lo = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_hi = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_39 = VL_RAND_RESET_I(8);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_waddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_wmask = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_wen = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_raddr = VL_RAND_RESET_Q(64);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_rlen = VL_RAND_RESET_I(4);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_r_state = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_is_w = VL_RAND_RESET_I(1);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_io_wmask_lo = VL_RAND_RESET_I(32);
    vlSelf->riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_io_wmask_hi = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_data__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram0_tag__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_data__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_tag__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0 = 0;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__need_update = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__decode__DOT__regfile__v0 = 0;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_stall = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_flush = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_is_w = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_ls_state = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}

void Vriscv_soc___024root___configure_coverage_0(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_0\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5762, 17, ".riscv_soc", "v_toggle/riscv_soc", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5763, 17, ".riscv_soc", "v_toggle/riscv_soc", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5764, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5765, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5766, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5767, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5768, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_4[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5769, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_5[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5770, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_6[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5771, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_7[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5772, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_8[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5773, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_9[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5774, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_10[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5775, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_11[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5776, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_12[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5777, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_13[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5778, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_14[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5779, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_15[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5780, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_16[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5781, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_17[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5782, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_18[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5783, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_19[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5784, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_20[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5785, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_21[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5786, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_22[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5787, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_23[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5788, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_24[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5789, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_25[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5790, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_26[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5791, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_27[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5792, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_28[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5793, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_29[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5794, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_30[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5795, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_reg_31[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5796, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5797, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5798, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5799, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_inst_counter[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5800, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5801, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5802, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mcause[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5803, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5804, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5805, 17, ".riscv_soc", "v_toggle/riscv_soc", "io_difftest_peripheral", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5807, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5808, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5809, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5810, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5811, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5812, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5813, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5814, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5815, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5816, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5817, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5818, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5819, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5820, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5821, 14, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5822, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5823, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5824, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_io_axi_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5825, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5826, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_peripheral", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5827, 9, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5828, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5829, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5830, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5831, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5832, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5833, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5834, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5835, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5836, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_4[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5837, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_5[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5838, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_6[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5839, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_7[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5840, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_8[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5841, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_9[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5842, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_10[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5843, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_11[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5844, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_12[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5845, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_13[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5846, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_14[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5847, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_15[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5848, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_16[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5849, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_17[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5850, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_18[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5851, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_19[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5852, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_20[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5853, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_21[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5854, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_22[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5855, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_23[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5856, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_24[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5857, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_25[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5858, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_26[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5859, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_27[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5860, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_28[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5861, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_29[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5862, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_30[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5863, 15, ".riscv_soc", "v_toggle/riscv_soc", "core___05FWIRE_31[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5864, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mcause[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5865, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_reg_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5866, 15, ".riscv_soc", "v_toggle/riscv_soc", "core_inst_counter[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5867, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5868, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5869, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5870, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5871, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5872, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5873, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5874, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5875, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5876, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5877, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5878, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5879, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5880, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5881, 14, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5882, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5883, 15, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5884, 9, ".riscv_soc", "v_toggle/riscv_soc", "axi_ram_io_ram_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5885, 15, ".riscv_soc", "v_toggle/riscv_soc", "DIFFTEST_INST[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5886, 15, ".riscv_soc", "v_toggle/riscv_soc", "difftest_inst[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4593, 17, ".riscv_soc.core", "v_toggle/Core", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4594, 17, ".riscv_soc.core", "v_toggle/Core", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4595, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4596, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4597, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4598, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4599, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4600, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4601, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4602, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4603, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4604, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4605, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4606, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4607, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4608, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4609, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4610, 17, ".riscv_soc.core", "v_toggle/Core", "io_axi_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4611, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4612, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_peripheral", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4613, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4614, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4615, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4616, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4617, 17, ".riscv_soc.core", "v_toggle/Core", "difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4650, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mcause[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4651, 17, ".riscv_soc.core", "v_toggle/Core", "reg_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4652, 17, ".riscv_soc.core", "v_toggle/Core", "inst_counter[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4654, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4655, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4656, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4657, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4658, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4659, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4660, 14, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4661, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4662, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cpu_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4663, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4664, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4665, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4666, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4667, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4668, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4669, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4670, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4671, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4672, 15, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4673, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4674, 9, ".riscv_soc.core", "v_toggle/Core", "i_cache_io_cache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4675, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4676, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4677, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4678, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4679, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4680, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4681, 14, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4682, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4683, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cpu_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4684, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4685, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4686, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4687, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4688, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4689, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4690, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4691, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4692, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4693, 15, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4694, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4695, 9, ".riscv_soc.core", "v_toggle/Core", "d_cache_io_cache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4696, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4697, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4698, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4699, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4700, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4701, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4702, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_ICache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4703, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4704, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4705, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4706, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4707, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4708, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4709, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4710, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4711, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4712, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4713, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_DCache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4714, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4715, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4716, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4717, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4718, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4719, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4720, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4721, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4722, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4723, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4724, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_bus2_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4725, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4726, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4727, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4728, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4729, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4730, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4731, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4732, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4733, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4734, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4735, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4736, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4737, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4738, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4739, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4740, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4741, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_io_AXI_Bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4742, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4743, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4744, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4745, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_fetch_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4746, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4747, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4748, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4749, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4750, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4751, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4752, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_wb_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4753, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4754, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4755, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4756, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_ICache_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4757, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4758, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4759, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4760, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4761, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4762, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4763, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_DCache_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4764, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4765, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4766, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4767, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4768, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4769, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4770, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4771, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4772, 14, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4773, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4774, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_bus2_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4775, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4776, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4777, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4778, 15, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4779, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4780, 9, ".riscv_soc.core", "v_toggle/Core", "cross_bar_1_io_clint_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4781, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4782, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4783, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_de_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4784, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_wb_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4785, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_ex_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4786, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4787, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4788, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4789, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4790, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_bits_inst[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4791, 9, ".riscv_soc.core", "v_toggle/Core", "fetch_io_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4792, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4793, 15, ".riscv_soc.core", "v_toggle/Core", "fetch_io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4794, 9, ".riscv_soc.core", "v_toggle/Core", "execute_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4795, 9, ".riscv_soc.core", "v_toggle/Core", "execute_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4796, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4796, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4796, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4797, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4798, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4798, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4798, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4798, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4798, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4799, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4800, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4800, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4800, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4800, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4800, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4801, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4802, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4803, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4804, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4805, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4805, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4805, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4805, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4805, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4806, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4807, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4808, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4809, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4809, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4809, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4809, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4809, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4810, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4811, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4812, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4813, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_wb_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4814, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4815, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4816, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4817, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4818, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4819, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4820, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4821, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4822, 14, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4823, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4824, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4825, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4826, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4827, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4828, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4829, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4830, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4831, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4832, 15, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4833, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_valid_next_pc", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4834, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4835, 9, ".riscv_soc.core", "v_toggle/Core", "execute_io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4836, 9, ".riscv_soc.core", "v_toggle/Core", "decode_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4837, 9, ".riscv_soc.core", "v_toggle/Core", "decode_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4838, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4839, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4840, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4840, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4840, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4840, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4840, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4841, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4842, 9, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4843, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4844, 9, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4845, 9, ".riscv_soc.core", "v_toggle/Core", "decode_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4846, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4847, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4848, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4849, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4849, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4849, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4849, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4849, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4850, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4851, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4852, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4853, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4853, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4853, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4853, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4853, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4854, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4855, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4855, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4855, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4856, 14, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4857, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4858, 15, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4859, 9, ".riscv_soc.core", "v_toggle/Core", "decode_io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4860, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4861, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4862, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4863, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4864, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_4[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4865, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_5[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4866, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_6[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4867, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_7[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4868, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_8[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4869, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_9[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4870, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_10[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4871, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_11[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4872, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_12[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4873, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_13[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4874, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_14[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4875, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_15[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4876, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_16[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4877, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_17[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4878, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_18[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4879, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_19[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4880, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_20[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4881, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_21[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4882, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_22[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4883, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_23[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4884, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_24[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4885, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_25[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4886, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_26[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4887, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_27[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4888, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_28[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4889, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_29[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4890, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_30[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4891, 15, ".riscv_soc.core", "v_toggle/Core", "decode___05FWIRE_0_31[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4892, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4893, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4894, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4895, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4896, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4897, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4898, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4898, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4898, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4898, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4898, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4899, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4900, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4901, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4902, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4903, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4904, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4905, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4906, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_valid_next_pc", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4907, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4908, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4909, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4910, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4911, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4912, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4913, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_mie[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4914, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4915, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4916, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4917, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_in_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4918, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4919, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4920, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4921, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4922, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4923, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4924, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4925, 14, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4926, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4927, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4928, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4929, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4930, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4931, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4932, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4933, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4934, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4935, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4936, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4937, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4938, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4939, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_io_out_flush_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4940, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_irq_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4941, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_peripheral_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4942, 9, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_commit_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4943, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4944, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_difftest_inst_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4945, 15, ".riscv_soc.core", "v_toggle/Core", "write_back_inst_counter_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4946, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4947, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4948, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4949, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4950, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4951, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4952, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4953, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4954, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4955, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4956, 9, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_in_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4957, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4958, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4959, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mtvec[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4960, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mepc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4961, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mstatus[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4962, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_io_r_csr_mie[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4963, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mepc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4964, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mstatus_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4965, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mcause_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4966, 15, ".riscv_soc.core", "v_toggle/Core", "csr_reg_reg_mtvec_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4967, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4968, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4969, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4970, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4971, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4972, 15, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4973, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4974, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4975, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_soft_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4976, 9, ".riscv_soc.core", "v_toggle/Core", "clint_de_io_time_irq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 34, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 35, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 36, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 41, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 42, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cpu_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 43, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 44, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 47, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 48, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 49, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 50, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 53, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 54, 17, ".riscv_soc.core.i_cache", "v_toggle/Cache", "io_cache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 87, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 88, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 89, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 90, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 91, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 92, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_data_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 93, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 94, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 95, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 96, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 97, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 98, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram0_tag_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 99, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 100, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 101, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 102, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 103, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 104, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_data_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 105, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 106, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 107, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 108, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 109, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 110, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "sram2_tag_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 111, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Tag[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 112, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Index[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 113, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Offset[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 113, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Offset[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 113, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Offset[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 113, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "Offset[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 114, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 114, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 115, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 116, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 117, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 118, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_tag[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 119, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_index[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 120, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_offset[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 120, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_offset[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 120, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_offset[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 120, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_offset[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 121, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 122, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 123, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_write", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 124, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 125, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 126, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_chosen_tag", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 143, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask_lo[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 145, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_mask[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.i_cache", "v_toggle/Cache", "cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 152, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "is_sram0_write", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_valid[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram0_dirty[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "chose_bit[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "neg_chose_bit[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "is_sram2_write", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_valid[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_sram2_dirty[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 172, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 173, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 176, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "hit_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "hit_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 179, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_valid_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_valid_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_dirty_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "tag_dirty_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 186, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 15, ".riscv_soc.core.i_cache", "v_toggle/Cache", "rdata2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 188, 14, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_lru_2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 190, 9, ".riscv_soc.core.i_cache", "v_toggle/Cache", "LRU_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_start_operation", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 198, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 198, 13, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 199, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_rbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 200, 8, ".riscv_soc.core.i_cache", "v_toggle/Cache", "reg_wbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 364, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "364-365");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 364, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "366-367");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 370, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "370-371");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 370, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "372-373");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 375, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "375-376");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 375, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "377-378");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 369, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "369");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 363, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "363");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 361, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "361-362");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 383, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "383-384");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 383, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 382, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "382");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 382, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 380, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "380-381");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 390, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "390-391");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 390, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 389, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "389");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 389, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 387, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "387-388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 397, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "397-398");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 397, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 396, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "396");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 396, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 394, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "394-395");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 404, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "404-405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 404, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 403, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 403, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 401, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "401-402");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 411, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "411-412");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 411, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 410, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "410");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 410, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 408, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "408-409");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 418, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "418-419");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 418, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 417, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "417");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 417, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 415, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "415-416");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 427, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "427-428");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 427, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 430, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "430-431");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 430, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "432-433");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 426, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "426");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 424, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "424-425");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 422, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "422-423");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 439, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "439-440");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 439, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 442, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "442-443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 442, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 438, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "438");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 437, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "437");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 437, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 435, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "435-436");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 451, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "451-452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 451, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 454, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "454-455");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 454, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "456-457");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 450, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 448, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "448-449");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 446, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "446-447");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 463, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "463-464");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 463, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "465-466");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 468, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "468-469");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 468, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 462, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "462");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 461, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "461");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 461, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 459, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "459-460");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 476, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "476-477");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 476, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 479, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "479-480");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 479, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 475, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "475");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 474, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "474");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 474, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 472, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "472-473");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 487, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "487-488");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 487, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "489-490");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 486, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "486");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 486, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 485, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "485");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 485, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 483, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "483-484");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 496, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "496-497");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 496, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 494, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "494-495");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 502, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "502-503");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 502, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "504-505");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 501, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "501");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 501, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 499, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "499-500");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 510, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "510-511");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 510, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 508, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "508-509");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 516, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "516-517");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 516, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "518-519");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 515, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "515");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 515, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 513, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "513-514");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 528, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "528-529");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 528, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "530-531");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 533, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "533-534");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 533, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "535-536");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 527, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "527");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 525, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "525-526");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 523, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "523-524");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 543, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "543-544");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 543, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 546, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "546-547");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 546, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 542, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "542");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 541, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "541");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 541, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 539, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "539-540");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 554, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "554-555");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 554, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 557, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "557-558");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 557, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 553, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "553");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 552, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "552");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 552, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 550, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "550-551");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 566, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "566-567");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 566, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 569, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "569-570");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 569, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "571-572");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 565, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "565");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 563, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "563-564");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 561, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "561-562");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 579, 7, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "579-580");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 579, 8, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 582, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "582-583");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 582, 15, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "584-585");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 578, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "578");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 576, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "576-577");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 574, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "574-575");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 592, 16, ".riscv_soc.core.i_cache", "v_line/Cache", "if", "592-593");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 592, 17, ".riscv_soc.core.i_cache", "v_line/Cache", "else", "594-595");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 590, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "590-591");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 589, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "589");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 589, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 587, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "587-588");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 602, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "602-603");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 602, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 600, 14, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "600-601");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 598, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "598-599");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 609, 9, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "609-610");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 609, 10, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 612, 16, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "612-613");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 612, 17, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 608, 7, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "608");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 607, 14, ".riscv_soc.core.i_cache", "v_branch/Cache", "if", "607");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 607, 15, ".riscv_soc.core.i_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 605, 5, ".riscv_soc.core.i_cache", "v_line/Cache", "elsif", "605-606");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 360, 3, ".riscv_soc.core.i_cache", "v_line/Cache", "block", "360,522,538,616-617");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram0_data", "v_toggle/SRAM", "io_D[77]", "");
}
