// Seed: 1448536218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_5;
  assign id_3 = id_4;
  wire id_6;
  tri0 id_7;
  wire id_8 = id_4;
  assign #id_9 id_5 = id_7 == 1;
  assign id_7 = 1 ? 1 : 1;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    output tri id_17,
    input uwire id_18,
    input wire id_19
);
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ;
  wire id_54;
  assign id_48 = id_42;
  wire id_55;
  module_0(
      id_41, id_30, id_45, id_54
  );
endmodule
