$date
	Sat Aug 16 10:51:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! X $end
$var reg 1 " L $end
$var reg 1 # O $end
$var reg 1 $ P $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1#
#40
0!
0#
1$
#60
1!
1#
#80
0!
0#
0$
1"
#100
1!
1#
#120
0#
1$
#140
1#
#160
