INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/reports/lsal
	Log files: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/logs/lsal
INFO: [v++ 60-1548] Creating build summary session with primary output /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo.compile_summary, at Tue May 28 10:00:03 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue May 28 10:00:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/reports/lsal/v++_compile_lsal_guidance.html', at Tue May 28 10:00:05 2024
INFO: [v++ 60-895]   Target platform: /opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/hw/zedboard_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: zedboard_202020_1
INFO: [v++ 60-242] Creating kernel: 'compute_matrices'

===>The following messages were generated while  performing high-level synthesis for kernel: compute_matrices Log file: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal/compute_matrices/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/reports/lsal/system_estimate_lsal.xtxt
INFO: [v++ 60-586] Created _x.hw.zedboard_202020_1/lsal.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 11s
