<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Thu May  9 15:22:05 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D2</item>
<item name = "Solution">comb_3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">62, 62, 0.620 us, 0.620 us, 63, 63, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238">fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265">fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_286">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2622, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 124, 2280, 3561, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 387, -</column>
<column name="Register">-, -, 1749, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_286">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 34, 127, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238">fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, 0, 12, 647, 823, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265">fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, 0, 32, 262, 1101, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U91">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U92">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U93">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U94">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U95">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U96">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U97">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U98">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U99">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U100">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U101">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U102">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U103">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U104">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U109">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U110">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U111">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U112">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_1_fu_807_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_fu_813_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln66_1_fu_787_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln66_fu_793_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln71_1_fu_763_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln71_fu_879_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln72_fu_888_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln74_fu_679_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_1_fu_723_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_fu_717_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln81_1_fu_823_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln81_2_fu_829_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln81_fu_1010_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_1018_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_10_fu_747_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_11_fu_741_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln84_12_fu_893_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_13_fu_940_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_14_fu_945_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_15_fu_985_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_16_fu_1032_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_1_fu_951_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_2_fu_991_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_3_fu_1038_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_4_fu_1137_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_5_fu_1171_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_6_fu_1205_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_7_fu_1245_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_8_fu_1279_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_9_fu_735_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_fu_899_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln85_1_fu_1064_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln85_2_fu_1069_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln85_fu_1351_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln86_1_fu_1086_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln86_2_fu_1075_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln86_3_fu_1080_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln86_fu_1384_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln87_fu_1092_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln88_fu_1103_p2">+, 0, 0, 33, 26, 26</column>
<column name="arr_15_fu_729_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_fu_1225_p2">+, 0, 0, 71, 64, 64</column>
<column name="out1_w_1_fu_1375_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_2_fu_1405_p2">+, 0, 0, 34, 27, 27</column>
<column name="out1_w_3_fu_1098_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_4_fu_1109_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_5_fu_1295_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_6_fu_1300_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_7_fu_1306_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_8_fu_1312_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_9_fu_1318_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_fu_1342_p2">+, 0, 0, 33, 26, 26</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 26, 1, 26</column>
<column name="grp_fu_319_p0">26, 5, 32, 160</column>
<column name="grp_fu_319_p1">26, 5, 32, 160</column>
<column name="grp_fu_323_p0">14, 3, 32, 96</column>
<column name="grp_fu_323_p1">14, 3, 32, 96</column>
<column name="grp_fu_375_p0">20, 4, 32, 128</column>
<column name="grp_fu_375_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_reg_1726">64, 0, 64, 0</column>
<column name="add_ln66_reg_1711">64, 0, 64, 0</column>
<column name="add_ln71_1_reg_1691">64, 0, 64, 0</column>
<column name="add_ln81_1_reg_1736">64, 0, 64, 0</column>
<column name="add_ln81_2_reg_1741">64, 0, 64, 0</column>
<column name="add_ln84_10_reg_1680">26, 0, 26, 0</column>
<column name="add_ln85_2_reg_1766">25, 0, 25, 0</column>
<column name="add_ln86_1_reg_1772">26, 0, 26, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="arr_14_reg_1598">64, 0, 64, 0</column>
<column name="empty_21_reg_1570">31, 0, 31, 0</column>
<column name="empty_22_reg_1609">31, 0, 31, 0</column>
<column name="empty_23_reg_1620">31, 0, 31, 0</column>
<column name="empty_24_reg_1634">31, 0, 31, 0</column>
<column name="empty_25_reg_1639">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln84_4_reg_1756">38, 0, 38, 0</column>
<column name="lshr_ln_reg_1686">38, 0, 38, 0</column>
<column name="mul_ln27_reg_1581">32, 0, 32, 0</column>
<column name="mul_ln61_reg_1644">32, 0, 32, 0</column>
<column name="mul_ln68_reg_1670">63, 0, 63, 0</column>
<column name="mul_ln70_reg_1675">63, 0, 63, 0</column>
<column name="mul_ln75_reg_1650">32, 0, 32, 0</column>
<column name="out1_w_1_reg_1827">25, 0, 25, 0</column>
<column name="out1_w_2_reg_1832">27, 0, 27, 0</column>
<column name="out1_w_3_reg_1777">25, 0, 25, 0</column>
<column name="out1_w_4_reg_1782">26, 0, 26, 0</column>
<column name="out1_w_5_reg_1792">25, 0, 25, 0</column>
<column name="out1_w_6_reg_1797">26, 0, 26, 0</column>
<column name="out1_w_7_reg_1802">25, 0, 25, 0</column>
<column name="out1_w_8_reg_1807">26, 0, 26, 0</column>
<column name="out1_w_9_reg_1812">25, 0, 25, 0</column>
<column name="out1_w_reg_1822">26, 0, 26, 0</column>
<column name="reg_396">32, 0, 32, 0</column>
<column name="reg_401">64, 0, 64, 0</column>
<column name="trunc_ln22_1_reg_1550">62, 0, 62, 0</column>
<column name="trunc_ln5_reg_1706">25, 0, 25, 0</column>
<column name="trunc_ln63_1_reg_1731">25, 0, 25, 0</column>
<column name="trunc_ln67_1_reg_1721">26, 0, 26, 0</column>
<column name="trunc_ln67_reg_1716">25, 0, 25, 0</column>
<column name="trunc_ln71_1_reg_1701">25, 0, 25, 0</column>
<column name="trunc_ln71_reg_1696">24, 0, 24, 0</column>
<column name="trunc_ln81_1_reg_1751">26, 0, 26, 0</column>
<column name="trunc_ln81_reg_1746">26, 0, 26, 0</column>
<column name="trunc_ln84_12_reg_1787">39, 0, 39, 0</column>
<column name="trunc_ln84_5_reg_1761">25, 0, 25, 0</column>
<column name="trunc_ln97_1_reg_1556">62, 0, 62, 0</column>
<column name="zext_ln30_1_reg_1588">32, 0, 64, 32</column>
<column name="zext_ln59_reg_1664">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
