$date
	Thu Oct 24 21:56:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module and_instance $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b101 %
b1 $
b101 #
b1 "
b1 !
$end
#10
b1101 !
b1101 &
b1101 #
b1101 %
b1111 "
b1111 $
#20
