// Seed: 2724235770
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    id_28 = -1,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input wire id_6,
    output tri id_7,
    input wand id_8,
    output tri id_9,
    output tri0 id_10,
    output tri id_11,
    input wor id_12,
    input wand id_13,
    input wor id_14,
    input supply1 id_15,
    input supply1 id_16,
    output wire id_17,
    input wire id_18,
    input tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    input wor id_22,
    input wor id_23,
    input supply0 void id_24,
    input supply0 id_25,
    input supply1 id_26
);
  wire id_29;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wand id_6,
    output wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    output wor id_14
);
  parameter integer id_16 = 1;
  assign id_11 = -1;
  wire id_17;
  logic [7:0] id_18, id_19;
  module_0 modCall_1 (
      id_14,
      id_6,
      id_12,
      id_5,
      id_1,
      id_3,
      id_4,
      id_14,
      id_2,
      id_14,
      id_14,
      id_7,
      id_13,
      id_10,
      id_4,
      id_10,
      id_4,
      id_7,
      id_10,
      id_8,
      id_9,
      id_3,
      id_10,
      id_12,
      id_2,
      id_9,
      id_13
  );
  wire id_20;
  assign id_19[-1] = id_4;
  uwire id_21 = id_3;
endmodule
