
;; Function ILI9341_SetAddress (ILI9341_SetAddress, funcdef_no=332, decl_uid=9997, cgraph_uid=336, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 56{32d,24u,0e} in 22{22 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 119[29,29] 120[30,30] 122[31,31] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 122
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 122
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[24],103[25]
;; rd  gen 	(2) 115[28],122[31]
;; rd  kill	(2) 115[28],122[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; rd  out 	(6) 7[4],13[5],102[24],103[25],115[28],122[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ d4(bb 0 insn -1) }u6(13){ d5(bb 0 insn -1) }u7(102){ d24(bb 0 insn -1) }u8(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 113 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  gen 	 100 [cc] 113 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[23],102[24],103[25],113[26],115[28],119[29],122[31]
;; rd  gen 	(3) 100[23],113[26],119[29]
;; rd  kill	(3) 100[23],113[26],119[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; rd  out 	(6) 7[4],13[5],102[24],103[25],115[28],122[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }u16(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 120
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[24],103[25],115[28],122[31]
;; rd  gen 	(2) 114[27],120[30]
;; rd  kill	(2) 114[27],120[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
Processing use of (subreg (reg 114 [ _2 ]) 0) in insn 27:
  Adding insn 21 to worklist
Processing use of (reg 120) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 115 [ address ]) in insn 21:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122) in insn 12:
  Adding insn 60 to worklist
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (subreg (reg 119 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 56{32d,24u,0e} in 22{22 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 115 [ address ])
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 60 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 60 6 15 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 15 60 7 3 2 (nil) [1 uses])
(note 7 15 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 8 7 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 12 9 14 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 12 16 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 16 14 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 15)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 115 [ address ]) [1 *address_4(D)+0 S2 A16]))) "../System/lcd_ili9341.c":92:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ address ])
        (nil)))
(debug_insn 22 21 23 4 (var_location:HI address (subreg:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 25 24 27 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 28 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 28 27 29 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 0 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))

;; Function ILI9341_SendData (ILI9341_SendData, funcdef_no=333, decl_uid=10000, cgraph_uid=337, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 29 count 29 (  1.4)


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,19u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,19u} r103={1d,18u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 372{230d,142u,0e} in 100{98 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 197, 198, 199, 200, 201, 202
;;  reg->defs[] map:	0[0,5] 1[6,9] 2[10,13] 3[14,17] 7[18,18] 12[19,22] 13[23,23] 14[24,26] 15[27,28] 16[29,31] 17[32,34] 18[35,37] 19[38,40] 20[41,43] 21[44,46] 22[47,49] 23[50,52] 24[53,55] 25[56,58] 26[59,61] 27[62,64] 28[65,67] 29[68,70] 30[71,73] 31[74,76] 48[77,78] 49[79,80] 50[81,82] 51[83,84] 52[85,86] 53[87,88] 54[89,90] 55[91,92] 56[93,94] 57[95,96] 58[97,98] 59[99,100] 60[101,102] 61[103,104] 62[105,106] 63[107,108] 64[109,110] 65[111,112] 66[113,114] 67[115,116] 68[117,118] 69[119,120] 70[121,122] 71[123,124] 72[125,126] 73[127,128] 74[129,130] 75[131,132] 76[133,134] 77[135,136] 78[137,138] 79[139,140] 80[141,142] 81[143,144] 82[145,146] 83[147,148] 84[149,150] 85[151,152] 86[153,154] 87[155,156] 88[157,158] 89[159,160] 90[161,162] 91[163,164] 92[165,166] 93[167,168] 94[169,170] 95[171,172] 96[173,174] 97[175,176] 98[177,178] 99[179,180] 100[181,192] 101[193,194] 102[195,195] 103[196,196] 104[197,198] 105[199,200] 106[201,202] 114[203,203] 116[204,204] 117[205,205] 118[206,206] 120[207,208] 123[209,210] 124[211,212] 125[213,217] 127[218,218] 131[219,219] 135[220,220] 137[221,221] 139[222,222] 143[223,223] 147[224,224] 150[225,225] 151[226,226] 153[227,227] 155[228,228] 156[229,229] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d9(1){ }d13(2){ }d17(3){ }d18(7){ }d23(13){ }d26(14){ }d31(16){ }d34(17){ }d37(18){ }d40(19){ }d43(20){ }d46(21){ }d49(22){ }d52(23){ }d55(24){ }d58(25){ }d61(26){ }d64(27){ }d67(28){ }d70(29){ }d73(30){ }d76(31){ }d195(102){ }d196(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[9],2[13],3[17],7[18],13[23],14[26],16[31],17[34],18[37],19[40],20[43],21[46],22[49],23[52],24[55],25[58],26[61],27[64],28[67],29[70],30[73],31[76],102[195],103[196]
;; rd  kill	(73) 0[0,1,2,3,4,5],1[6,7,8,9],2[10,11,12,13],3[14,15,16,17],7[18],13[23],14[24,25,26],16[29,30,31],17[32,33,34],18[35,36,37],19[38,39,40],20[41,42,43],21[44,45,46],22[47,48,49],23[50,51,52],24[53,54,55],25[56,57,58],26[59,60,61],27[62,63,64],28[65,66,67],29[68,69,70],30[71,72,73],31[74,75,76],102[195],103[196]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[5],1[9],7[18],13[23],102[195],103[196]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d18(bb 0 insn -1) }u1(13){ d23(bb 0 insn -1) }u2(102){ d195(bb 0 insn -1) }u3(103){ d196(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 127 153
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 127 153
;; live  kill	
;; rd  in  	(6) 0[5],1[9],7[18],13[23],102[195],103[196]
;; rd  gen 	(5) 100[192],124[212],125[217],127[218],153[227]
;; rd  kill	(21) 100[181,182,183,184,185,186,187,188,189,190,191,192],124[211,212],125[213,214,215,216,217],127[218],153[227]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 2 5 )->[3]->( 18 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d18(bb 0 insn -1) }u10(13){ d23(bb 0 insn -1) }u11(102){ d195(bb 0 insn -1) }u12(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 116 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 116 131
;; live  kill	
;; rd  in  	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;; rd  gen 	(3) 100[191],116[204],131[219]
;; rd  kill	(14) 100[181,182,183,184,185,186,187,188,189,190,191,192],116[204],131[219]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 2 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d18(bb 0 insn -1) }u18(13){ d23(bb 0 insn -1) }u19(102){ d195(bb 0 insn -1) }u20(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 114 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 114 135
;; live  kill	
;; rd  in  	(10) 7[18],13[23],100[190],102[195],103[196],114[203],124[212],125[217],135[220],153[227]
;; rd  gen 	(3) 100[190],114[203],135[220]
;; rd  kill	(14) 100[181,182,183,184,185,186,187,188,189,190,191,192],114[203],135[220]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 4 )->[5]->( 18 3 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d18(bb 0 insn -1) }u26(13){ d23(bb 0 insn -1) }u27(102){ d195(bb 0 insn -1) }u28(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 0 [r0] 100 [cc] 137 139
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;; rd  gen 	(4) 0[4],100[182],137[221],139[222]
;; rd  kill	(23) 0[0,1,2,3,4,5],14[24,25,26],100[181,182,183,184,185,186,187,188,189,190,191,192],137[221],139[222]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 3 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ d18(bb 0 insn -1) }u37(13){ d23(bb 0 insn -1) }u38(102){ d195(bb 0 insn -1) }u39(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 117
;; live  kill	
;; rd  in  	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;; rd  gen 	(2) 100[188],117[205]
;; rd  kill	(13) 100[181,182,183,184,185,186,187,188,189,190,191,192],117[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; rd  out 	(8) 7[18],13[23],102[195],103[196],117[205],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ d18(bb 0 insn -1) }u46(13){ d23(bb 0 insn -1) }u47(102){ d195(bb 0 insn -1) }u48(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[18],13[23],102[195],103[196],117[205],124[212],125[217],153[227]
;; rd  gen 	(1) 100[187]
;; rd  kill	(12) 100[181,182,183,184,185,186,187,188,189,190,191,192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ d18(bb 0 insn -1) }u52(13){ d23(bb 0 insn -1) }u53(102){ d195(bb 0 insn -1) }u54(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; rd  in  	(7) 7[18],13[23],102[195],103[196],124[212],125[217],153[227]
;; rd  gen 	(1) 125[216]
;; rd  kill	(5) 125[213,214,215,216,217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[216],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 6 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ d18(bb 0 insn -1) }u58(13){ d23(bb 0 insn -1) }u59(102){ d195(bb 0 insn -1) }u60(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; rd  in  	(8) 7[18],13[23],102[195],103[196],117[205],124[212],125[217],153[227]
;; rd  gen 	(1) 125[215]
;; rd  kill	(5) 125[213,214,215,216,217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; rd  out 	(7) 7[18],13[23],102[195],103[196],124[212],125[215],153[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 9 8 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(7){ d18(bb 0 insn -1) }u64(13){ d23(bb 0 insn -1) }u65(102){ d195(bb 0 insn -1) }u66(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 155 156
;; live  kill	
;; rd  in  	(9) 7[18],13[23],102[195],103[196],124[212],125[215,216,217],153[227]
;; rd  gen 	(2) 155[228],156[229]
;; rd  kill	(2) 155[228],156[229]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; rd  out 	(11) 7[18],13[23],102[195],103[196],124[212],125[215,216,217],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 10 16 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ d18(bb 0 insn -1) }u68(13){ d23(bb 0 insn -1) }u69(102){ d195(bb 0 insn -1) }u70(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(14) 7[18],13[23],102[195],103[196],124[211,212],125[213,214,215,216,217],153[227],155[228],156[229]
;; rd  gen 	(1) 100[186]
;; rd  kill	(12) 100[181,182,183,184,185,186,187,188,189,190,191,192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; rd  out 	(14) 7[18],13[23],102[195],103[196],124[211,212],125[213,214,215,216,217],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(7){ d18(bb 0 insn -1) }u77(13){ d23(bb 0 insn -1) }u78(102){ d195(bb 0 insn -1) }u79(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125 143
;; live  kill	
;; rd  in  	(14) 7[18],13[23],102[195],103[196],124[211,212],125[213,214,215,216,217],153[227],155[228],156[229]
;; rd  gen 	(3) 120[207],125[213],143[223]
;; rd  kill	(8) 120[207,208],125[213,214,215,216,217],143[223]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; rd  out 	(11) 7[18],13[23],102[195],103[196],120[207],124[211,212],125[213],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(7){ d18(bb 0 insn -1) }u84(13){ d23(bb 0 insn -1) }u85(102){ d195(bb 0 insn -1) }u86(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125
;; live  kill	
;; rd  in  	(14) 7[18],13[23],102[195],103[196],124[211,212],125[213,214,215,216,217],153[227],155[228],156[229]
;; rd  gen 	(2) 120[208],125[214]
;; rd  kill	(7) 120[207,208],125[213,214,215,216,217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; rd  out 	(11) 7[18],13[23],102[195],103[196],120[208],124[211,212],125[214],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 13 14 12 )->[14]->( 14 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ d18(bb 0 insn -1) }u89(13){ d23(bb 0 insn -1) }u90(102){ d195(bb 0 insn -1) }u91(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 118 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 100 [cc] 118 147
;; live  kill	
;; rd  in  	(16) 7[18],13[23],100[185],102[195],103[196],118[206],120[207,208],124[211,212],125[213,214],147[224],153[227],155[228],156[229]
;; rd  gen 	(3) 100[185],118[206],147[224]
;; rd  kill	(14) 100[181,182,183,184,185,186,187,188,189,190,191,192],118[206],147[224]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; rd  out 	(13) 7[18],13[23],102[195],103[196],120[207,208],124[211,212],125[213,214],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u96(7){ d18(bb 0 insn -1) }u97(13){ d23(bb 0 insn -1) }u98(102){ d195(bb 0 insn -1) }u99(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 155 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[18],13[23],102[195],103[196],120[207,208],124[211,212],125[213,214],153[227],155[228],156[229]
;; rd  gen 	(3) 0[3],100[181],150[225]
;; rd  kill	(22) 0[0,1,2,3,4,5],14[24,25,26],100[181,182,183,184,185,186,187,188,189,190,191,192],150[225]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; rd  out 	(13) 7[18],13[23],102[195],103[196],120[207,208],124[211,212],125[213,214],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 15 )->[16]->( 11 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ d18(bb 0 insn -1) }u113(13){ d23(bb 0 insn -1) }u114(102){ d195(bb 0 insn -1) }u115(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125
;; lr  def 	 100 [cc] 124 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 100 [cc] 124 151
;; live  kill	
;; rd  in  	(16) 0[3],7[18],13[23],100[181],102[195],103[196],120[207,208],124[211,212],125[213,214],150[225],153[227],155[228],156[229]
;; rd  gen 	(3) 100[183],124[211],151[226]
;; rd  kill	(15) 100[181,182,183,184,185,186,187,188,189,190,191,192],124[211,212],151[226]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; rd  out 	(10) 7[18],13[23],102[195],103[196],124[211],125[213,214],153[227],155[228],156[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 16 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u123(7){ d18(bb 0 insn -1) }u124(13){ d23(bb 0 insn -1) }u125(102){ d195(bb 0 insn -1) }u126(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 123
;; live  kill	
;; rd  in  	(10) 7[18],13[23],102[195],103[196],124[211],125[213,214],153[227],155[228],156[229]
;; rd  gen 	(1) 123[209]
;; rd  kill	(2) 123[209,210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[18],13[23],102[195],103[196],123[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 5 3 15 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u128(7){ d18(bb 0 insn -1) }u129(13){ d23(bb 0 insn -1) }u130(102){ d195(bb 0 insn -1) }u131(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(14) 7[18],13[23],102[195],103[196],120[207,208],124[211,212],125[213,214,217],153[227],155[228],156[229]
;; rd  gen 	(1) 123[210]
;; rd  kill	(2) 123[209,210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[18],13[23],102[195],103[196],123[210]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u132(7){ d18(bb 0 insn -1) }u133(13){ d23(bb 0 insn -1) }u134(102){ d195(bb 0 insn -1) }u135(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[18],13[23],102[195],103[196],123[209,210]
;; rd  gen 	(1) 0[2]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[18],13[23],102[195],103[196]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ d2(bb 19 insn 162) }u139(7){ d18(bb 0 insn -1) }u140(13){ d23(bb 0 insn -1) }u141(102){ d195(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[2],7[18],13[23],102[195],103[196]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d2(bb 19 insn 162) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 68 to worklist
  Adding insn 71 to worklist
  Adding insn 96 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
Finished finding needed instructions:
  Adding insn 162 to worklist
Processing use of (reg 123 [ <retval> ]) in insn 162:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
Processing use of (reg 125 [ length ]) in insn 9:
  Adding insn 7 to worklist
  Adding insn 104 to worklist
Processing use of (reg 143) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 125 [ length ]) in insn 103:
  Adding insn 3 to worklist
  Adding insn 74 to worklist
  Adding insn 82 to worklist
Processing use of (reg 125 [ length ]) in insn 82:
Processing use of (reg 125 [ length ]) in insn 74:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 163:
Processing use of (reg 100 cc) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 125 [ length ]) in insn 146:
Processing use of (reg 13 sp) in insn 132:
Processing use of (reg 0 r0) in insn 132:
  Adding insn 191 to worklist
Processing use of (reg 1 r1) in insn 132:
  Adding insn 130 to worklist
Processing use of (reg 2 r2) in insn 132:
  Adding insn 190 to worklist
Processing use of (reg 3 r3) in insn 132:
  Adding insn 128 to worklist
Processing use of (reg 120 [ len ]) in insn 128:
  Adding insn 6 to worklist
  Adding insn 189 to worklist
Processing use of (reg 125 [ length ]) in insn 6:
Processing use of (reg 155) in insn 190:
  Adding insn 129 to worklist
Processing use of (reg 124 [ data ]) in insn 130:
  Adding insn 2 to worklist
  Adding insn 140 to worklist
Processing use of (reg 124 [ data ]) in insn 140:
Processing use of (reg 151) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 120 [ len ]) in insn 139:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 156) in insn 191:
  Adding insn 131 to worklist
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 150) in insn 135:
  Adding insn 133 to worklist
Processing use of (reg 0 r0) in insn 133:
Processing use of (reg 153) in insn 117:
  Adding insn 14 to worklist
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 118 [ _20 ]) in insn 121:
  Adding insn 119 to worklist
Processing use of (subreg (reg 147 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 119:
Processing use of (reg 100 cc) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 125 [ length ]) in insn 95:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 117 [ _15 ]) in insn 70:
  Adding insn 66 to worklist
Processing use of (reg 153) in insn 66:
Processing use of (reg 100 cc) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 117 [ _15 ]) in insn 67:
Processing use of (reg 137) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 153) in insn 46:
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 0 r0) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 139) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 0 r0) in insn 51:
Processing use of (reg 153) in insn 36:
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 114 [ _2 ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (subreg (reg 135 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 38:
Processing use of (reg 153) in insn 22:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 116 [ _4 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (subreg (reg 131 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 24:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 153) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,19u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,19u} r103={1d,18u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 372{230d,142u,0e} in 100{98 regular + 2 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ length ])
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../System/lcd_ili9341.c":98:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":100:2 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 153)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":100:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])) "../System/lcd_ili9341.c":100:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 12 [0xc]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
            (const_int 64 [0x40]))) "../System/lcd_ili9341.c":100:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (nil)))
(jump_insn 17 16 55 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":100:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(code_label 55 17 18 3 11 (nil) [0 uses])
(note 18 55 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":112:2 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 3 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":112:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 26 25 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../System/lcd_ili9341.c":112:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 151)
      ; pc falls through to BB 6
(code_label 30 26 31 4 8 (nil) [2 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
(debug_insn 33 32 36 4 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
(insn 36 33 38 4 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 38 36 39 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../System/lcd_ili9341.c":103:51 -1
     (nil))
(debug_insn 43 42 45 5 (debug_marker) "../System/lcd_ili9341.c":104:3 -1
     (nil))
(insn 45 43 46 5 (set (reg:SI 137)
        (const_int 64 [0x40])) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 137)) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 47 46 49 5 (debug_marker) "../System/lcd_ili9341.c":105:3 -1
     (nil))
(insn 49 47 50 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":105:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 51 50 53 5 (set (reg:SI 139)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 51 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":105:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 54 53 60 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../System/lcd_ili9341.c":105:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 151)
      ; pc falls through to BB 3
(note 60 54 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI length (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker:BLK) "../System/lcd_ili9341.c":96:9 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../System/lcd_ili9341.c":115:2 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 117 [ _15 ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 20 [0x14])) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])) "../System/lcd_ili9341.c":115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 20 [0x14]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (nil)))
(insn 67 66 68 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 79)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 512 [0x200]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _15 ])
        (nil)))
(jump_insn 71 70 72 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 85)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 8 (debug_marker) "../System/lcd_ili9341.c":118:4 -1
     (nil))
(insn 74 73 75 8 (set (reg/v:SI 125 [ length ])
        (lshiftrt:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":118:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 75 74 76 8 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":118:8 -1
     (nil))
(debug_insn 76 75 79 8 (debug_marker) "../System/lcd_ili9341.c":119:4 -1
     (nil))
      ; pc falls through to BB 10
(code_label 79 76 80 9 12 (nil) [1 uses])
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 9 (debug_marker) "../System/lcd_ili9341.c":121:4 -1
     (nil))
(insn 82 81 83 9 (set (reg/v:SI 125 [ length ])
        (ashift:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":121:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 83 82 84 9 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":121:8 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/lcd_ili9341.c":122:4 -1
     (nil))
(code_label 85 84 86 10 13 (nil) [1 uses])
(note 86 85 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 129 86 131 10 (set (reg:SI 155)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 145 10 (set (reg/f:SI 156)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 145 131 87 11 16 (nil) [1 uses])
(note 87 145 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 11 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 89 88 90 11 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 91 90 92 11 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
(debug_insn 92 91 95 11 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
(insn 95 92 96 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 12 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
(debug_insn 100 99 103 12 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
(insn 103 100 104 12 (set (reg:SI 143)
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65280 [0xffffffffffff0100]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 104 103 106 12 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg:SI 143)
            (const_int -255 [0xffffffffffffff01]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 106 104 189 12 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
(insn 189 106 168 12 (set (reg/v:SI 120 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 168 189 167 13 18 (nil) [1 uses])
(note 167 168 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 167 7 13 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 7 6 109 13 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 109 7 120 13 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
(code_label 120 109 110 14 15 (nil) [1 uses])
(note 110 120 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 14 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 112 111 113 14 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
(debug_insn 114 113 117 14 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
(insn 117 114 119 14 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 119 117 121 14 (set (reg:SI 118 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 121 119 122 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _20 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _20 ])
        (nil)))
(jump_insn 122 121 123 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 120)
(note 123 122 124 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 15 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
(debug_insn 125 124 128 15 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
(insn 128 125 190 15 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 128 130 15 (set (reg:SI 2 r2)
        (reg:SI 155)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(insn 130 190 191 15 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 130 132 15 (set (reg:SI 0 r0)
        (reg/f:SI 156)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(call_insn 132 191 133 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 133 132 135 15 (set (reg:SI 150)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 135 133 136 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":146:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 136 135 137 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../System/lcd_ili9341.c":146:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 151)
(note 137 136 138 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 16 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
(insn 139 138 140 16 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 120 [ len ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":152:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
(insn 140 139 141 16 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (reg/v/f:SI 124 [ data ])
            (reg:SI 151))) "../System/lcd_ili9341.c":152:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 141 140 142 16 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
(debug_insn 142 141 143 16 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
(debug_insn 143 142 144 16 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
(debug_insn 144 143 146 16 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
(insn 146 144 147 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":155:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 150 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 145)
            (pc))) "../System/lcd_ili9341.c":155:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 145)
(note 150 147 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 150 151 17 (set (reg:SI 123 [ <retval> ])
        (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":157:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 19
(code_label 151 9 152 18 9 (nil) [3 uses])
(note 152 151 8 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 8 152 155 18 (set (reg:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":107:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 155 8 156 18 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 18 (var_location:SI length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 18 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 161 18 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 161 158 164 19 7 (nil) [0 uses])
(note 164 161 162 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 19 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "../System/lcd_ili9341.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ <retval> ])
        (nil)))
(insn 163 162 0 19 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":158:1 -1
     (nil))

;; Function ILI9341_SendRepeatedData (ILI9341_SendRepeatedData, funcdef_no=334, decl_uid=10003, cgraph_uid=338, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 67{33d,34u,0e} in 32{32 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,25] 102[26,26] 103[27,27] 113[28,29] 115[30,30] 116[31,31] 117[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;; rd  gen 	(3) 100[25],115[30],116[31]
;; rd  kill	(4) 100[24,25],115[30],116[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; rd  out 	(6) 7[5],13[6],102[26],103[27],115[30],116[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d26(bb 0 insn -1) }u11(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 113 117
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],115[30],116[31]
;; rd  gen 	(2) 113[29],117[32]
;; rd  kill	(3) 113[28,29],117[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; rd  out 	(8) 7[5],13[6],102[26],103[27],113[29],115[30],116[31],117[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ d5(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(102){ d26(bb 0 insn -1) }u15(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  gen 	 100 [cc] 113
;; live  kill	
;; rd  in  	(10) 7[5],13[6],100[24],102[26],103[27],113[28,29],115[30],116[31],117[32]
;; rd  gen 	(2) 100[24],113[28]
;; rd  kill	(4) 100[24,25],113[28,29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; rd  out 	(8) 7[5],13[6],102[26],103[27],113[28],115[30],116[31],117[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d26(bb 0 insn -1) }u28(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[26],103[27],113[28],115[30],116[31],117[32]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u30(0){ d0(bb 5 insn 44) }u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 44) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 36 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
  Adding insn 44 to worklist
Processing use of (reg 0 r0) in insn 45:
Processing use of (subreg (reg 115 [ data ]) 0) in insn 24:
  Adding insn 2 to worklist
Processing use of (reg 117) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 113 [ i ]) in insn 35:
  Adding insn 31 to worklist
Processing use of (reg 116 [ num_copies ]) in insn 35:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ i ]) in insn 31:
  Adding insn 5 to worklist
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 116 [ num_copies ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 67{33d,34u,0e} in 32{32 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 116 [ num_copies ])
        (reg:SI 1 r1 [ num_copies ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ num_copies ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/lcd_ili9341.c":163:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI increment (const_int 1 [0x1])) "../System/lcd_ili9341.c":163:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":165:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":165:7 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 47 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 37)
(note 47 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 47 22 3 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":165:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 5 34 3 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 34 22 16 4 33 (nil) [1 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
(debug_insn 21 20 24 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
(insn 24 21 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
(code_label 37 36 38 5 32 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 44 5 (debug_marker) "../System/lcd_ili9341.c":168:2 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd_ili9341.c":169:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 0 5 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":169:1 -1
     (nil))

;; Function ILI9341_RecvData (ILI9341_RecvData, funcdef_no=335, decl_uid=10006, cgraph_uid=339, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r115={1d,1u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 78{39d,39u,0e} in 37{37 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,29] 115[30,30] 121[31,31] 122[32,32] 123[33,33] 124[34,34] 126[35,35] 127[36,36] 128[37,37] 129[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 122 123 124
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 122 123 124
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[25],103[26]
;; rd  gen 	(5) 100[24],113[27],122[32],123[33],124[34]
;; rd  kill	(6) 100[23,24],113[27],122[32],123[33],124[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; rd  out 	(6) 7[4],13[5],102[25],103[26],122[32],123[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d25(bb 0 insn -1) }u15(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  def 	 114 121 126 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 114 121 126 127 128
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],122[32],123[33]
;; rd  gen 	(5) 114[29],121[31],126[35],127[36],128[37]
;; rd  kill	(6) 114[28,29],121[31],126[35],127[36],128[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; rd  out 	(7) 7[4],13[5],102[25],103[26],114[29],121[31],128[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d25(bb 0 insn -1) }u24(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; lr  def 	 100 [cc] 114 115 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  gen 	 100 [cc] 114 115 129
;; live  kill	
;; rd  in  	(11) 7[4],13[5],100[23],102[25],103[26],114[28,29],115[30],121[31],128[37],129[38]
;; rd  gen 	(4) 100[23],114[28],115[30],129[38]
;; rd  kill	(6) 100[23,24],114[28,29],115[30],129[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; rd  out 	(7) 7[4],13[5],102[25],103[26],114[28],121[31],128[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d4(bb 0 insn -1) }u34(13){ d5(bb 0 insn -1) }u35(102){ d25(bb 0 insn -1) }u36(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[4],13[5],102[25],103[26],114[28],121[31],122[32],123[33],128[37]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(7){ d4(bb 0 insn -1) }u38(13){ d5(bb 0 insn -1) }u39(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
Finished finding needed instructions:
Processing use of (reg 128) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 114 [ ivtmp.41 ]) in insn 41:
  Adding insn 27 to worklist
Processing use of (subreg (reg 115 [ _11 ]) 0) in insn 41:
  Adding insn 38 to worklist
Processing use of (reg 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ]) in insn 38:
Processing use of (reg 122 [ address ]) in insn 27:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 114 [ ivtmp.41 ]) in insn 46:
Processing use of (reg 121 [ _23 ]) in insn 46:
  Adding insn 30 to worklist
Processing use of (reg 122 [ address ]) in insn 30:
Processing use of (reg 127) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 126) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 123 [ length ]) in insn 28:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 14:
  Adding insn 8 to worklist
Processing use of (reg 124) in insn 14:
  Adding insn 12 to worklist
Processing use of (reg 122 [ address ]) in insn 8:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 123 [ length ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r115={1d,1u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 78{39d,39u,0e} in 37{37 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 122 [ address ])
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 123 [ length ])
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 122 [ address ]) [1 *address_7(D)+0 S2 A16]))) "../System/lcd_ili9341.c":272:2 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 9 8 10 2 (var_location:HI address (subreg:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 12 11 14 2 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 12 15 2 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/lcd_ili9341.c":274:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd_ili9341.c":274:7 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ length ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 50)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(insn 28 27 29 3 (set (reg:SI 126)
        (ashift:SI (reg/v:SI 123 [ length ])
            (const_int 1 [0x1]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 123 [ length ])
        (nil)))
(insn 29 28 30 3 (set (reg:SI 127)
        (plus:SI (reg:SI 126)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 30 29 36 3 (set (reg:SI 121 [ _23 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (reg:SI 127))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ address ])
            (nil))))
(insn 36 30 45 3 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 45 36 31 4 42 (nil) [1 uses])
(note 31 45 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
(debug_insn 35 34 37 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
(insn 37 35 38 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (nil))
(insn 38 37 41 4 (set (reg:SI 115 [ _11 ])
        (zero_extend:SI (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ]))) "../System/lcd_ili9341.c":62:9 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (nil)))
(insn 41 38 42 4 (set (mem:HI (pre_inc:SI (reg:SI 114 [ ivtmp.41 ])) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 115 [ _11 ]) 0)) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_INC (reg:SI 114 [ ivtmp.41 ])
        (expr_list:REG_DEAD (reg:SI 115 [ _11 ])
            (nil))))
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 45)
(code_label 50 47 51 5 40 (nil) [1 uses])
(note 51 50 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function ILI9341_SetOrientation (ILI9341_SetOrientation, funcdef_no=336, decl_uid=10008, cgraph_uid=340, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,10u,1e} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,2u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} 
;;    total ref usage 184{124d,58u,2e} in 57{56 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 108, 109, 110
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,104] 101[105,105] 102[106,106] 103[107,107] 104[108,108] 105[109,109] 106[110,110] 115[111,111] 116[112,112] 117[113,113] 118[114,114] 123[115,115] 124[116,116] 126[117,117] 127[118,118] 129[119,119] 131[120,120] 133[121,122] 134[123,123] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[106],103[107]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[106],103[107]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[10],13[13],102[106],103[107]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d106(bb 0 insn -1) }u3(103){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116 117 118 134
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116 117 118 134
;; live  kill	
;; rd  in  	(5) 0[2],7[10],13[13],102[106],103[107]
;; rd  gen 	(4) 116[112],117[113],118[114],134[123]
;; rd  kill	(4) 116[112],117[113],118[114],134[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; rd  out 	(6) 7[10],13[13],102[106],103[107],116[112],134[123]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d10(bb 0 insn -1) }u11(13){ d13(bb 0 insn -1) }u12(102){ d106(bb 0 insn -1) }u13(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 115 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; live  gen 	 100 [cc] 115 123
;; live  kill	
;; rd  in  	(9) 7[10],13[13],100[104],102[106],103[107],115[111],116[112],123[115],134[123]
;; rd  gen 	(3) 100[104],115[111],123[115]
;; rd  kill	(6) 100[101,102,103,104],115[111],123[115]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 134
;; rd  out 	(7) 7[10],13[13],102[106],103[107],115[111],116[112],134[123]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d10(bb 0 insn -1) }u19(13){ d13(bb 0 insn -1) }u20(102){ d106(bb 0 insn -1) }u21(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 124 126 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[10],13[13],102[106],103[107],115[111],116[112],134[123]
;; rd  gen 	(5) 0[0],100[102],124[116],126[117],127[118]
;; rd  kill	(12) 0[0,1,2],14[14,15],100[101,102,103,104],124[116],126[117],127[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[10],13[13],102[106],103[107],116[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d10(bb 0 insn -1) }u34(13){ d13(bb 0 insn -1) }u35(102){ d106(bb 0 insn -1) }u36(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[106],103[107],116[112]
;; rd  gen 	(1) 100[101]
;; rd  kill	(4) 100[101,102,103,104]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[10],13[13],102[106],103[107],116[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ d10(bb 0 insn -1) }u40(13){ d13(bb 0 insn -1) }u41(102){ d106(bb 0 insn -1) }u42(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 129 133
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[106],103[107],116[112]
;; rd  gen 	(2) 129[119],133[121]
;; rd  kill	(3) 129[119],133[121,122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; rd  out 	(6) 7[10],13[13],102[106],103[107],116[112],133[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ d10(bb 0 insn -1) }u46(13){ d13(bb 0 insn -1) }u47(102){ d106(bb 0 insn -1) }u48(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 131 133
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[106],103[107],116[112]
;; rd  gen 	(2) 131[120],133[122]
;; rd  kill	(3) 131[120],133[121,122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; rd  out 	(6) 7[10],13[13],102[106],103[107],116[112],133[122]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ d10(bb 0 insn -1) }u52(13){ d13(bb 0 insn -1) }u53(102){ d106(bb 0 insn -1) }u54(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[10],13[13],102[106],103[107],116[112],133[121,122]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[106],103[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(7){ d10(bb 0 insn -1) }u58(13){ d13(bb 0 insn -1) }u59(102){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[106],103[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 54 to worklist
  Adding insn 61 to worklist
  Adding insn 71 to worklist
  Adding insn 77 to worklist
Finished finding needed instructions:
Processing use of (reg 116 [ orientation ]) in insn 77:
  Adding insn 2 to worklist
Processing use of (reg 133) in insn 77:
  Adding insn 69 to worklist
  Adding insn 59 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 131) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 133) in insn 71:
Processing use of (reg 129) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 133) in insn 61:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 116 [ orientation ]) in insn 53:
Processing use of (reg 124) in insn 37:
  Adding insn 34 to worklist
Processing use of (subreg (reg 126) 0) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 13 sp) in insn 48:
Processing use of (reg 0 r0) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 1 r1) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 115 [ _14 ]) in insn 46:
  Adding insn 24 to worklist
Processing use of (subreg (reg 123 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 24:
Processing use of (reg 127) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 102 sfp) in insn 45:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 116 [ orientation ]) in insn 50:
Processing use of (reg 134) in insn 22:
  Adding insn 86 to worklist
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _14 ]) in insn 26:
Processing use of (reg 102 sfp) in insn 12:
Processing use of (subreg (reg 118 [ orientations[orientation_5(D)] ]) 0) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 116 [ orientation ]) in insn 10:
Processing use of (reg 117) in insn 10:
  Adding insn 9 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,10u,1e} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,2u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} 
;;    total ref usage 184{124d,58u,2e} in 57{56 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 116 [ orientation ])
        (reg:SI 0 r0 [ orientation ])) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ orientation ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 118 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 12 10 13 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter+0 S2 A16])
        (subreg:HI (reg:SI 118 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 16 15 86 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 86 16 25 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 25 86 17 3 54 (nil) [1 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _14 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 4 (set (reg:SI 126)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 126) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 41 40 42 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 45 44 46 4 (set (reg/f:SI 127)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 46 45 47 4 (set (reg:SI 1 r1)
        (reg:SI 115 [ _14 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 49 48 50 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 55)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 65)
(code_label 55 54 56 6 55 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 6 (set (reg:DI 129)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 61 60 62 6 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 129)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(debug_insn 62 61 65 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 65 62 66 7 56 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:DI 131)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 7 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 131)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 131)
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 73 72 74 8 57 (nil) [0 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 77 75 78 8 (set (mem/c:SI (plus:SI (reg/f:SI 133)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 116 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg/v:SI 116 [ orientation ])
            (nil))))
(debug_insn 78 77 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetDisplayWindow (ILI9341_SetDisplayWindow, funcdef_no=337, decl_uid=10013, cgraph_uid=341, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 12 (  1.3)


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,2e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 328{228d,98u,2e} in 125{123 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,12] 3[13,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,183] 101[184,185] 102[186,186] 103[187,187] 104[188,189] 105[190,191] 106[192,193] 115[194,194] 125[195,195] 133[196,196] 134[197,197] 135[198,198] 140[199,199] 141[200,200] 142[201,201] 143[202,202] 144[203,203] 146[204,204] 148[205,205] 149[206,206] 150[207,207] 155[208,208] 157[209,209] 163[210,210] 164[211,211] 166[212,212] 168[213,213] 170[214,214] 172[215,215] 173[216,216] 174[217,217] 179[218,218] 181[219,219] 187[220,220] 188[221,221] 190[222,222] 195[223,223] 196[224,224] 198[225,225] 199[226,226] 200[227,227] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[9],2[12],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[186],103[187]
;; rd  kill	(71) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12],3[13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[186],103[187]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[4],1[9],2[12],3[15],7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d186(bb 0 insn -1) }u3(103){ d187(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 140 141 142 143 144 146 148 149 150 155 157 200
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 140 141 142 143 144 146 148 149 150 155 157 200
;; live  kill	
;; rd  in  	(8) 0[4],1[9],2[12],3[15],7[16],13[21],102[186],103[187]
;; rd  gen 	(13) 115[194],140[199],141[200],142[201],143[202],144[203],146[204],148[205],149[206],150[207],155[208],157[209],200[227]
;; rd  kill	(13) 115[194],140[199],141[200],142[201],143[202],144[203],146[204],148[205],149[206],150[207],155[208],157[209],200[227]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; rd  out 	(7) 7[16],13[21],102[186],103[187],141[200],143[202],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u26(7){ d16(bb 0 insn -1) }u27(13){ d21(bb 0 insn -1) }u28(102){ d186(bb 0 insn -1) }u29(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 135 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  gen 	 100 [cc] 135 163
;; live  kill	
;; rd  in  	(10) 7[16],13[21],100[183],102[186],103[187],135[198],141[200],143[202],163[210],200[227]
;; rd  gen 	(3) 100[183],135[198],163[210]
;; rd  kill	(7) 100[179,180,181,182,183],135[198],163[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; rd  out 	(7) 7[16],13[21],102[186],103[187],141[200],143[202],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(7){ d16(bb 0 insn -1) }u35(13){ d21(bb 0 insn -1) }u36(102){ d186(bb 0 insn -1) }u37(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 164 166 168 170 172 173 174 179 181 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  gen 	 0 [r0] 1 [r1] 125 164 166 168 170 172 173 174 179 181 199
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[16],13[21],102[186],103[187],141[200],143[202],200[227]
;; rd  gen 	(12) 0[3],125[195],164[211],166[212],168[213],170[214],172[215],173[216],174[217],179[218],181[219],199[226]
;; rd  kill	(19) 0[0,1,2,3,4],14[22,23,24],125[195],164[211],166[212],168[213],170[214],172[215],173[216],174[217],179[218],181[219],199[226]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; rd  out 	(6) 7[16],13[21],102[186],103[187],199[226],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u64(7){ d16(bb 0 insn -1) }u65(13){ d21(bb 0 insn -1) }u66(102){ d186(bb 0 insn -1) }u67(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 134 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  gen 	 100 [cc] 134 187
;; live  kill	
;; rd  in  	(9) 7[16],13[21],100[181],102[186],103[187],134[197],187[220],199[226],200[227]
;; rd  gen 	(3) 100[181],134[197],187[220]
;; rd  kill	(7) 100[179,180,181,182,183],134[197],187[220]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; rd  out 	(6) 7[16],13[21],102[186],103[187],199[226],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u72(7){ d16(bb 0 insn -1) }u73(13){ d21(bb 0 insn -1) }u74(102){ d186(bb 0 insn -1) }u75(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  gen 	 0 [r0] 1 [r1] 188 190
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[16],13[21],102[186],103[187],199[226],200[227]
;; rd  gen 	(3) 0[2],188[221],190[222]
;; rd  kill	(10) 0[0,1,2,3,4],14[22,23,24],188[221],190[222]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; rd  out 	(5) 7[16],13[21],102[186],103[187],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u83(7){ d16(bb 0 insn -1) }u84(13){ d21(bb 0 insn -1) }u85(102){ d186(bb 0 insn -1) }u86(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 133 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  gen 	 100 [cc] 133 195
;; live  kill	
;; rd  in  	(8) 7[16],13[21],100[179],102[186],103[187],133[196],195[223],200[227]
;; rd  gen 	(3) 100[179],133[196],195[223]
;; rd  kill	(7) 100[179,180,181,182,183],133[196],195[223]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; rd  out 	(5) 7[16],13[21],102[186],103[187],200[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u91(7){ d16(bb 0 insn -1) }u92(13){ d21(bb 0 insn -1) }u93(102){ d186(bb 0 insn -1) }u94(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 196 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 196 198
;; live  kill	
;; rd  in  	(5) 7[16],13[21],102[186],103[187],200[227]
;; rd  gen 	(2) 196[224],198[225]
;; rd  kill	(2) 196[224],198[225]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(7){ d16(bb 0 insn -1) }u98(13){ d21(bb 0 insn -1) }u99(102){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[186],103[187]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 100 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 114 to worklist
  Adding insn 109 to worklist
  Adding insn 135 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 151 to worklist
  Adding insn 146 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
Finished finding needed instructions:
Processing use of (reg 196) in insn 161:
  Adding insn 158 to worklist
Processing use of (subreg (reg 198) 0) in insn 161:
  Adding insn 159 to worklist
Processing use of (reg 200) in insn 146:
  Adding insn 175 to worklist
Processing use of (reg 100 cc) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 133 [ _41 ]) in insn 150:
  Adding insn 148 to worklist
Processing use of (subreg (reg 195 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 148:
Processing use of (reg 188) in insn 124:
  Adding insn 121 to worklist
Processing use of (subreg (reg 190) 0) in insn 124:
  Adding insn 122 to worklist
Processing use of (reg 13 sp) in insn 135:
Processing use of (reg 0 r0) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 1 r1) in insn 135:
  Adding insn 133 to worklist
Processing use of (reg 199) in insn 134:
  Adding insn 70 to worklist
Processing use of (reg 102 sfp) in insn 70:
Processing use of (reg 200) in insn 109:
Processing use of (reg 100 cc) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 134 [ _42 ]) in insn 113:
  Adding insn 111 to worklist
Processing use of (subreg (reg 187 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 111:
Processing use of (reg 164) in insn 62:
  Adding insn 59 to worklist
Processing use of (subreg (reg 166) 0) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 13 sp) in insn 73:
Processing use of (reg 0 r0) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 1 r1) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 199) in insn 72:
Processing use of (reg 102 sfp) in insn 79:
Processing use of (subreg (reg 168) 0) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 141 [ Ypos ]) in insn 77:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 102 sfp) in insn 84:
Processing use of (subreg (reg 170 [ _15 ]) 0) in insn 84:
  Adding insn 82 to worklist
Processing use of (subreg (reg 125 [ _15 ]) 0) in insn 82:
  Adding insn 81 to worklist
Processing use of (subreg (reg 141 [ Ypos ]) 0) in insn 81:
Processing use of (reg 102 sfp) in insn 90:
Processing use of (subreg (reg 174) 0) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 173) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 141 [ Ypos ]) in insn 87:
Processing use of (reg 172) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 143 [ Height ]) in insn 86:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 102 sfp) in insn 100:
Processing use of (subreg (reg 181) 0) in insn 100:
  Adding insn 98 to worklist
Processing use of (subreg (reg 179) 0) in insn 98:
  Adding insn 95 to worklist
Processing use of (reg 125 [ _15 ]) in insn 95:
Processing use of (reg 172) in insn 95:
Processing use of (reg 200) in insn 47:
Processing use of (reg 100 cc) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 135 [ _43 ]) in insn 51:
  Adding insn 49 to worklist
Processing use of (subreg (reg 163 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 49:
Processing use of (reg 102 sfp) in insn 16:
Processing use of (subreg (reg 144) 0) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 140 [ Xpos ]) in insn 14:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 102 sfp) in insn 21:
Processing use of (subreg (reg 146 [ _3 ]) 0) in insn 21:
  Adding insn 19 to worklist
Processing use of (subreg (reg 115 [ _3 ]) 0) in insn 19:
  Adding insn 18 to worklist
Processing use of (subreg (reg 140 [ Xpos ]) 0) in insn 18:
Processing use of (reg 102 sfp) in insn 27:
Processing use of (subreg (reg 150) 0) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 149) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 140 [ Xpos ]) in insn 24:
Processing use of (reg 148) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 142 [ Width ]) in insn 23:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 102 sfp) in insn 37:
Processing use of (subreg (reg 157) 0) in insn 37:
  Adding insn 35 to worklist
Processing use of (subreg (reg 155) 0) in insn 35:
  Adding insn 32 to worklist
Processing use of (reg 115 [ _3 ]) in insn 32:
Processing use of (reg 148) in insn 32:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,2e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 328{228d,98u,2e} in 125{123 regular + 2 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 140 [ Xpos ])
        (reg:SI 0 r0 [ Xpos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Xpos ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 141 [ Ypos ])
        (reg:SI 1 r1 [ Ypos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Ypos ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 142 [ Width ])
        (reg:SI 2 r2 [ Width ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Width ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 143 [ Height ])
        (reg:SI 3 r3 [ Height ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Height ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../System/lcd_ili9341.c":315:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":316:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":319:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI command (const_int 42 [0x2a])) "../System/lcd_ili9341.c":319:10 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":320:2 -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 144)
        (lshiftrt:SI (reg/v:SI 140 [ Xpos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":320:39 147 {*arm_shiftsi3}
     (nil))
(insn 16 14 17 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":320:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../System/lcd_ili9341.c":321:2 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 140 [ Xpos ]) 0))) "../System/lcd_ili9341.c":321:17 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 19 18 21 2 (set (reg:SI 146 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 115 [ _3 ]) 0))) "../System/lcd_ili9341.c":321:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 146 [ _3 ]) 0)) "../System/lcd_ili9341.c":321:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../System/lcd_ili9341.c":322:2 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 148)
        (plus:SI (reg/v:SI 142 [ Width ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ Width ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (reg/v:SI 140 [ Xpos ]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 140 [ Xpos ])
        (nil)))
(insn 25 24 27 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 149)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":322:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 27 25 28 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 150) 0)) "../System/lcd_ili9341.c":322:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 28 27 32 2 (debug_marker) "../System/lcd_ili9341.c":323:2 -1
     (nil))
(insn 32 28 35 2 (set (reg:SI 155)
        (plus:SI (reg:SI 115 [ _3 ])
            (reg:SI 148))) "../System/lcd_ili9341.c":323:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 35 32 37 2 (set (reg:SI 157)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/lcd_ili9341.c":323:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 37 35 38 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":323:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 41 40 175 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 175 41 50 2 (set (reg/f:SI 200)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 50 175 42 3 66 (nil) [1 uses])
(note 42 50 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 47 44 49 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 47 51 3 (set (reg:SI 135 [ _43 ])
        (zero_extend:SI (subreg:QI (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 51 49 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ _43 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _43 ])
        (nil)))
(jump_insn 52 51 53 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 50)
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:HI address (const_int 42 [0x2a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 164)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 4 (set (reg:SI 166)
        (const_int 42 [0x2a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 4 (set (mem/v:HI (reg/f:SI 164) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 166) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 66 65 67 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../System/lcd_ili9341.c":325:2 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/lcd_ili9341.c":325:2 7 {*arm_addsi3}
     (nil))
(insn 71 70 72 4 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 73 72 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":325:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":328:2 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:HI command (const_int 43 [0x2b])) "../System/lcd_ili9341.c":328:10 -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/lcd_ili9341.c":329:2 -1
     (nil))
(insn 77 76 79 4 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 141 [ Ypos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":329:40 147 {*arm_shiftsi3}
     (nil))
(insn 79 77 80 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":329:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 80 79 81 4 (debug_marker) "../System/lcd_ili9341.c":330:2 -1
     (nil))
(insn 81 80 82 4 (set (reg:SI 125 [ _15 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 141 [ Ypos ]) 0))) "../System/lcd_ili9341.c":330:18 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 82 81 84 4 (set (reg:SI 170 [ _15 ])
        (zero_extend:SI (subreg:QI (reg:SI 125 [ _15 ]) 0))) "../System/lcd_ili9341.c":330:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 170 [ _15 ]) 0)) "../System/lcd_ili9341.c":330:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _15 ])
        (nil)))
(debug_insn 85 84 86 4 (debug_marker) "../System/lcd_ili9341.c":331:2 -1
     (nil))
(insn 86 85 87 4 (set (reg:SI 172)
        (plus:SI (reg/v:SI 143 [ Height ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ Height ])
        (nil)))
(insn 87 86 88 4 (set (reg:SI 173)
        (plus:SI (reg:SI 172)
            (reg/v:SI 141 [ Ypos ]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 141 [ Ypos ])
        (nil)))
(insn 88 87 90 4 (set (reg:SI 174)
        (lshiftrt:SI (reg:SI 173)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":331:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 90 88 91 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) "../System/lcd_ili9341.c":331:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 91 90 95 4 (debug_marker) "../System/lcd_ili9341.c":332:2 -1
     (nil))
(insn 95 91 98 4 (set (reg:SI 179)
        (plus:SI (reg:SI 125 [ _15 ])
            (reg:SI 172))) "../System/lcd_ili9341.c":332:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 125 [ _15 ])
            (nil))))
(insn 98 95 100 4 (set (reg:SI 181)
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/lcd_ili9341.c":332:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 100 98 101 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 181) 0)) "../System/lcd_ili9341.c":332:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 101 100 102 4 (debug_marker) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 103 102 112 4 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 112 103 104 5 67 (nil) [1 uses])
(note 104 112 105 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 109 106 111 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 111 109 113 5 (set (reg:SI 134 [ _42 ])
        (zero_extend:SI (subreg:QI (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 113 111 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ _42 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _42 ])
        (nil)))
(jump_insn 114 113 115 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 112)
(note 115 114 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 6 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 6 (var_location:HI address (const_int 43 [0x2b])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 119 118 120 6 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 120 119 121 6 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 121 120 122 6 (set (reg/f:SI 188)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 124 6 (set (reg:SI 190)
        (const_int 43 [0x2b])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 122 125 6 (set (mem/v:HI (reg/f:SI 188) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 190) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 125 124 126 6 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 126 125 127 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 127 126 128 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 128 127 129 6 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 130 129 131 6 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 131 130 133 6 (debug_marker) "../System/lcd_ili9341.c":334:2 -1
     (nil))
(insn 133 131 134 6 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 6 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(call_insn 135 134 136 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":334:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 136 135 137 6 (debug_marker) "../System/lcd_ili9341.c":337:2 -1
     (nil))
(debug_insn 137 136 138 6 (var_location:HI command (const_int 44 [0x2c])) "../System/lcd_ili9341.c":337:10 -1
     (nil))
(debug_insn 138 137 139 6 (debug_marker) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 139 138 140 6 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 140 139 149 6 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 149 140 141 7 68 (nil) [1 uses])
(note 141 149 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 146 143 148 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 148 146 150 7 (set (reg:SI 133 [ _41 ])
        (zero_extend:SI (subreg:QI (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 150 148 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _41 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _41 ])
        (nil)))
(jump_insn 151 150 152 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 149)
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 155 154 156 8 (var_location:HI address (const_int 44 [0x2c])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 156 155 157 8 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 157 156 158 8 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 158 157 159 8 (set (reg/f:SI 196)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 161 8 (set (reg:SI 198)
        (const_int 44 [0x2c])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 159 162 8 (set (mem/v:HI (reg/f:SI 196) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 198) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (nil))))
(debug_insn 162 161 163 8 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 163 162 164 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 164 163 165 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 165 164 166 8 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 166 165 167 8 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 167 166 168 8 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 168 167 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_Init (ILI9341_Init, funcdef_no=338, decl_uid=10016, cgraph_uid=342, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 29 count 28 (  1.3)


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,27u,5e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,2u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r122={1d,2u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1185{989d,190u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943
;;  reg->defs[] map:	0[0,22] 1[23,40] 2[41,53] 3[54,66] 7[67,67] 12[68,89] 13[90,90] 14[91,102] 15[103,113] 16[114,125] 17[126,137] 18[138,149] 19[150,161] 20[162,173] 21[174,185] 22[186,197] 23[198,209] 24[210,221] 25[222,233] 26[234,245] 27[246,257] 28[258,269] 29[270,281] 30[282,293] 31[294,305] 48[306,316] 49[317,327] 50[328,338] 51[339,349] 52[350,360] 53[361,371] 54[372,382] 55[383,393] 56[394,404] 57[405,415] 58[416,426] 59[427,437] 60[438,448] 61[449,459] 62[460,470] 63[471,481] 64[482,492] 65[493,503] 66[504,514] 67[515,525] 68[526,536] 69[537,547] 70[548,558] 71[559,569] 72[570,580] 73[581,591] 74[592,602] 75[603,613] 76[614,624] 77[625,635] 78[636,646] 79[647,657] 80[658,668] 81[669,679] 82[680,690] 83[691,701] 84[702,712] 85[713,723] 86[724,734] 87[735,745] 88[746,756] 89[757,767] 90[768,778] 91[779,789] 92[790,800] 93[801,811] 94[812,822] 95[823,833] 96[834,844] 97[845,855] 98[856,866] 99[867,877] 100[878,897] 101[898,908] 102[909,909] 103[910,910] 104[911,921] 105[922,932] 106[933,943] 114[944,944] 115[945,945] 116[946,946] 117[947,947] 118[948,948] 119[949,949] 122[950,950] 123[951,952] 124[953,954] 125[955,955] 126[956,956] 127[957,957] 128[958,958] 133[959,959] 134[960,960] 136[961,961] 139[962,962] 141[963,963] 146[964,964] 147[965,965] 149[966,966] 153[967,967] 154[968,968] 156[969,969] 161[970,970] 162[971,971] 164[972,972] 166[973,973] 168[974,974] 172[975,975] 173[976,976] 175[977,977] 182[978,978] 183[979,979] 185[980,980] 187[981,981] 191[982,982] 192[983,983] 194[984,984] 196[985,985] 197[986,987] 198[988,988] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d22(0){ }d40(1){ }d53(2){ }d66(3){ }d67(7){ }d90(13){ }d102(14){ }d125(16){ }d137(17){ }d149(18){ }d161(19){ }d173(20){ }d185(21){ }d197(22){ }d209(23){ }d221(24){ }d233(25){ }d245(26){ }d257(27){ }d269(28){ }d281(29){ }d293(30){ }d305(31){ }d909(102){ }d910(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[22],1[40],2[53],3[66],7[67],13[90],14[102],16[125],17[137],18[149],19[161],20[173],21[185],22[197],23[209],24[221],25[233],26[245],27[257],28[269],29[281],30[293],31[305],102[909],103[910]
;; rd  kill	(275) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22],1[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],2[41,42,43,44,45,46,47,48,49,50,51,52,53],3[54,55,56,57,58,59,60,61,62,63,64,65,66],7[67],13[90],14[91,92,93,94,95,96,97,98,99,100,101,102],16[114,115,116,117,118,119,120,121,122,123,124,125],17[126,127,128,129,130,131,132,133,134,135,136,137],18[138,139,140,141,142,143,144,145,146,147,148,149],19[150,151,152,153,154,155,156,157,158,159,160,161],20[162,163,164,165,166,167,168,169,170,171,172,173],21[174,175,176,177,178,179,180,181,182,183,184,185],22[186,187,188,189,190,191,192,193,194,195,196,197],23[198,199,200,201,202,203,204,205,206,207,208,209],24[210,211,212,213,214,215,216,217,218,219,220,221],25[222,223,224,225,226,227,228,229,230,231,232,233],26[234,235,236,237,238,239,240,241,242,243,244,245],27[246,247,248,249,250,251,252,253,254,255,256,257],28[258,259,260,261,262,263,264,265,266,267,268,269],29[270,271,272,273,274,275,276,277,278,279,280,281],30[282,283,284,285,286,287,288,289,290,291,292,293],31[294,295,296,297,298,299,300,301,302,303,304,305],102[909],103[910]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[22],1[40],7[67],13[90],102[909],103[910]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d67(bb 0 insn -1) }u1(13){ d90(bb 0 insn -1) }u2(102){ d909(bb 0 insn -1) }u3(103){ d910(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 198
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 127 128 198
;; live  kill	
;; rd  in  	(6) 0[22],1[40],7[67],13[90],102[909],103[910]
;; rd  gen 	(5) 125[955],126[956],127[957],128[958],198[988]
;; rd  kill	(5) 125[955],126[956],127[957],128[958],198[988]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],125[955],126[956],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d67(bb 0 insn -1) }u13(13){ d90(bb 0 insn -1) }u14(102){ d909(bb 0 insn -1) }u15(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 122 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; live  gen 	 100 [cc] 122 133
;; live  kill	
;; rd  in  	(10) 7[67],13[90],100[897],102[909],103[910],122[950],125[955],126[956],133[959],198[988]
;; rd  gen 	(3) 100[897],122[950],133[959]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],122[950],133[959]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; rd  out 	(8) 7[67],13[90],102[909],103[910],122[950],125[955],126[956],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d67(bb 0 insn -1) }u21(13){ d90(bb 0 insn -1) }u22(102){ d909(bb 0 insn -1) }u23(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 136 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 134 136 196
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[67],13[90],102[909],103[910],122[950],125[955],126[956],198[988]
;; rd  gen 	(5) 0[21],100[895],134[960],136[961],196[985]
;; rd  kill	(58) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22],14[91,92,93,94,95,96,97,98,99,100,101,102],100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],134[960],136[961],196[985]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; rd  out 	(8) 7[67],13[90],102[909],103[910],125[955],126[956],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d67(bb 0 insn -1) }u36(13){ d90(bb 0 insn -1) }u37(102){ d909(bb 0 insn -1) }u38(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[67],13[90],102[909],103[910],125[955],126[956],196[985],198[988]
;; rd  gen 	(1) 100[894]
;; rd  kill	(20) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; rd  out 	(8) 7[67],13[90],102[909],103[910],125[955],126[956],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d67(bb 0 insn -1) }u42(13){ d90(bb 0 insn -1) }u43(102){ d909(bb 0 insn -1) }u44(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 124 139 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 123 124 139 197
;; live  kill	
;; rd  in  	(8) 7[67],13[90],102[909],103[910],125[955],126[956],196[985],198[988]
;; rd  gen 	(4) 123[952],124[954],139[962],197[986]
;; rd  kill	(7) 123[951,952],124[953,954],139[962],197[986,987]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; rd  out 	(11) 7[67],13[90],102[909],103[910],123[952],124[954],125[955],126[956],196[985],197[986],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ d67(bb 0 insn -1) }u48(13){ d90(bb 0 insn -1) }u49(102){ d909(bb 0 insn -1) }u50(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 124 141 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 123 124 141 197
;; live  kill	
;; rd  in  	(8) 7[67],13[90],102[909],103[910],125[955],126[956],196[985],198[988]
;; rd  gen 	(4) 123[951],124[953],141[963],197[987]
;; rd  kill	(7) 123[951,952],124[953,954],141[963],197[986,987]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; rd  out 	(11) 7[67],13[90],102[909],103[910],123[951],124[953],125[955],126[956],196[985],197[987],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(7){ d67(bb 0 insn -1) }u54(13){ d90(bb 0 insn -1) }u55(102){ d909(bb 0 insn -1) }u56(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 197
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 7[67],13[90],102[909],103[910],123[951,952],124[953,954],125[955],126[956],196[985],197[986,987],198[988]
;; rd  gen 	(0) 
;; rd  kill	(12) 14[91,92,93,94,95,96,97,98,99,100,101,102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 8 9 )->[9]->( 9 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(7){ d67(bb 0 insn -1) }u68(13){ d90(bb 0 insn -1) }u69(102){ d909(bb 0 insn -1) }u70(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 119 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 100 [cc] 119 146
;; live  kill	
;; rd  in  	(10) 7[67],13[90],100[892],102[909],103[910],119[949],125[955],146[964],196[985],198[988]
;; rd  gen 	(3) 100[892],119[949],146[964]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],119[949],146[964]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ d67(bb 0 insn -1) }u76(13){ d90(bb 0 insn -1) }u77(102){ d909(bb 0 insn -1) }u78(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 0 [r0] 147 149
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;; rd  gen 	(2) 147[965],149[966]
;; rd  kill	(14) 14[91,92,93,94,95,96,97,98,99,100,101,102],147[965],149[966]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 10 11 )->[11]->( 11 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ d67(bb 0 insn -1) }u84(13){ d90(bb 0 insn -1) }u85(102){ d909(bb 0 insn -1) }u86(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 118 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 100 [cc] 118 153
;; live  kill	
;; rd  in  	(10) 7[67],13[90],100[890],102[909],103[910],118[948],125[955],153[967],196[985],198[988]
;; rd  gen 	(3) 100[890],118[948],153[967]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],118[948],153[967]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ d67(bb 0 insn -1) }u92(13){ d90(bb 0 insn -1) }u93(102){ d909(bb 0 insn -1) }u94(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 0 [r0] 154 156
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[67],13[90],102[909],103[910],125[955],196[985],198[988]
;; rd  gen 	(2) 154[968],156[969]
;; rd  kill	(14) 14[91,92,93,94,95,96,97,98,99,100,101,102],154[968],156[969]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; rd  out 	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 12 13 )->[13]->( 13 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(7){ d67(bb 0 insn -1) }u102(13){ d90(bb 0 insn -1) }u103(102){ d909(bb 0 insn -1) }u104(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 117 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 117 161
;; live  kill	
;; rd  in  	(9) 7[67],13[90],100[888],102[909],103[910],117[947],161[970],196[985],198[988]
;; rd  gen 	(3) 100[888],117[947],161[970]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],117[947],161[970]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],117[947],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ d67(bb 0 insn -1) }u110(13){ d90(bb 0 insn -1) }u111(102){ d909(bb 0 insn -1) }u112(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 162 164 166 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; live  gen 	 0 [r0] 1 [r1] 162 164 166 168
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[67],13[90],102[909],103[910],117[947],196[985],198[988]
;; rd  gen 	(4) 162[971],164[972],166[973],168[974]
;; rd  kill	(16) 14[91,92,93,94,95,96,97,98,99,100,101,102],162[971],164[972],166[973],168[974]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; rd  out 	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 14 15 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ d67(bb 0 insn -1) }u128(13){ d90(bb 0 insn -1) }u129(102){ d909(bb 0 insn -1) }u130(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 116 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 116 172
;; live  kill	
;; rd  in  	(9) 7[67],13[90],100[885],102[909],103[910],116[946],172[975],196[985],198[988]
;; rd  gen 	(3) 100[885],116[946],172[975]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],116[946],172[975]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],116[946],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(7){ d67(bb 0 insn -1) }u136(13){ d90(bb 0 insn -1) }u137(102){ d909(bb 0 insn -1) }u138(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 173 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; live  gen 	 0 [r0] 1 [r1] 173 175
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[67],13[90],102[909],103[910],116[946],196[985],198[988]
;; rd  gen 	(3) 0[12],173[976],175[977]
;; rd  kill	(37) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22],14[91,92,93,94,95,96,97,98,99,100,101,102],173[976],175[977]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; rd  out 	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 16 17 )->[17]->( 17 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(7){ d67(bb 0 insn -1) }u149(13){ d90(bb 0 insn -1) }u150(102){ d909(bb 0 insn -1) }u151(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 115 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 115 182
;; live  kill	
;; rd  in  	(9) 7[67],13[90],100[883],102[909],103[910],115[945],182[978],196[985],198[988]
;; rd  gen 	(3) 100[883],115[945],182[978]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],115[945],182[978]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; rd  out 	(7) 7[67],13[90],102[909],103[910],115[945],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(7){ d67(bb 0 insn -1) }u157(13){ d90(bb 0 insn -1) }u158(102){ d909(bb 0 insn -1) }u159(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 183 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; live  gen 	 0 [r0] 1 [r1] 183 185 187
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[67],13[90],102[909],103[910],115[945],196[985],198[988]
;; rd  gen 	(3) 183[979],185[980],187[981]
;; rd  kill	(15) 14[91,92,93,94,95,96,97,98,99,100,101,102],183[979],185[980],187[981]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; rd  out 	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 18 19 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(7){ d67(bb 0 insn -1) }u173(13){ d90(bb 0 insn -1) }u174(102){ d909(bb 0 insn -1) }u175(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 114 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 114 191
;; live  kill	
;; rd  in  	(9) 7[67],13[90],100[880],102[909],103[910],114[944],191[982],196[985],198[988]
;; rd  gen 	(3) 100[880],114[944],191[982]
;; rd  kill	(22) 100[878,879,880,881,882,883,884,885,886,887,888,889,890,891,892,893,894,895,896,897],114[944],191[982]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; rd  out 	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 19 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u180(7){ d67(bb 0 insn -1) }u181(13){ d90(bb 0 insn -1) }u182(102){ d909(bb 0 insn -1) }u183(103){ d910(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 192 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; live  gen 	 0 [r0] 1 [r1] 192 194
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[67],13[90],102[909],103[910],196[985],198[988]
;; rd  gen 	(2) 192[983],194[984]
;; rd  kill	(14) 14[91,92,93,94,95,96,97,98,99,100,101,102],192[983],194[984]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[67],13[90],102[909],103[910]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }
;;   reg 103 { d910(bb 0 insn -1) }

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u193(7){ d67(bb 0 insn -1) }u194(13){ d90(bb 0 insn -1) }u195(102){ d909(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[67],13[90],102[909],103[910]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d67(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d909(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 37 to worklist
  Adding insn 32 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 64 to worklist
  Adding insn 71 to worklist
  Adding insn 81 to worklist
  Adding insn 96 to worklist
  Adding insn 87 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 132 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 148 to worklist
  Adding insn 143 to worklist
  Adding insn 172 to worklist
  Adding insn 167 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 186 to worklist
  Adding insn 181 to worklist
  Adding insn 220 to worklist
  Adding insn 216 to worklist
  Adding insn 210 to worklist
  Adding insn 207 to worklist
  Adding insn 200 to worklist
  Adding insn 196 to worklist
  Adding insn 234 to worklist
  Adding insn 229 to worklist
  Adding insn 261 to worklist
  Adding insn 255 to worklist
  Adding insn 248 to worklist
  Adding insn 244 to worklist
  Adding insn 275 to worklist
  Adding insn 270 to worklist
  Adding insn 305 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 289 to worklist
  Adding insn 285 to worklist
  Adding insn 319 to worklist
  Adding insn 314 to worklist
  Adding insn 343 to worklist
  Adding insn 340 to worklist
  Adding insn 333 to worklist
  Adding insn 329 to worklist
Finished finding needed instructions:
Processing use of (reg 192) in insn 329:
  Adding insn 326 to worklist
Processing use of (subreg (reg 194) 0) in insn 329:
  Adding insn 327 to worklist
Processing use of (reg 13 sp) in insn 340:
Processing use of (reg 0 r0) in insn 340:
  Adding insn 339 to worklist
Processing use of (reg 1 r1) in insn 340:
  Adding insn 338 to worklist
Processing use of (reg 196) in insn 339:
  Adding insn 55 to worklist
Processing use of (reg 102 sfp) in insn 55:
Processing use of (reg 13 sp) in insn 343:
Processing use of (reg 0 r0) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 198) in insn 314:
  Adding insn 362 to worklist
Processing use of (reg 100 cc) in insn 319:
  Adding insn 318 to worklist
Processing use of (reg 114 [ _26 ]) in insn 318:
  Adding insn 316 to worklist
Processing use of (subreg (reg 191 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 316:
Processing use of (reg 183) in insn 285:
  Adding insn 282 to worklist
Processing use of (subreg (reg 185) 0) in insn 285:
  Adding insn 283 to worklist
Processing use of (reg 13 sp) in insn 296:
Processing use of (reg 0 r0) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 1 r1) in insn 296:
  Adding insn 294 to worklist
Processing use of (reg 115 [ _27 ]) in insn 294:
  Adding insn 272 to worklist
Processing use of (subreg (reg 182 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 272:
Processing use of (reg 196) in insn 295:
Processing use of (reg 13 sp) in insn 299:
Processing use of (reg 0 r0) in insn 299:
  Adding insn 298 to worklist
Processing use of (reg 102 sfp) in insn 305:
Processing use of (reg 187) in insn 305:
  Adding insn 304 to worklist
Processing use of (reg 198) in insn 270:
Processing use of (reg 100 cc) in insn 275:
  Adding insn 274 to worklist
Processing use of (reg 115 [ _27 ]) in insn 274:
Processing use of (reg 173) in insn 244:
  Adding insn 241 to worklist
Processing use of (subreg (reg 175) 0) in insn 244:
  Adding insn 242 to worklist
Processing use of (reg 13 sp) in insn 255:
Processing use of (reg 0 r0) in insn 255:
  Adding insn 254 to worklist
Processing use of (reg 1 r1) in insn 255:
  Adding insn 253 to worklist
Processing use of (reg 196) in insn 254:
Processing use of (reg 102 sfp) in insn 261:
Processing use of (subreg (reg 116 [ _28 ]) 0) in insn 261:
  Adding insn 231 to worklist
Processing use of (subreg (reg 172 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 231:
Processing use of (reg 198) in insn 229:
Processing use of (reg 100 cc) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 116 [ _28 ]) in insn 233:
Processing use of (reg 162) in insn 196:
  Adding insn 193 to worklist
Processing use of (subreg (reg 164) 0) in insn 196:
  Adding insn 194 to worklist
Processing use of (reg 13 sp) in insn 207:
Processing use of (reg 0 r0) in insn 207:
  Adding insn 206 to worklist
Processing use of (reg 1 r1) in insn 207:
  Adding insn 205 to worklist
Processing use of (reg 117 [ _29 ]) in insn 205:
  Adding insn 183 to worklist
Processing use of (subreg (reg 161 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 183:
Processing use of (reg 196) in insn 206:
Processing use of (reg 13 sp) in insn 210:
Processing use of (reg 0 r0) in insn 210:
  Adding insn 209 to worklist
Processing use of (reg 102 sfp) in insn 216:
Processing use of (reg 166) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 102 sfp) in insn 220:
Processing use of (subreg (reg 168) 0) in insn 220:
  Adding insn 218 to worklist
Processing use of (reg 198) in insn 181:
Processing use of (reg 100 cc) in insn 186:
  Adding insn 185 to worklist
Processing use of (reg 117 [ _29 ]) in insn 185:
Processing use of (reg 154) in insn 158:
  Adding insn 155 to worklist
Processing use of (subreg (reg 156) 0) in insn 158:
  Adding insn 156 to worklist
Processing use of (reg 13 sp) in insn 167:
Processing use of (reg 0 r0) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 102 sfp) in insn 172:
Processing use of (subreg (reg 125 [ color_space ]) 0) in insn 172:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 198) in insn 143:
Processing use of (reg 100 cc) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 118 [ _30 ]) in insn 147:
  Adding insn 145 to worklist
Processing use of (subreg (reg 153 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 145:
Processing use of (reg 147) in insn 123:
  Adding insn 120 to worklist
Processing use of (subreg (reg 149) 0) in insn 123:
  Adding insn 121 to worklist
Processing use of (reg 13 sp) in insn 132:
Processing use of (reg 0 r0) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 198) in insn 108:
Processing use of (reg 100 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 119 [ _31 ]) in insn 112:
  Adding insn 110 to worklist
Processing use of (subreg (reg 146 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 110:
Processing use of (reg 126 [ orientation ]) in insn 87:
  Adding insn 3 to worklist
Processing use of (reg 197) in insn 87:
  Adding insn 79 to worklist
  Adding insn 69 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 13 sp) in insn 96:
Processing use of (reg 0 r0) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 1 r1) in insn 96:
  Adding insn 94 to worklist
Processing use of (reg 2 r2) in insn 96:
  Adding insn 93 to worklist
Processing use of (reg 3 r3) in insn 96:
  Adding insn 92 to worklist
Processing use of (reg 123 [ prephitmp_59 ]) in insn 92:
  Adding insn 5 to worklist
  Adding insn 7 to worklist
Processing use of (reg 124 [ prephitmp_60 ]) in insn 93:
  Adding insn 6 to worklist
  Adding insn 8 to worklist
Processing use of (reg 1 r1) in insn 95:
Processing use of (reg 141) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 197) in insn 81:
Processing use of (reg 139) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 197) in insn 71:
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 126 [ orientation ]) in insn 63:
Processing use of (reg 134) in insn 47:
  Adding insn 44 to worklist
Processing use of (subreg (reg 136) 0) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 0 r0) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 1 r1) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 122 [ _46 ]) in insn 56:
  Adding insn 34 to worklist
Processing use of (subreg (reg 133 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 34:
Processing use of (reg 196) in insn 57:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 126 [ orientation ]) in insn 60:
Processing use of (reg 198) in insn 32:
Processing use of (reg 100 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 122 [ _46 ]) in insn 36:
Processing use of (reg 102 sfp) in insn 22:
Processing use of (subreg (reg 128 [ orientations[orientation_5(D)] ]) 0) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 126 [ orientation ]) in insn 20:
Processing use of (reg 127) in insn 20:
  Adding insn 19 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,27u,5e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,2u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r122={1d,2u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1185{989d,190u,6e} in 273{262 regular + 11 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v:SI 125 [ color_space ])
        (reg:SI 0 r0 [ color_space ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ color_space ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 126 [ orientation ])
        (reg:SI 1 r1 [ orientation ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ orientation ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/lcd_ili9341.c":349:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd_ili9341.c":350:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI orientation (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":282:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 22 2 (set (reg:SI 128 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 127)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 22 20 23 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(short unsigned int *)_63]+0 S2 A32])
        (subreg:HI (reg:SI 128 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 26 25 362 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 362 26 35 2 (set (reg/f:SI 198)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 35 362 27 3 76 (nil) [1 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _46 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 35)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 35)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 134)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 136)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 4 (set (mem/v:HI (reg/f:SI 134) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 51 50 52 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 52 51 53 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 53 52 54 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 55 54 56 4 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 56 55 57 4 (set (reg:SI 1 r1)
        (reg:SI 122 [ _46 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 57 56 58 4 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 58 57 59 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(insn 60 59 61 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 65)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 75)
(code_label 65 64 66 6 77 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:DI 139)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 6 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 139)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(debug_insn 72 71 5 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(insn 5 72 6 6 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 75 6 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 75 6 76 7 78 (nil) [1 uses])
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 79 78 80 7 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:DI 141)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 81 80 82 7 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 141)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(debug_insn 82 81 7 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(insn 7 82 8 7 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 83 7 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 8 84 8 79 (nil) [0 uses])
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 87 85 88 8 (set (mem/c:SI (plus:SI (reg/f:SI 197)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 126 [ orientation ])
            (nil))))
(debug_insn 88 87 89 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI orientation (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:HI parameter (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/lcd_ili9341.c":353:2 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 3 r3)
        (reg:SI 123 [ prephitmp_59 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ prephitmp_59 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 2 r2)
        (reg:SI 124 [ prephitmp_60 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_60 ])
        (nil)))
(insn 94 93 95 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 8 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 96 95 97 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":353:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 97 96 98 8 (debug_marker) "../System/lcd_ili9341.c":356:2 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:HI command (const_int 17 [0x11])) "../System/lcd_ili9341.c":356:10 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 100 99 101 8 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 102 101 111 8 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 111 102 103 9 80 (nil) [1 uses])
(note 103 111 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 108 105 110 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 110 108 112 9 (set (reg:SI 119 [ _31 ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 112 110 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _31 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _31 ])
        (nil)))
(jump_insn 113 112 114 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 111)
(note 114 113 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 10 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:HI address (const_int 17 [0x11])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 119 118 120 10 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 120 119 121 10 (set (reg/f:SI 147)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 10 (set (reg:SI 149)
        (const_int 17 [0x11])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 121 124 10 (set (mem/v:HI (reg/f:SI 147) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 149) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 124 123 125 10 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 127 126 128 10 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../System/lcd_ili9341.c":358:2 -1
     (nil))
(insn 131 130 132 10 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) "../System/lcd_ili9341.c":358:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 131 133 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":358:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 133 132 134 10 (debug_marker) "../System/lcd_ili9341.c":361:2 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:HI command (const_int 19 [0x13])) "../System/lcd_ili9341.c":361:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 137 136 146 10 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 146 137 138 11 81 (nil) [1 uses])
(note 138 146 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 143 140 145 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 145 143 147 11 (set (reg:SI 118 [ _30 ])
        (zero_extend:SI (subreg:QI (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 147 145 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _30 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _30 ])
        (nil)))
(jump_insn 148 147 149 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 146)
(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 12 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 151 150 152 12 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:HI address (const_int 19 [0x13])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 153 152 154 12 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 154 153 155 12 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 155 154 156 12 (set (reg/f:SI 154)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 158 12 (set (reg:SI 156)
        (const_int 19 [0x13])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 12 (set (mem/v:HI (reg/f:SI 154) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 156) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 162 161 163 12 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 164 163 165 12 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../System/lcd_ili9341.c":363:2 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":363:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 167 166 168 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":363:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 168 167 169 12 (debug_marker) "../System/lcd_ili9341.c":366:2 -1
     (nil))
(debug_insn 169 168 170 12 (var_location:HI command (const_int 58 [0x3a])) "../System/lcd_ili9341.c":366:10 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../System/lcd_ili9341.c":367:2 -1
     (nil))
(insn 172 170 173 12 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg/v:SI 125 [ color_space ]) 0)) "../System/lcd_ili9341.c":367:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color_space ])
        (nil)))
(debug_insn 173 172 174 12 (debug_marker) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 174 173 175 12 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 175 174 184 12 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 184 175 176 13 82 (nil) [1 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _29 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 186 185 187 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 184)
(note 187 186 188 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 14 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 190 189 191 14 (var_location:HI address (const_int 58 [0x3a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 193 192 194 14 (set (reg/f:SI 162)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 196 14 (set (reg:SI 164)
        (const_int 58 [0x3a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 194 197 14 (set (mem/v:HI (reg/f:SI 162) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 164) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 197 196 198 14 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 198 197 199 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 199 198 200 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 200 199 201 14 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 201 200 202 14 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 202 201 203 14 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 203 202 205 14 (debug_marker) "../System/lcd_ili9341.c":369:2 -1
     (nil))
(insn 205 203 206 14 (set (reg:SI 1 r1)
        (reg:SI 117 [ _29 ])) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 206 205 207 14 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 207 206 208 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":369:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 14 (debug_marker) "../System/lcd_ili9341.c":370:2 -1
     (nil))
(insn 209 208 210 14 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 210 209 211 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 211 210 212 14 (debug_marker) "../System/lcd_ili9341.c":373:2 -1
     (nil))
(debug_insn 212 211 213 14 (var_location:HI command (const_int 246 [0xf6])) "../System/lcd_ili9341.c":373:10 -1
     (nil))
(debug_insn 213 212 214 14 (debug_marker) "../System/lcd_ili9341.c":374:2 -1
     (nil))
(debug_insn 214 213 215 14 (debug_marker) "../System/lcd_ili9341.c":375:2 -1
     (nil))
(insn 215 214 216 14 (set (reg:SI 166)
        (const_int 73 [0x49])) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 217 14 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 166)) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 217 216 218 14 (debug_marker) "../System/lcd_ili9341.c":376:2 -1
     (nil))
(insn 218 217 220 14 (set (reg:SI 168)
        (const_int 32 [0x20])) "../System/lcd_ili9341.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 218 221 14 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(ILI9341_Data_t[5] *)_63][2]+0 S2 A32])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":376:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 221 220 222 14 (debug_marker) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 222 221 223 14 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 223 222 232 14 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 232 223 224 15 83 (nil) [1 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _28 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 234 233 235 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 232)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 232)
(note 235 234 236 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 16 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 237 236 238 16 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 238 237 239 16 (var_location:HI address (const_int 246 [0xf6])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 239 238 240 16 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 240 239 241 16 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 241 240 242 16 (set (reg/f:SI 173)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 244 16 (set (reg:SI 175)
        (const_int 246 [0xf6])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 242 245 16 (set (mem/v:HI (reg/f:SI 173) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(debug_insn 245 244 246 16 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 246 245 247 16 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 247 246 248 16 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 248 247 249 16 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 250 249 251 16 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 251 250 253 16 (debug_marker) "../System/lcd_ili9341.c":378:2 -1
     (nil))
(insn 253 251 254 16 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 16 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 255 254 256 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":378:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 256 255 257 16 (debug_marker) "../System/lcd_ili9341.c":381:2 -1
     (nil))
(debug_insn 257 256 258 16 (var_location:HI command (const_int 53 [0x35])) "../System/lcd_ili9341.c":381:10 -1
     (nil))
(debug_insn 258 257 261 16 (debug_marker) "../System/lcd_ili9341.c":382:2 -1
     (nil))
(insn 261 258 262 16 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg:SI 116 [ _28 ]) 0)) "../System/lcd_ili9341.c":382:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _28 ])
        (nil)))
(debug_insn 262 261 263 16 (debug_marker) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 263 262 264 16 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 264 263 273 16 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 273 264 265 17 84 (nil) [1 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 275 274 276 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 273)
(note 276 275 277 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 18 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 278 277 279 18 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 279 278 280 18 (var_location:HI address (const_int 53 [0x35])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 280 279 281 18 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 281 280 282 18 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 282 281 283 18 (set (reg/f:SI 183)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 285 18 (set (reg:SI 185)
        (const_int 53 [0x35])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 283 286 18 (set (mem/v:HI (reg/f:SI 183) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 185) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(debug_insn 286 285 287 18 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 287 286 288 18 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 288 287 289 18 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 289 288 290 18 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 290 289 291 18 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 291 290 292 18 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 292 291 294 18 (debug_marker) "../System/lcd_ili9341.c":384:2 -1
     (nil))
(insn 294 292 295 18 (set (reg:SI 1 r1)
        (reg:SI 115 [ _27 ])) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 295 294 296 18 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 296 295 297 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":384:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 297 296 298 18 (debug_marker) "../System/lcd_ili9341.c":385:2 -1
     (nil))
(insn 298 297 299 18 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 299 298 300 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 300 299 301 18 (debug_marker) "../System/lcd_ili9341.c":388:2 -1
     (nil))
(debug_insn 301 300 302 18 (var_location:HI command (const_int 68 [0x44])) "../System/lcd_ili9341.c":388:10 -1
     (nil))
(debug_insn 302 301 303 18 (debug_marker) "../System/lcd_ili9341.c":389:2 -1
     (nil))
(debug_insn 303 302 304 18 (debug_marker) "../System/lcd_ili9341.c":390:2 -1
     (nil))
(insn 304 303 305 18 (set (reg:SI 187)
        (const_int 0 [0])) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 18 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 187)) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 306 305 307 18 (debug_marker) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 307 306 308 18 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 308 307 317 18 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 317 308 309 19 85 (nil) [1 uses])
(note 309 317 310 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 310 309 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 314 311 316 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 316 314 318 19 (set (reg:SI 114 [ _26 ])
        (zero_extend:SI (subreg:QI (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 318 316 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _26 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _26 ])
        (nil)))
(jump_insn 319 318 320 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 317)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 317)
(note 320 319 321 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 20 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 322 321 323 20 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 323 322 324 20 (var_location:HI address (const_int 68 [0x44])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 324 323 325 20 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 325 324 326 20 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 326 325 327 20 (set (reg/f:SI 192)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 329 20 (set (reg:SI 194)
        (const_int 68 [0x44])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 327 330 20 (set (mem/v:HI (reg/f:SI 192) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(debug_insn 330 329 331 20 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 331 330 332 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 332 331 333 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 333 332 334 20 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 334 333 335 20 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 335 334 336 20 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 336 335 338 20 (debug_marker) "../System/lcd_ili9341.c":392:2 -1
     (nil))
(insn 338 336 339 20 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 20 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 340 339 341 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":392:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 341 340 342 20 (debug_marker) "../System/lcd_ili9341.c":393:2 -1
     (nil))
(insn 342 341 343 20 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":393:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":393:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 344 343 0 20 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_WaitTransfer (ILI9341_WaitTransfer, funcdef_no=339, decl_uid=10017, cgraph_uid=343, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[102],103[103]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(7){ d9(bb 0 insn -1) }u7(13){ d12(bb 0 insn -1) }u8(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 7:
Processing use of (reg 0 r0) in insn 7:
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":401:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 50 [0x32])) "../System/lcd_ili9341.c":401:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 7 6 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd_ili9341.c":401:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function ILI9341_DisplayOn (ILI9341_DisplayOn, funcdef_no=340, decl_uid=10018, cgraph_uid=344, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 52{31d,21u,0e} in 28{28 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 113[26,26] 117[27,27] 118[28,28] 120[29,29] 121[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(1) 121[30]
;; rd  kill	(1) 121[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[4],13[5],102[24],103[25],121[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d24(bb 0 insn -1) }u7(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 113 117
;; live  kill	
;; rd  in  	(8) 7[4],13[5],100[23],102[24],103[25],113[26],117[27],121[30]
;; rd  gen 	(3) 100[23],113[26],117[27]
;; rd  kill	(3) 100[23],113[26],117[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[4],13[5],102[24],103[25],121[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d24(bb 0 insn -1) }u15(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 120
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[24],103[25],121[30]
;; rd  gen 	(2) 118[28],120[29]
;; rd  kill	(2) 118[28],120[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
Processing use of (reg 118) in insn 31:
  Adding insn 28 to worklist
Processing use of (subreg (reg 120) 0) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 121) in insn 16:
  Adding insn 42 to worklist
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 113 [ _2 ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (subreg (reg 117 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 52{31d,21u,0e} in 28{28 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":407:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 41 [0x29])) "../System/lcd_ili9341.c":407:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 101 (nil) [1 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 41 [0x29])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 41 [0x29])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_DisplayOff (ILI9341_DisplayOff, funcdef_no=341, decl_uid=10019, cgraph_uid=345, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 52{31d,21u,0e} in 28{28 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 113[26,26] 117[27,27] 118[28,28] 120[29,29] 121[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(1) 121[30]
;; rd  kill	(1) 121[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[4],13[5],102[24],103[25],121[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d24(bb 0 insn -1) }u7(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 113 117
;; live  kill	
;; rd  in  	(8) 7[4],13[5],100[23],102[24],103[25],113[26],117[27],121[30]
;; rd  gen 	(3) 100[23],113[26],117[27]
;; rd  kill	(3) 100[23],113[26],117[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[4],13[5],102[24],103[25],121[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d24(bb 0 insn -1) }u15(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 120
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[24],103[25],121[30]
;; rd  gen 	(2) 118[28],120[29]
;; rd  kill	(2) 118[28],120[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
Processing use of (reg 118) in insn 31:
  Adding insn 28 to worklist
Processing use of (subreg (reg 120) 0) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 121) in insn 16:
  Adding insn 42 to worklist
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 113 [ _2 ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (subreg (reg 117 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 52{31d,21u,0e} in 28{28 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":414:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 40 [0x28])) "../System/lcd_ili9341.c":414:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 106 (nil) [1 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 40 [0x28])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 40 [0x28])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_InvertDisplay (ILI9341_InvertDisplay, funcdef_no=342, decl_uid=10021, cgraph_uid=346, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 59{33d,26u,0e} in 31{31 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 115[29,29] 119[30,30] 120[31,31] 122[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 122
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 122
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[25],103[26]
;; rd  gen 	(4) 100[23],113[27],115[29],122[32]
;; rd  kill	(5) 100[23,24],113[27],115[29],122[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d25(bb 0 insn -1) }u11(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[24],102[25],103[26],113[27],114[28],119[30],122[32]
;; rd  gen 	(3) 100[24],114[28],119[30]
;; rd  kill	(4) 100[23,24],114[28],119[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d4(bb 0 insn -1) }u17(13){ d5(bb 0 insn -1) }u18(102){ d25(bb 0 insn -1) }u19(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 120
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;; rd  gen 	(1) 120[31]
;; rd  kill	(1) 120[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ d4(bb 0 insn -1) }u24(13){ d5(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
Processing use of (subreg (reg 113 [ iftmp.1_1 ]) 0) in insn 39:
  Adding insn 56 to worklist
Processing use of (reg 120) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 115 [ invert ]) in insn 55:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122) in insn 25:
  Adding insn 54 to worklist
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 114 [ _4 ]) in insn 29:
  Adding insn 27 to worklist
Processing use of (subreg (reg 119 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 27:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 59{33d,26u,0e} in 31{31 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ invert ])
        (reg:SI 0 r0 [ invert ])) "../System/lcd_ili9341.c":420:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ invert ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":421:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":423:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ invert ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":423:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ invert ])
        (nil)))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.1_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 33 [0x21])
            (const_int 32 [0x20]))) "../System/lcd_ili9341.c":423:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":423:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 112 (nil) [1 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.1_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetSleep (ILI9341_SetSleep, funcdef_no=343, decl_uid=10023, cgraph_uid=347, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 59{33d,26u,0e} in 31{31 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 115[29,29] 119[30,30] 120[31,31] 122[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 122
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 122
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[25],103[26]
;; rd  gen 	(4) 100[23],113[27],115[29],122[32]
;; rd  kill	(5) 100[23,24],113[27],115[29],122[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d25(bb 0 insn -1) }u11(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[24],102[25],103[26],113[27],114[28],119[30],122[32]
;; rd  gen 	(3) 100[24],114[28],119[30]
;; rd  kill	(4) 100[23,24],114[28],119[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d4(bb 0 insn -1) }u17(13){ d5(bb 0 insn -1) }u18(102){ d25(bb 0 insn -1) }u19(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 120
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],113[27],122[32]
;; rd  gen 	(1) 120[31]
;; rd  kill	(1) 120[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ d4(bb 0 insn -1) }u24(13){ d5(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
Processing use of (subreg (reg 113 [ iftmp.2_1 ]) 0) in insn 39:
  Adding insn 56 to worklist
Processing use of (reg 120) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 115 [ state ]) in insn 55:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122) in insn 25:
  Adding insn 54 to worklist
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 114 [ _4 ]) in insn 29:
  Adding insn 27 to worklist
Processing use of (subreg (reg 119 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 27:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 59{33d,26u,0e} in 31{31 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ state ])
        (reg:SI 0 r0 [ state ])) "../System/lcd_ili9341.c":429:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ state ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":430:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":432:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":432:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.2_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 16 [0x10])
            (const_int 17 [0x11]))) "../System/lcd_ili9341.c":432:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":432:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 119 (nil) [1 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.2_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetScrollArea (ILI9341_SetScrollArea, funcdef_no=344, decl_uid=10026, cgraph_uid=348, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r128={1d,1u} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 175{125d,49u,1e} in 57{56 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 128[109,109] 129[110,110] 130[111,111] 131[112,112] 133[113,113] 135[114,114] 136[115,115] 140[116,116] 143[117,117] 144[118,118] 148[119,119] 154[120,120] 155[121,121] 157[122,122] 158[123,123] 159[124,124] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[104],103[105]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[2],1[5],7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 130 131 133 135 136 140 143 144 148 159
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129 130 131 133 135 136 140 143 144 148 159
;; live  kill	
;; rd  in  	(6) 0[2],1[5],7[10],13[13],102[104],103[105]
;; rd  gen 	(11) 129[110],130[111],131[112],133[113],135[114],136[115],140[116],143[117],144[118],148[119],159[124]
;; rd  kill	(11) 129[110],130[111],131[112],133[113],135[114],136[115],140[116],143[117],144[118],148[119],159[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[10],13[13],102[104],103[105],159[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u27(7){ d10(bb 0 insn -1) }u28(13){ d13(bb 0 insn -1) }u29(102){ d104(bb 0 insn -1) }u30(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc] 128 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 100 [cc] 128 154
;; live  kill	
;; rd  in  	(8) 7[10],13[13],100[102],102[104],103[105],128[109],154[120],159[124]
;; rd  gen 	(3) 100[102],128[109],154[120]
;; rd  kill	(4) 100[101,102],128[109],154[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[10],13[13],102[104],103[105],159[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(7){ d10(bb 0 insn -1) }u36(13){ d13(bb 0 insn -1) }u37(102){ d104(bb 0 insn -1) }u38(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 155 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 155 157 158
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[10],13[13],102[104],103[105],159[124]
;; rd  gen 	(4) 0[0],155[121],157[122],158[123]
;; rd  kill	(8) 0[0,1,2],14[14,15],155[121],157[122],158[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u47(7){ d10(bb 0 insn -1) }u48(13){ d13(bb 0 insn -1) }u49(102){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 35 to worklist
  Adding insn 30 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 78 to worklist
  Adding insn 71 to worklist
  Adding insn 67 to worklist
Finished finding needed instructions:
Processing use of (reg 155) in insn 67:
  Adding insn 64 to worklist
Processing use of (subreg (reg 157) 0) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 1 r1) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 158) in insn 77:
  Adding insn 75 to worklist
Processing use of (reg 102 sfp) in insn 75:
Processing use of (reg 159) in insn 52:
  Adding insn 83 to worklist
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 128 [ _27 ]) in insn 56:
  Adding insn 54 to worklist
Processing use of (subreg (reg 154 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 54:
Processing use of (reg 102 sfp) in insn 14:
Processing use of (subreg (reg 131) 0) in insn 14:
  Adding insn 12 to worklist
Processing use of (reg 129 [ start_pos ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 102 sfp) in insn 18:
Processing use of (subreg (reg 133 [ start_pos ]) 0) in insn 18:
  Adding insn 16 to worklist
Processing use of (subreg (reg 129 [ start_pos ]) 0) in insn 16:
Processing use of (reg 102 sfp) in insn 23:
Processing use of (subreg (reg 136) 0) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 135) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 129 [ start_pos ]) in insn 20:
Processing use of (reg 130 [ end_pos ]) in insn 20:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 102 sfp) in insn 30:
Processing use of (subreg (reg 140) 0) in insn 30:
  Adding insn 28 to worklist
Processing use of (subreg (reg 135) 0) in insn 28:
Processing use of (reg 102 sfp) in insn 35:
Processing use of (subreg (reg 144) 0) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 143) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 130 [ end_pos ]) in insn 32:
Processing use of (reg 102 sfp) in insn 42:
Processing use of (subreg (reg 148) 0) in insn 42:
  Adding insn 40 to worklist
Processing use of (subreg (reg 143) 0) in insn 40:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r128={1d,1u} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 175{125d,49u,1e} in 57{56 regular + 1 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 129 [ start_pos ])
        (reg:SI 0 r0 [ start_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ start_pos ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 130 [ end_pos ])
        (reg:SI 1 r1 [ end_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ end_pos ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":443:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":444:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":448:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 51 [0x33])) "../System/lcd_ili9341.c":448:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":449:2 -1
     (nil))
(insn 12 11 14 2 (set (reg:SI 131)
        (lshiftrt:SI (reg/v:SI 129 [ start_pos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":449:17 147 {*arm_shiftsi3}
     (nil))
(insn 14 12 15 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 parameter[0]+0 S2 A32])
        (subreg:HI (reg:SI 131) 0)) "../System/lcd_ili9341.c":449:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":450:2 -1
     (nil))
(insn 16 15 18 2 (set (reg:SI 133 [ start_pos ])
        (zero_extend:SI (subreg:QI (reg/v:SI 129 [ start_pos ]) 0))) "../System/lcd_ili9341.c":450:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 133 [ start_pos ]) 0)) "../System/lcd_ili9341.c":450:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ start_pos ])
        (nil)))
(debug_insn 19 18 20 2 (debug_marker) "../System/lcd_ili9341.c":451:2 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (minus:SI (reg/v:SI 130 [ end_pos ])
            (reg/v:SI 129 [ start_pos ]))) "../System/lcd_ili9341.c":451:43 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ start_pos ])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 136)
        (ashiftrt:SI (reg:SI 135)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":451:56 147 {*arm_shiftsi3}
     (nil))
(insn 23 21 24 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":451:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 24 23 28 2 (debug_marker) "../System/lcd_ili9341.c":452:2 -1
     (nil))
(insn 28 24 30 2 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/lcd_ili9341.c":452:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 30 28 31 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) "../System/lcd_ili9341.c":452:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 31 30 32 2 (debug_marker) "../System/lcd_ili9341.c":453:2 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 143)
        (minus:SI (const_int 320 [0x140])
            (reg/v:SI 130 [ end_pos ]))) "../System/lcd_ili9341.c":453:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ end_pos ])
        (nil)))
(insn 33 32 35 2 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 143)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":453:61 147 {*arm_shiftsi3}
     (nil))
(insn 35 33 36 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[4]+0 S2 A32])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":453:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 36 35 40 2 (debug_marker) "../System/lcd_ili9341.c":454:2 -1
     (nil))
(insn 40 36 42 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/lcd_ili9341.c":454:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 42 40 43 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[5]+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) "../System/lcd_ili9341.c":454:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 43 42 44 2 (debug_marker) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 46 45 83 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 83 46 55 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 55 83 47 3 125 (nil) [1 uses])
(note 47 55 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 52 49 54 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 52 56 3 (set (reg:SI 128 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 56 54 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _27 ])
        (nil)))
(jump_insn 57 56 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(note 58 57 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:HI address (const_int 51 [0x33])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 155)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 4 (set (reg:SI 157)
        (const_int 51 [0x33])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 4 (set (mem/v:HI (reg/f:SI 155) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(debug_insn 68 67 69 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 71 70 72 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 72 71 73 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 73 72 74 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":456:2 -1
     (nil))
(insn 75 74 76 4 (set (reg/f:SI 158)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":456:2 7 {*arm_addsi3}
     (nil))
(insn 76 75 77 4 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 r0)
        (reg/f:SI 158)) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 78 77 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":456:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 79 78 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_ScrollScreen (ILI9341_ScrollScreen, funcdef_no=345, decl_uid=10029, cgraph_uid=349, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 9 (  1.1)


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,10u,1e} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r119={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 183{127d,55u,1e} in 55{54 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 107, 108, 109
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,103] 101[104,104] 102[105,105] 103[106,106] 104[107,107] 105[108,108] 106[109,109] 113[110,111] 114[112,113] 119[114,114] 120[115,115] 121[116,116] 122[117,117] 123[118,118] 124[119,119] 125[120,120] 128[121,121] 135[122,122] 136[123,123] 138[124,124] 139[125,125] 140[126,126] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[105],103[106]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[105],103[106]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[2],1[5],7[10],13[13],102[105],103[106]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d105(bb 0 insn -1) }u3(103){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121
;; live  kill	
;; rd  in  	(6) 0[2],1[5],7[10],13[13],102[105],103[106]
;; rd  gen 	(3) 100[103],120[115],121[116]
;; rd  kill	(5) 100[101,102,103],120[115],121[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; rd  out 	(5) 7[10],13[13],102[105],103[106],120[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d10(bb 0 insn -1) }u9(13){ d13(bb 0 insn -1) }u10(102){ d105(bb 0 insn -1) }u11(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114 122 123
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[105],103[106],120[115]
;; rd  gen 	(4) 113[111],114[113],122[117],123[118]
;; rd  kill	(6) 113[110,111],114[112,113],122[117],123[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; rd  out 	(6) 7[10],13[13],102[105],103[106],113[111],114[113]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d10(bb 0 insn -1) }u17(13){ d13(bb 0 insn -1) }u18(102){ d105(bb 0 insn -1) }u19(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114 124 125 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114 124 125 128
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[105],103[106],120[115]
;; rd  gen 	(5) 113[110],114[112],124[119],125[120],128[121]
;; rd  kill	(7) 113[110,111],114[112,113],124[119],125[120],128[121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; rd  out 	(6) 7[10],13[13],102[105],103[106],113[110],114[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d10(bb 0 insn -1) }u26(13){ d13(bb 0 insn -1) }u27(102){ d105(bb 0 insn -1) }u28(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  gen 	 140
;; live  kill	
;; rd  in  	(8) 7[10],13[13],102[105],103[106],113[110,111],114[112,113]
;; rd  gen 	(1) 140[126]
;; rd  kill	(1) 140[126]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; rd  out 	(5) 7[10],13[13],102[105],103[106],140[126]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d10(bb 0 insn -1) }u34(13){ d13(bb 0 insn -1) }u35(102){ d105(bb 0 insn -1) }u36(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 119 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 119 135
;; live  kill	
;; rd  in  	(8) 7[10],13[13],100[102],102[105],103[106],119[114],135[122],140[126]
;; rd  gen 	(3) 100[102],119[114],135[122]
;; rd  kill	(5) 100[101,102,103],119[114],135[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; rd  out 	(5) 7[10],13[13],102[105],103[106],140[126]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ d10(bb 0 insn -1) }u42(13){ d13(bb 0 insn -1) }u43(102){ d105(bb 0 insn -1) }u44(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 138 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 136 138 139
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[10],13[13],102[105],103[106],140[126]
;; rd  gen 	(4) 0[0],136[123],138[124],139[125]
;; rd  kill	(8) 0[0,1,2],14[14,15],136[123],138[124],139[125]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u53(7){ d10(bb 0 insn -1) }u54(13){ d13(bb 0 insn -1) }u55(102){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[105],103[106]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 55 to worklist
  Adding insn 50 to worklist
  Adding insn 76 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
Processing use of (reg 136) in insn 65:
  Adding insn 62 to worklist
Processing use of (subreg (reg 138) 0) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 13 sp) in insn 76:
Processing use of (reg 0 r0) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 1 r1) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 139) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 102 sfp) in insn 73:
Processing use of (reg 140) in insn 50:
  Adding insn 81 to worklist
Processing use of (reg 100 cc) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 119 [ _19 ]) in insn 54:
  Adding insn 52 to worklist
Processing use of (subreg (reg 135 [ hdma_memtomem_dma1_channel2.State ]) 0) in insn 52:
Processing use of (reg 102 sfp) in insn 38:
Processing use of (subreg (reg 114 [ _2 ]) 0) in insn 38:
  Adding insn 20 to worklist
  Adding insn 34 to worklist
Processing use of (subreg (reg 128) 0) in insn 34:
  Adding insn 33 to worklist
Processing use of (subreg (reg 124) 0) in insn 33:
  Adding insn 26 to worklist
Processing use of (reg 120 [ position ]) in insn 26:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 123 [ position ]) 0) in insn 20:
  Adding insn 19 to worklist
Processing use of (subreg (reg 120 [ position ]) 0) in insn 19:
Processing use of (reg 102 sfp) in insn 40:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 40:
  Adding insn 17 to worklist
  Adding insn 28 to worklist
Processing use of (subreg (reg 125) 0) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 124) in insn 27:
Processing use of (subreg (reg 122) 0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 120 [ position ]) in insn 16:
Processing use of (reg 100 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 121 [ direction ]) in insn 12:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,10u,1e} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r119={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 183{127d,55u,1e} in 55{54 regular + 1 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 120 [ position ])
        (reg:SI 0 r0 [ position ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ position ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 121 [ direction ])
        (reg:SI 1 r1 [ direction ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ direction ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":466:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":467:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":469:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 55 [0x37])) "../System/lcd_ili9341.c":469:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":471:2 -1
     (nil))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ direction ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":471:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ direction ])
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) "../System/lcd_ili9341.c":471:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 16 3 (debug_marker) "../System/lcd_ili9341.c":472:3 -1
     (nil))
(insn 16 15 17 3 (set (reg:SI 122)
        (lshiftrt:SI (reg/v:SI 120 [ position ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":472:18 147 {*arm_shiftsi3}
     (nil))
(insn 17 16 18 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 122) 0))) "../System/lcd_ili9341.c":472:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":473:3 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 123 [ position ])
        (zero_extend:SI (subreg:QI (reg/v:SI 120 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 20 19 23 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ position ])
        (nil)))
      ; pc falls through to BB 5
(code_label 23 20 24 4 131 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":475:3 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 124)
        (minus:SI (const_int 240 [0xf0])
            (reg/v:SI 120 [ position ]))) "../System/lcd_ili9341.c":475:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 27 26 28 4 (set (reg:SI 125)
        (lshiftrt:SI (reg:SI 124)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":475:62 147 {*arm_shiftsi3}
     (nil))
(insn 28 27 29 4 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 125) 0))) "../System/lcd_ili9341.c":475:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 29 28 33 4 (debug_marker) "../System/lcd_ili9341.c":476:3 -1
     (nil))
(insn 33 29 34 4 (set (reg:SI 128)
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/lcd_ili9341.c":476:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 34 33 35 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../System/lcd_ili9341.c":476:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(code_label 35 34 36 5 132 (nil) [0 uses])
(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 36 40 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[1]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 38 41 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[0]+0 S2 A32])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 44 43 81 5 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 81 44 53 5 (set (reg/f:SI 140)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 53 81 45 6 133 (nil) [1 uses])
(note 45 53 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 50 47 52 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 50 54 6 (set (reg:SI 119 [ _19 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _19 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 7 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:HI address (const_int 55 [0x37])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 62 61 63 7 (set (reg/f:SI 136)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 65 7 (set (reg:SI 138)
        (const_int 55 [0x37])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 7 (set (mem/v:HI (reg/f:SI 136) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 138) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 66 65 67 7 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 69 68 70 7 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":480:2 -1
     (nil))
(insn 73 72 74 7 (set (reg/f:SI 139)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd_ili9341.c":480:2 7 {*arm_addsi3}
     (nil))
(insn 74 73 75 7 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (reg/f:SI 139)) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(call_insn 76 75 77 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":480:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 77 76 0 7 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_GetParam (ILI9341_GetParam, funcdef_no=346, decl_uid=10031, cgraph_uid=350, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 79{36d,43u,0e} in 26{26 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,31] 114[32,32] 115[33,33] 116[34,34] 117[35,35] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 7 4 5 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	 100 [cc]
;; rd  in  	(5) 0[1],7[5],13[6],102[25],103[26]
;; rd  gen 	(1) 114[32]
;; rd  kill	(2) 100[24],114[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d5(bb 0 insn -1) }u8(13){ d6(bb 0 insn -1) }u9(102){ d25(bb 0 insn -1) }u10(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(1) 113[31]
;; rd  kill	(5) 113[27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(2) 113[30],115[33]
;; rd  kill	(6) 113[27,28,29,30,31],115[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d25(bb 0 insn -1) }u20(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 116
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(2) 113[29],116[34]
;; rd  kill	(6) 113[27,28,29,30,31],116[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }u26(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(2) 113[28],117[35]
;; rd  kill	(6) 113[27,28,29,30,31],117[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(7){ d5(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(102){ d25(bb 0 insn -1) }u32(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(1) 113[27]
;; rd  kill	(5) 113[27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 7 3 4 5 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d25(bb 0 insn -1) }u36(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[25],103[26],113[27,28,29,30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(0){ d0(bb 8 insn 51) }u40(7){ d5(bb 0 insn -1) }u41(13){ d6(bb 0 insn -1) }u42(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 51) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
  Adding insn 51 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 51:
  Adding insn 5 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 4 to worklist
Processing use of (reg 117) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 116) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 115) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 0 r0) in insn 52:
Processing use of (reg 114 [ param ]) in insn 11:
  Adding insn 2 to worklist
Processing use of (reg 114 [ param ]) in insn 11:
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 79{36d,43u,0e} in 26{26 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 114 [ param ])
        (reg:SI 0 r0 [ param ])) "../System/lcd_ili9341.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ param ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":492:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI value (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":494:2 -1
     (nil))
(jump_insn 11 10 15 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 114 [ param ])
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 114 [ param ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 12)) [0  S4 A32])
                    (label_ref:SI 57)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 12))
        ]) "../System/lcd_ili9341.c":494:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 114 [ param ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 57 (insn_list:REG_LABEL_TARGET 44 (nil)))))
 -> 12)
(code_label 15 11 16 3 142 (nil) [1 uses])
(note 16 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 16 19 3 (set (reg/v:SI 113 [ <retval> ])
        (const_int 76800 [0x12c00])) "../System/lcd_ili9341.c":494:2 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 19 5 20 4 144 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":496:3 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (reg/f:SI 115) [2 LCD.width+0 S4 A64])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [2 LCD.width+0 S4 A64])
            (nil))))
(debug_insn 24 23 25 4 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":496:9 -1
     (nil))
(debug_insn 25 24 28 4 (debug_marker) "../System/lcd_ili9341.c":497:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 28 25 29 5 143 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/lcd_ili9341.c":499:3 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 LCD.height+0 S4 A32])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [2 LCD.height+0 S4 A32])
            (nil))))
(debug_insn 33 32 34 5 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":499:9 -1
     (nil))
(debug_insn 34 33 37 5 (debug_marker) "../System/lcd_ili9341.c":500:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 37 34 38 6 140 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../System/lcd_ili9341.c":505:3 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 117)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 8 [0x8]))) [2 LCD.orientation+0 S4 A64])
            (nil))))
(debug_insn 42 41 43 6 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":505:9 -1
     (nil))
(debug_insn 43 42 57 6 (debug_marker) "../System/lcd_ili9341.c":506:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 57 43 56 7 145 (nil) [1 uses])
(note 56 57 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 46 7 (set (reg/v:SI 113 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 4 47 7 (var_location:SI value (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 50 7 (debug_marker) "../System/lcd_ili9341.c":511:2 -1
     (nil))
(code_label 50 47 53 8 138 (nil) [0 uses])
(note 53 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":512:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 52 51 0 8 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":512:1 -1
     (nil))
