,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.21876,1.4664,1.54593,1.54091,1.47572,1.50629,1.47035,1.44326,1.41638,1.4007,1.39649,1.38792,1.39166,1.3908,0.974463,0.996059,1.08438,1.13551,1.22072,1.27698,1.31969,1.34992,1.35465,1.35957,1.36284,1.36603,1.35837,1.35147,1.4664,1.54091,1.50629,1.23045,1.27725,1.32086,1.34082,1.44078,1.01666,1.24929,1.87637,1.21171,1.57119,1.66595,1.63232,1.50708,1.48884,1.41698,1.3563,1.37479,1.38749,1.38479,1.37561,1.37959,1.37879,1.03314,1.04132,1.12397,1.16731,1.24366,1.29296,1.33389,1.36581,1.36764,1.36829,1.36602,1.36362,1.35527,1.34889,1.57119,1.63232,1.48884,1.51222,1.41421,1.40876,1.33814,1.41944,1.0764,1.34027,1.247,1.34469,1.47852,1.49951,1.44635,1.3795,1.34766,1.28379,1.24161,1.20925,1.18957,1.17387,1.16244,1.15854,1.1539,0.945713,0.952975,1.07652,1.13508,1.22151,1.27912,1.32306,1.3563,1.35979,1.36321,1.36595,1.36846,1.36058,1.35384,1.47852,1.44635,1.34766,0.981448,1.0041,1.03697,1.1397,1.16811,1.0089,1.22669,2.80456,1.21876,1.4664,1.54593,1.54091,1.47572,1.50629,1.47035,1.44326,1.41638,1.4007,1.39649,1.38792,1.39166,1.3908,1.37886,1.41335,1.43936,1.44447,1.4214,1.42021,1.39952,1.37868,1.38494,1.38981,1.38853,1.3843,1.3859,1.38527,1.38387,1.39149,1.39633,1.39291,1.3844,1.37863,1.36497,1.35335,1.34245,1.33377,1.32565,1.31842,1.31338,1.30815,0.974463,0.996059,1.08438,1.13551,1.22072,1.27698,1.31969,1.34992,1.35465,1.35957,1.36284,1.36603,1.35837,1.35147,1.33025,1.3127,1.31133,1.31055,1.3231,1.33392,1.34561,1.35669,1.3578,1.35848,1.35788,1.35708,1.3533,1.35018,1.33624,1.3237,1.3237,1.3233,1.33069,1.33764,1.34476,1.35154,1.35252,1.35361,1.35463,1.35567,1.35348,1.3514,1.02129,1.27127,1.16857,0.52461,
Median Speedup,1.21876,1.4664,1.70498,1.61542,1.52585,1.59251,1.52585,1.39028,1.2547,1.25714,1.25957,1.2766,1.29362,1.32405,0.974463,0.996059,1.01765,1.13933,1.26101,1.27496,1.28891,1.4236,1.39251,1.3982,1.39554,1.3983,1.39554,1.39402,1.4664,1.61542,1.59251,1.23045,1.2766,1.32405,1.2547,1.37959,0.989298,1.11229,1.70595,1.21171,1.57119,1.85548,1.69345,1.53142,1.46454,1.39765,1.30468,1.39765,1.44972,1.39765,1.37774,1.39765,1.383,1.03314,1.04132,1.04949,1.16938,1.28927,1.2933,1.29733,1.4184,1.38224,1.37819,1.37413,1.35876,1.34339,1.34031,1.57119,1.69345,1.46454,1.51222,1.42981,1.39786,1.35784,1.39765,1.01524,1.12732,1.15156,1.34469,1.47852,1.54149,1.44309,1.34469,1.31578,1.28686,1.23768,1.1885,1.1503,1.1121,1.07436,1.1118,1.10271,0.945713,0.952975,0.960237,1.13549,1.31075,1.31718,1.32361,1.44539,1.38769,1.39085,1.39332,1.39366,1.39332,1.3905,1.47852,1.44309,1.31578,0.981448,1.0147,1.02676,1.1118,1.09362,0.996507,1.09796,3.04315,1.21876,1.4664,1.70498,1.61542,1.52585,1.59251,1.52585,1.39028,1.2547,1.25714,1.25957,1.2766,1.29362,1.32405,1.29362,1.32405,1.35448,1.36704,1.35448,1.36704,1.35448,1.32405,1.35448,1.36704,1.35784,1.35616,1.35784,1.36309,1.35784,1.36309,1.36834,1.36309,1.35784,1.35616,1.35448,1.34959,1.34469,1.31915,1.29362,1.29024,1.28686,1.28274,0.974463,0.996059,1.01765,1.13933,1.26101,1.27496,1.28891,1.4236,1.39251,1.3982,1.39554,1.3983,1.39554,1.39402,1.39251,1.34071,1.28927,1.2933,1.29733,1.34492,1.39251,1.39402,1.39251,1.38737,1.38224,1.37819,1.37413,1.35876,1.34339,1.34031,1.33723,1.33042,1.33723,1.34031,1.34339,1.35876,1.37413,1.37819,1.38224,1.38497,1.38224,1.37819,1.00151,1.11229,1.00722,0.502802,