

================================================================
== Vitis HLS Report for 'conv3_5x5_Pipeline_acc3row'
================================================================
* Date:           Tue Oct 21 14:52:48 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc3row  |      100|      100|        20|         20|          1|     5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     130|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     205|    -|
|Register         |        -|     -|     218|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     218|     357|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_5_3_32_1_1_U1748  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1749  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1750  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1751  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1752  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0| 130|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln246_fu_283_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln246_fu_277_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  106|         21|    1|         21|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |grp_fu_255_p0                |   14|          3|   32|         96|
    |grp_fu_255_p1                |   31|          6|   32|        192|
    |i_fu_88                      |    9|          2|    3|          6|
    |sum_1_fu_84                  |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  205|         42|  104|        387|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  20|   0|   20|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_88                      |   3|   0|    3|          0|
    |reg_259                      |  32|   0|   32|          0|
    |sum_1_fu_84                  |  32|   0|   32|          0|
    |tmp_497_i_reg_516            |  32|   0|   32|          0|
    |tmp_498_i_reg_521            |  32|   0|   32|          0|
    |tmp_499_i_reg_526            |  32|   0|   32|          0|
    |tmp_500_i_reg_531            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 218|   0|  218|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_din0       |  out|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_din1       |  out|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_opcode     |  out|    2|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_dout0      |   in|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_ce         |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|sum                      |   in|   32|   ap_stable|                         sum|        scalar|
|p_reload                 |   in|   32|     ap_none|                    p_reload|        scalar|
|add186_1231_i_reload     |   in|   32|     ap_none|        add186_1231_i_reload|        scalar|
|add186_2236_i_reload     |   in|   32|     ap_none|        add186_2236_i_reload|        scalar|
|add186_3241_i_reload     |   in|   32|     ap_none|        add186_3241_i_reload|        scalar|
|add186_4246_i_reload     |   in|   32|     ap_none|        add186_4246_i_reload|        scalar|
|add186_1194227_i_reload  |   in|   32|     ap_none|     add186_1194227_i_reload|        scalar|
|add186_1_1232_i_reload   |   in|   32|     ap_none|      add186_1_1232_i_reload|        scalar|
|add186_2_1237_i_reload   |   in|   32|     ap_none|      add186_2_1237_i_reload|        scalar|
|add186_3_1242_i_reload   |   in|   32|     ap_none|      add186_3_1242_i_reload|        scalar|
|add186_4_1247_i_reload   |   in|   32|     ap_none|      add186_4_1247_i_reload|        scalar|
|add186_2204228_i_reload  |   in|   32|     ap_none|     add186_2204228_i_reload|        scalar|
|add186_1_2233_i_reload   |   in|   32|     ap_none|      add186_1_2233_i_reload|        scalar|
|add186_2_2238_i_reload   |   in|   32|     ap_none|      add186_2_2238_i_reload|        scalar|
|add186_3_2243_i_reload   |   in|   32|     ap_none|      add186_3_2243_i_reload|        scalar|
|add186_4_2248_i_reload   |   in|   32|     ap_none|      add186_4_2248_i_reload|        scalar|
|add186_3214229_i_reload  |   in|   32|     ap_none|     add186_3214229_i_reload|        scalar|
|add186_1_3234_i_reload   |   in|   32|     ap_none|      add186_1_3234_i_reload|        scalar|
|add186_2_3239_i_reload   |   in|   32|     ap_none|      add186_2_3239_i_reload|        scalar|
|add186_3_3244_i_reload   |   in|   32|     ap_none|      add186_3_3244_i_reload|        scalar|
|add186_4_3249_i_reload   |   in|   32|     ap_none|      add186_4_3249_i_reload|        scalar|
|add186_4224230_i_reload  |   in|   32|     ap_none|     add186_4224230_i_reload|        scalar|
|add186_1_4235_i_reload   |   in|   32|     ap_none|      add186_1_4235_i_reload|        scalar|
|add186_2_4240_i_reload   |   in|   32|     ap_none|      add186_2_4240_i_reload|        scalar|
|add186_3_4245_i_reload   |   in|   32|     ap_none|      add186_3_4245_i_reload|        scalar|
|add186_4_4250_i_reload   |   in|   32|     ap_none|      add186_4_4250_i_reload|        scalar|
|sum_1_out                |  out|   32|      ap_vld|                   sum_1_out|       pointer|
|sum_1_out_ap_vld         |  out|    1|      ap_vld|                   sum_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 23 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add186_4_4250_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_4250_i_reload"   --->   Operation 25 'read' 'add186_4_4250_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add186_3_4245_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_4245_i_reload"   --->   Operation 26 'read' 'add186_3_4245_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add186_2_4240_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_4240_i_reload"   --->   Operation 27 'read' 'add186_2_4240_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add186_1_4235_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_4235_i_reload"   --->   Operation 28 'read' 'add186_1_4235_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add186_4224230_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4224230_i_reload"   --->   Operation 29 'read' 'add186_4224230_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add186_4_3249_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_3249_i_reload"   --->   Operation 30 'read' 'add186_4_3249_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add186_3_3244_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_3244_i_reload"   --->   Operation 31 'read' 'add186_3_3244_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add186_2_3239_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_3239_i_reload"   --->   Operation 32 'read' 'add186_2_3239_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add186_1_3234_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_3234_i_reload"   --->   Operation 33 'read' 'add186_1_3234_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add186_3214229_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3214229_i_reload"   --->   Operation 34 'read' 'add186_3214229_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add186_4_2248_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_2248_i_reload"   --->   Operation 35 'read' 'add186_4_2248_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add186_3_2243_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_2243_i_reload"   --->   Operation 36 'read' 'add186_3_2243_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add186_2_2238_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_2238_i_reload"   --->   Operation 37 'read' 'add186_2_2238_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add186_1_2233_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_2233_i_reload"   --->   Operation 38 'read' 'add186_1_2233_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add186_2204228_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2204228_i_reload"   --->   Operation 39 'read' 'add186_2204228_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add186_4_1247_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_1247_i_reload"   --->   Operation 40 'read' 'add186_4_1247_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add186_3_1242_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_1242_i_reload"   --->   Operation 41 'read' 'add186_3_1242_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add186_2_1237_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_1237_i_reload"   --->   Operation 42 'read' 'add186_2_1237_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add186_1_1232_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_1232_i_reload"   --->   Operation 43 'read' 'add186_1_1232_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add186_1194227_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1194227_i_reload"   --->   Operation 44 'read' 'add186_1194227_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add186_4246_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4246_i_reload"   --->   Operation 45 'read' 'add186_4246_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add186_3241_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3241_i_reload"   --->   Operation 46 'read' 'add186_3241_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add186_2236_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2236_i_reload"   --->   Operation 47 'read' 'add186_2236_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add186_1231_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1231_i_reload"   --->   Operation 48 'read' 'add186_1231_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 49 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 50 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc212.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.35>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 54 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln246 = icmp_eq  i3 %i_2, i3 5" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 56 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%add_ln246 = add i3 %i_2, i3 1" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 57 'add' 'add_ln246' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %for.inc212.split.i, void %for.end217.i.exitStub" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 58 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 59 'load' 'sum_1_load' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%tmp_496_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %p_reload_read, i32 %add186_1231_i_reload_read, i32 %add186_2236_i_reload_read, i32 %add186_3241_i_reload_read, i32 %add186_4246_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 60 'mux' 'tmp_496_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.88ns)   --->   Input mux for Operation 61 '%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i'
ST_2 : Operation 61 [4/4] (5.89ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 61 'fadd' 'sum_2' <Predicate = (!icmp_ln246)> <Delay = 5.89> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%tmp_497_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_1194227_i_reload_read, i32 %add186_1_1232_i_reload_read, i32 %add186_2_1237_i_reload_read, i32 %add186_3_1242_i_reload_read, i32 %add186_4_1247_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 62 'mux' 'tmp_497_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%tmp_498_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_2204228_i_reload_read, i32 %add186_1_2233_i_reload_read, i32 %add186_2_2238_i_reload_read, i32 %add186_3_2243_i_reload_read, i32 %add186_4_2248_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 63 'mux' 'tmp_498_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%tmp_499_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_3214229_i_reload_read, i32 %add186_1_3234_i_reload_read, i32 %add186_2_3239_i_reload_read, i32 %add186_3_3244_i_reload_read, i32 %add186_4_3249_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 64 'mux' 'tmp_499_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%tmp_500_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_4224230_i_reload_read, i32 %add186_1_4235_i_reload_read, i32 %add186_2_4240_i_reload_read, i32 %add186_3_4245_i_reload_read, i32 %add186_4_4250_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 65 'mux' 'tmp_500_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln246 = store i3 %add_ln246, i3 %i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 66 'store' 'store_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1"   --->   Operation 90 'load' 'sum_1_load_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_1_load_1"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 67 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 67 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 68 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 69 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 69 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.78>
ST_6 : [1/1] (0.88ns)   --->   Input mux for Operation 70 '%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i'
ST_6 : Operation 70 [4/4] (5.89ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 70 'fadd' 'sum_3' <Predicate = true> <Delay = 5.89> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 71 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 71 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 73 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 73 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.78>
ST_10 : [1/1] (0.88ns)   --->   Input mux for Operation 74 '%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i'
ST_10 : Operation 74 [4/4] (5.89ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 74 'fadd' 'sum_4' <Predicate = true> <Delay = 5.89> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 75 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 75 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 76 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 76 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 77 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 77 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.78>
ST_14 : [1/1] (0.88ns)   --->   Input mux for Operation 78 '%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i'
ST_14 : Operation 78 [4/4] (5.89ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 78 'fadd' 'sum_5' <Predicate = true> <Delay = 5.89> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 79 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 79 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 80 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 80 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 81 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 81 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.78>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 82 '%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i'
ST_18 : Operation 82 [4/4] (5.89ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 82 'fadd' 'sum_6' <Predicate = true> <Delay = 5.89> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 83 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 83 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 84 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 84 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/srcnn.cpp:244->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 86 'specloopname' 'specloopname_ln246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 87 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln246 = store i32 %sum_6, i32 %sum_1" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 88 'store' 'store_ln246' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln246 = br void %for.inc212.i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 89 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1231_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2236_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3241_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4246_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1194227_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1_1232_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2_1237_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3_1242_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4_1247_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2204228_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1_2233_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2_2238_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3_2243_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4_2248_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3214229_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1_3234_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2_3239_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3_3244_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4_3249_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4224230_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_1_4235_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_2_4240_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_3_4245_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add186_4_4250_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1                        (alloca           ) [ 0111111111111111111111]
i                            (alloca           ) [ 0110000000000000000000]
add186_4_4250_i_reload_read  (read             ) [ 0010000000000000000000]
add186_3_4245_i_reload_read  (read             ) [ 0010000000000000000000]
add186_2_4240_i_reload_read  (read             ) [ 0010000000000000000000]
add186_1_4235_i_reload_read  (read             ) [ 0010000000000000000000]
add186_4224230_i_reload_read (read             ) [ 0010000000000000000000]
add186_4_3249_i_reload_read  (read             ) [ 0010000000000000000000]
add186_3_3244_i_reload_read  (read             ) [ 0010000000000000000000]
add186_2_3239_i_reload_read  (read             ) [ 0010000000000000000000]
add186_1_3234_i_reload_read  (read             ) [ 0010000000000000000000]
add186_3214229_i_reload_read (read             ) [ 0010000000000000000000]
add186_4_2248_i_reload_read  (read             ) [ 0010000000000000000000]
add186_3_2243_i_reload_read  (read             ) [ 0010000000000000000000]
add186_2_2238_i_reload_read  (read             ) [ 0010000000000000000000]
add186_1_2233_i_reload_read  (read             ) [ 0010000000000000000000]
add186_2204228_i_reload_read (read             ) [ 0010000000000000000000]
add186_4_1247_i_reload_read  (read             ) [ 0010000000000000000000]
add186_3_1242_i_reload_read  (read             ) [ 0010000000000000000000]
add186_2_1237_i_reload_read  (read             ) [ 0010000000000000000000]
add186_1_1232_i_reload_read  (read             ) [ 0010000000000000000000]
add186_1194227_i_reload_read (read             ) [ 0010000000000000000000]
add186_4246_i_reload_read    (read             ) [ 0010000000000000000000]
add186_3241_i_reload_read    (read             ) [ 0010000000000000000000]
add186_2236_i_reload_read    (read             ) [ 0010000000000000000000]
add186_1231_i_reload_read    (read             ) [ 0010000000000000000000]
p_reload_read                (read             ) [ 0010000000000000000000]
sum_read                     (read             ) [ 0000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000]
br_ln0                       (br               ) [ 0000000000000000000000]
i_2                          (load             ) [ 0000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000000000]
icmp_ln246                   (icmp             ) [ 0010000000000000000000]
add_ln246                    (add              ) [ 0000000000000000000000]
br_ln246                     (br               ) [ 0000000000000000000000]
sum_1_load                   (load             ) [ 0001110000000000000000]
tmp_496_i                    (mux              ) [ 0001110000000000000000]
tmp_497_i                    (mux              ) [ 0001111111000000000000]
tmp_498_i                    (mux              ) [ 0001111111111100000000]
tmp_499_i                    (mux              ) [ 0001111111111111110000]
tmp_500_i                    (mux              ) [ 0101111111111111111111]
store_ln246                  (store            ) [ 0000000000000000000000]
sum_2                        (fadd             ) [ 0000001111000000000000]
sum_3                        (fadd             ) [ 0000000000111100000000]
sum_4                        (fadd             ) [ 0000000000000011110000]
sum_5                        (fadd             ) [ 0100000000000000001111]
speclooptripcount_ln244      (speclooptripcount) [ 0000000000000000000000]
specloopname_ln246           (specloopname     ) [ 0000000000000000000000]
sum_6                        (fadd             ) [ 0000000000000000000000]
store_ln246                  (store            ) [ 0000000000000000000000]
br_ln246                     (br               ) [ 0000000000000000000000]
sum_1_load_1                 (load             ) [ 0000000000000000000000]
write_ln0                    (write            ) [ 0000000000000000000000]
ret_ln0                      (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add186_1231_i_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1231_i_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add186_2236_i_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2236_i_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add186_3241_i_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3241_i_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add186_4246_i_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4246_i_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add186_1194227_i_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1194227_i_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add186_1_1232_i_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1_1232_i_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add186_2_1237_i_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2_1237_i_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add186_3_1242_i_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3_1242_i_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add186_4_1247_i_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4_1247_i_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="add186_2204228_i_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2204228_i_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="add186_1_2233_i_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1_2233_i_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="add186_2_2238_i_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2_2238_i_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="add186_3_2243_i_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3_2243_i_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add186_4_2248_i_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4_2248_i_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add186_3214229_i_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3214229_i_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add186_1_3234_i_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1_3234_i_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add186_2_3239_i_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2_3239_i_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="add186_3_3244_i_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3_3244_i_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="add186_4_3249_i_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4_3249_i_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="add186_4224230_i_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4224230_i_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="add186_1_4235_i_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_1_4235_i_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="add186_2_4240_i_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_2_4240_i_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="add186_3_4245_i_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_3_4245_i_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="add186_4_4250_i_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add186_4_4250_i_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sum_1_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5f32.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="sum_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add186_4_4250_i_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4_4250_i_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add186_3_4245_i_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3_4245_i_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add186_2_4240_i_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2_4240_i_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add186_1_4235_i_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1_4235_i_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add186_4224230_i_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4224230_i_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add186_4_3249_i_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4_3249_i_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add186_3_3244_i_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3_3244_i_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add186_2_3239_i_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2_3239_i_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add186_1_3234_i_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1_3234_i_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add186_3214229_i_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3214229_i_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add186_4_2248_i_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4_2248_i_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add186_3_2243_i_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3_2243_i_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add186_2_2238_i_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2_2238_i_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add186_1_2233_i_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1_2233_i_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add186_2204228_i_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2204228_i_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add186_4_1247_i_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4_1247_i_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add186_3_1242_i_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3_1242_i_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add186_2_1237_i_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2_1237_i_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add186_1_1232_i_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1_1232_i_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add186_1194227_i_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1194227_i_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add186_4246_i_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_4246_i_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add186_3241_i_reload_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_3241_i_reload_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add186_2236_i_reload_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_2236_i_reload_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add186_1231_i_reload_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add186_1231_i_reload_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_reload_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sum_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/2 sum_3/6 sum_4/10 sum_5/14 sum_6/18 "/>
</bind>
</comp>

<comp id="259" class="1005" name="reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 sum_3 sum_4 sum_5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_2_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln246_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln246_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sum_1_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_496_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="0" index="3" bw="32" slack="1"/>
<pin id="298" dir="0" index="4" bw="32" slack="1"/>
<pin id="299" dir="0" index="5" bw="32" slack="1"/>
<pin id="300" dir="0" index="6" bw="3" slack="0"/>
<pin id="301" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_496_i/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_497_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="0" index="2" bw="32" slack="1"/>
<pin id="309" dir="0" index="3" bw="32" slack="1"/>
<pin id="310" dir="0" index="4" bw="32" slack="1"/>
<pin id="311" dir="0" index="5" bw="32" slack="1"/>
<pin id="312" dir="0" index="6" bw="3" slack="0"/>
<pin id="313" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_497_i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_498_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="32" slack="1"/>
<pin id="321" dir="0" index="4" bw="32" slack="1"/>
<pin id="322" dir="0" index="5" bw="32" slack="1"/>
<pin id="323" dir="0" index="6" bw="3" slack="0"/>
<pin id="324" dir="1" index="7" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_498_i/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_499_i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="0" index="2" bw="32" slack="1"/>
<pin id="331" dir="0" index="3" bw="32" slack="1"/>
<pin id="332" dir="0" index="4" bw="32" slack="1"/>
<pin id="333" dir="0" index="5" bw="32" slack="1"/>
<pin id="334" dir="0" index="6" bw="3" slack="0"/>
<pin id="335" dir="1" index="7" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_499_i/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_500_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="0" index="3" bw="32" slack="1"/>
<pin id="343" dir="0" index="4" bw="32" slack="1"/>
<pin id="344" dir="0" index="5" bw="32" slack="1"/>
<pin id="345" dir="0" index="6" bw="3" slack="0"/>
<pin id="346" dir="1" index="7" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_500_i/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln246_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="1"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln246_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="20"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/21 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sum_1_load_1_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load_1/2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="sum_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="378" class="1005" name="add186_4_4250_i_reload_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4_4250_i_reload_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="add186_3_4245_i_reload_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3_4245_i_reload_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="add186_2_4240_i_reload_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2_4240_i_reload_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="add186_1_4235_i_reload_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1_4235_i_reload_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="add186_4224230_i_reload_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4224230_i_reload_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="add186_4_3249_i_reload_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4_3249_i_reload_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="add186_3_3244_i_reload_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3_3244_i_reload_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="add186_2_3239_i_reload_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2_3239_i_reload_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="add186_1_3234_i_reload_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1_3234_i_reload_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="add186_3214229_i_reload_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3214229_i_reload_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="add186_4_2248_i_reload_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4_2248_i_reload_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="add186_3_2243_i_reload_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3_2243_i_reload_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="add186_2_2238_i_reload_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2_2238_i_reload_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="add186_1_2233_i_reload_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1_2233_i_reload_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="add186_2204228_i_reload_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2204228_i_reload_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="add186_4_1247_i_reload_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4_1247_i_reload_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="add186_3_1242_i_reload_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3_1242_i_reload_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="add186_2_1237_i_reload_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2_1237_i_reload_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="add186_1_1232_i_reload_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1_1232_i_reload_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="add186_1194227_i_reload_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1194227_i_reload_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="add186_4246_i_reload_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_4246_i_reload_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="add186_3241_i_reload_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_3241_i_reload_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="add186_2236_i_reload_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_2236_i_reload_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="add186_1231_i_reload_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add186_1231_i_reload_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_reload_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_reload_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="sum_1_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_496_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_496_i "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_497_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="4"/>
<pin id="518" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_497_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_498_i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="8"/>
<pin id="523" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_498_i "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_499_i_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="12"/>
<pin id="528" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_499_i "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_500_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="16"/>
<pin id="533" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="tmp_500_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="262"><net_src comp="255" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="242" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="274" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="304"><net_src comp="293" pin="7"/><net_sink comp="255" pin=1"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="274" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="274" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="274" pin="1"/><net_sink comp="327" pin=6"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="274" pin="1"/><net_sink comp="338" pin=6"/></net>

<net id="353"><net_src comp="283" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="255" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="366"><net_src comp="84" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="88" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="381"><net_src comp="92" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="338" pin=5"/></net>

<net id="386"><net_src comp="98" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="391"><net_src comp="104" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="338" pin=3"/></net>

<net id="396"><net_src comp="110" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="401"><net_src comp="116" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="406"><net_src comp="122" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="327" pin=5"/></net>

<net id="411"><net_src comp="128" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="416"><net_src comp="134" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="421"><net_src comp="140" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="426"><net_src comp="146" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="431"><net_src comp="152" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="436"><net_src comp="158" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="441"><net_src comp="164" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="446"><net_src comp="170" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="451"><net_src comp="176" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="456"><net_src comp="182" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="461"><net_src comp="188" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="466"><net_src comp="194" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="471"><net_src comp="200" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="476"><net_src comp="206" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="481"><net_src comp="212" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="486"><net_src comp="218" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="491"><net_src comp="224" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="496"><net_src comp="230" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="501"><net_src comp="236" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="509"><net_src comp="289" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="514"><net_src comp="293" pin="7"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="519"><net_src comp="305" pin="7"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="524"><net_src comp="316" pin="7"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="529"><net_src comp="327" pin="7"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="534"><net_src comp="338" pin="7"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="255" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_1_out | {2 }
 - Input state : 
	Port: conv3_5x5_Pipeline_acc3row : sum | {1 }
	Port: conv3_5x5_Pipeline_acc3row : p_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1231_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2236_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3241_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4246_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1194227_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1_1232_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2_1237_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3_1242_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4_1247_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2204228_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1_2233_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2_2238_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3_2243_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4_2248_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3214229_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1_3234_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2_3239_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3_3244_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4_3249_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4224230_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_1_4235_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_2_4240_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_3_4245_i_reload | {1 }
	Port: conv3_5x5_Pipeline_acc3row : add186_4_4250_i_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln246 : 1
		add_ln246 : 1
		br_ln246 : 2
		tmp_496_i : 1
		sum_2 : 2
		tmp_497_i : 1
		tmp_498_i : 1
		tmp_499_i : 1
		tmp_500_i : 1
		store_ln246 : 2
		write_ln0 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln246 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_255                |    2    |   227   |   214   |
|----------|------------------------------------------|---------|---------|---------|
|          |             tmp_496_i_fu_293             |    0    |    0    |    26   |
|          |             tmp_497_i_fu_305             |    0    |    0    |    26   |
|    mux   |             tmp_498_i_fu_316             |    0    |    0    |    26   |
|          |             tmp_499_i_fu_327             |    0    |    0    |    26   |
|          |             tmp_500_i_fu_338             |    0    |    0    |    26   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln246_fu_277            |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln246_fu_283             |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|
|          |  add186_4_4250_i_reload_read_read_fu_92  |    0    |    0    |    0    |
|          |  add186_3_4245_i_reload_read_read_fu_98  |    0    |    0    |    0    |
|          |  add186_2_4240_i_reload_read_read_fu_104 |    0    |    0    |    0    |
|          |  add186_1_4235_i_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | add186_4224230_i_reload_read_read_fu_116 |    0    |    0    |    0    |
|          |  add186_4_3249_i_reload_read_read_fu_122 |    0    |    0    |    0    |
|          |  add186_3_3244_i_reload_read_read_fu_128 |    0    |    0    |    0    |
|          |  add186_2_3239_i_reload_read_read_fu_134 |    0    |    0    |    0    |
|          |  add186_1_3234_i_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | add186_3214229_i_reload_read_read_fu_146 |    0    |    0    |    0    |
|          |  add186_4_2248_i_reload_read_read_fu_152 |    0    |    0    |    0    |
|          |  add186_3_2243_i_reload_read_read_fu_158 |    0    |    0    |    0    |
|   read   |  add186_2_2238_i_reload_read_read_fu_164 |    0    |    0    |    0    |
|          |  add186_1_2233_i_reload_read_read_fu_170 |    0    |    0    |    0    |
|          | add186_2204228_i_reload_read_read_fu_176 |    0    |    0    |    0    |
|          |  add186_4_1247_i_reload_read_read_fu_182 |    0    |    0    |    0    |
|          |  add186_3_1242_i_reload_read_read_fu_188 |    0    |    0    |    0    |
|          |  add186_2_1237_i_reload_read_read_fu_194 |    0    |    0    |    0    |
|          |  add186_1_1232_i_reload_read_read_fu_200 |    0    |    0    |    0    |
|          | add186_1194227_i_reload_read_read_fu_206 |    0    |    0    |    0    |
|          |   add186_4246_i_reload_read_read_fu_212  |    0    |    0    |    0    |
|          |   add186_3241_i_reload_read_read_fu_218  |    0    |    0    |    0    |
|          |   add186_2236_i_reload_read_read_fu_224  |    0    |    0    |    0    |
|          |   add186_1231_i_reload_read_read_fu_230  |    0    |    0    |    0    |
|          |         p_reload_read_read_fu_236        |    0    |    0    |    0    |
|          |           sum_read_read_fu_242           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_248          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    2    |   227   |   364   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|add186_1194227_i_reload_read_reg_473|   32   |
|  add186_1231_i_reload_read_reg_493 |   32   |
| add186_1_1232_i_reload_read_reg_468|   32   |
| add186_1_2233_i_reload_read_reg_443|   32   |
| add186_1_3234_i_reload_read_reg_418|   32   |
| add186_1_4235_i_reload_read_reg_393|   32   |
|add186_2204228_i_reload_read_reg_448|   32   |
|  add186_2236_i_reload_read_reg_488 |   32   |
| add186_2_1237_i_reload_read_reg_463|   32   |
| add186_2_2238_i_reload_read_reg_438|   32   |
| add186_2_3239_i_reload_read_reg_413|   32   |
| add186_2_4240_i_reload_read_reg_388|   32   |
|add186_3214229_i_reload_read_reg_423|   32   |
|  add186_3241_i_reload_read_reg_483 |   32   |
| add186_3_1242_i_reload_read_reg_458|   32   |
| add186_3_2243_i_reload_read_reg_433|   32   |
| add186_3_3244_i_reload_read_reg_408|   32   |
| add186_3_4245_i_reload_read_reg_383|   32   |
|add186_4224230_i_reload_read_reg_398|   32   |
|  add186_4246_i_reload_read_reg_478 |   32   |
| add186_4_1247_i_reload_read_reg_453|   32   |
| add186_4_2248_i_reload_read_reg_428|   32   |
| add186_4_3249_i_reload_read_reg_403|   32   |
| add186_4_4250_i_reload_read_reg_378|   32   |
|              i_reg_371             |    3   |
|        p_reload_read_reg_498       |   32   |
|               reg_259              |   32   |
|         sum_1_load_reg_506         |   32   |
|            sum_1_reg_363           |   32   |
|          tmp_496_i_reg_511         |   32   |
|          tmp_497_i_reg_516         |   32   |
|          tmp_498_i_reg_521         |   32   |
|          tmp_499_i_reg_526         |   32   |
|          tmp_500_i_reg_531         |   32   |
+------------------------------------+--------+
|                Total               |  1059  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_255 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_255 |  p1  |   6  |  32  |   192  ||    31   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   288  ||  1.099  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   364  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |  1059  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |  1286  |   409  |
+-----------+--------+--------+--------+--------+
