Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 17:18:16 2025
| Host         : burger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file output/syn_timing.rpt
| Design       : top_BullCow_Game_NexysA7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (18)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: game_display/ck_1KHz_reg/Q (HIGH)

game_display/AN_reg[0]/C
game_display/AN_reg[1]/C
game_display/AN_reg[2]/C
game_display/AN_reg[3]/C
game_display/AN_reg[4]/C
game_display/AN_reg[5]/C
game_display/AN_reg[6]/C
game_display/AN_reg[7]/C
game_display/dig_selection_reg[0]/C
game_display/dig_selection_reg[1]/C
game_display/dig_selection_reg[2]/C
game_display/selected_dig_reg[0]/C
game_display/selected_dig_reg[1]/C
game_display/selected_dig_reg[2]/C
game_display/selected_dig_reg[3]/C
game_display/selected_dig_reg[4]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

game_display/AN_reg[0]/D
game_display/AN_reg[0]/PRE
game_display/AN_reg[1]/D
game_display/AN_reg[1]/PRE
game_display/AN_reg[2]/D
game_display/AN_reg[2]/PRE
game_display/AN_reg[3]/D
game_display/AN_reg[3]/PRE
game_display/AN_reg[4]/D
game_display/AN_reg[4]/PRE
game_display/AN_reg[5]/D
game_display/AN_reg[5]/PRE
game_display/AN_reg[6]/D
game_display/AN_reg[6]/PRE
game_display/AN_reg[7]/D
game_display/AN_reg[7]/PRE
game_display/dig_selection_reg[0]/CLR
game_display/dig_selection_reg[0]/D
game_display/dig_selection_reg[1]/CLR
game_display/dig_selection_reg[1]/D
game_display/dig_selection_reg[2]/CLR
game_display/dig_selection_reg[2]/D
game_display/selected_dig_reg[0]/CLR
game_display/selected_dig_reg[0]/D
game_display/selected_dig_reg[1]/CLR
game_display/selected_dig_reg[1]/D
game_display/selected_dig_reg[2]/CLR
game_display/selected_dig_reg[2]/D
game_display/selected_dig_reg[3]/CLR
game_display/selected_dig_reg[3]/D
game_display/selected_dig_reg[4]/CLR
game_display/selected_dig_reg[4]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

SW[0]
SW[10]
SW[11]
SW[12]
SW[13]
SW[14]
SW[15]
SW[1]
SW[2]
SW[3]
SW[4]
SW[5]
SW[6]
SW[7]
SW[8]
SW[9]
enter
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

AN[0]
AN[1]
AN[2]
AN[3]
AN[4]
AN[5]
AN[6]
AN[7]
DDP[0]
DDP[1]
DDP[2]
DDP[3]
DDP[4]
DDP[5]
DDP[6]
DDP[7]
LED[0]
LED[10]
LED[11]
LED[12]
LED[13]
LED[14]
LED[15]
LED[1]
LED[2]
LED[3]
LED[4]
LED[5]
LED[6]
LED[7]
LED[8]
LED[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.020        0.000                      0                  171        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.020        0.000                      0                  171        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.291ns (22.091%)  route 4.553ns (77.909%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, unplaced)         0.698     4.141    game_logic/magic_J1_reg[0][2]
                                                                      r  game_logic/reg_J2_cow_count[2]_i_40/I0
                         LUT4 (Prop_lut4_I0_O)        0.317     4.458 r  game_logic/reg_J2_cow_count[2]_i_40/O
                         net (fo=2, unplaced)         0.975     5.433    game_logic/reg_J2_cow_count[2]_i_40_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.557 r  game_logic/reg_J2_cow_count[2]_i_22/O
                         net (fo=1, unplaced)         0.964     6.521    game_logic/reg_J2_cow_count[2]_i_22_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.645 r  game_logic/reg_J2_cow_count[2]_i_9/O
                         net (fo=1, unplaced)         0.941     7.586    game_logic/reg_J2_cow_count[2]_i_9_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.710 f  game_logic/reg_J2_cow_count[2]_i_3/O
                         net (fo=2, unplaced)         0.975     8.685    game_logic/reg_J2_cow_count[2]_i_3_n_0
                                                                      f  game_logic/reg_J2_cow_count[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  game_logic/reg_J2_cow_count[2]_i_2/O
                         net (fo=1, unplaced)         0.000     8.809    game_logic/reg_J2_cow_count[2]_i_2_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J2_cow_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.269ns (22.552%)  route 4.358ns (77.448%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J2_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J2_reg[3][2]/Q
                         net (fo=4, unplaced)         0.690     4.133    game_logic/magic_J2_reg[3][2]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_28/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.428 f  game_logic/reg_J1_cow_count[2]_i_28/O
                         net (fo=2, unplaced)         0.975     5.403    game_logic/reg_J1_cow_count[2]_i_28_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.527 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     6.492    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     7.380    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.504 f  game_logic/reg_J1_cow_count[2]_i_3/O
                         net (fo=1, unplaced)         0.964     8.468    game_logic/reg_J1_cow_count[2]_i_3_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.592 r  game_logic/reg_J1_cow_count[2]_i_2/O
                         net (fo=1, unplaced)         0.000     8.592    game_logic/reg_J1_cow_count[2]_i_2_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J1_cow_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.291ns (23.004%)  route 4.321ns (76.996%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, unplaced)         0.698     4.141    game_logic/magic_J1_reg[0][2]
                                                                      r  game_logic/reg_J2_cow_count[2]_i_40/I0
                         LUT4 (Prop_lut4_I0_O)        0.317     4.458 r  game_logic/reg_J2_cow_count[2]_i_40/O
                         net (fo=2, unplaced)         0.975     5.433    game_logic/reg_J2_cow_count[2]_i_40_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.557 r  game_logic/reg_J2_cow_count[2]_i_22/O
                         net (fo=1, unplaced)         0.964     6.521    game_logic/reg_J2_cow_count[2]_i_22_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.645 r  game_logic/reg_J2_cow_count[2]_i_9/O
                         net (fo=1, unplaced)         0.941     7.586    game_logic/reg_J2_cow_count[2]_i_9_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  game_logic/reg_J2_cow_count[2]_i_3/O
                         net (fo=2, unplaced)         0.743     8.453    game_logic/reg_J2_cow_count[2]_i_3_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.577 r  game_logic/reg_J2_cow_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.577    game_logic/reg_J2_cow_count[1]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J2_cow_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.269ns (23.474%)  route 4.137ns (76.526%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J2_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J2_reg[3][2]/Q
                         net (fo=4, unplaced)         0.690     4.133    game_logic/magic_J2_reg[3][2]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_28/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.428 f  game_logic/reg_J1_cow_count[2]_i_28/O
                         net (fo=2, unplaced)         0.975     5.403    game_logic/reg_J1_cow_count[2]_i_28_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.527 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     6.492    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     7.380    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.743     8.247    game_logic/reg_J1_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  game_logic/reg_J1_cow_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.371    game_logic/reg_J1_cow_count[1]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J1_cow_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.291ns (25.083%)  route 3.856ns (74.917%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[3][3]/Q
                         net (fo=6, unplaced)         0.698     4.141    game_logic/magic_J1_reg[3][3]
                                                                      r  game_logic/reg_J2_cow_count[2]_i_28/I0
                         LUT4 (Prop_lut4_I0_O)        0.317     4.458 r  game_logic/reg_J2_cow_count[2]_i_28/O
                         net (fo=3, unplaced)         0.959     5.417    game_logic/reg_J2_cow_count[2]_i_28_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.541 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, unplaced)         0.975     6.516    game_logic/reg_J2_cow_count[2]_i_25_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.640 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, unplaced)         0.764     7.404    game_logic/reg_J2_cow_count[2]_i_10_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.528 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.460     7.988    game_logic/reg_J2_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J2_cow_count[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     8.112 r  game_logic/reg_J2_cow_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.112    game_logic/reg_J2_cow_count[0]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J2_cow_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.269ns (24.771%)  route 3.854ns (75.229%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J2_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J2_reg[3][2]/Q
                         net (fo=4, unplaced)         0.690     4.133    game_logic/magic_J2_reg[3][2]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_28/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.428 f  game_logic/reg_J1_cow_count[2]_i_28/O
                         net (fo=2, unplaced)         0.975     5.403    game_logic/reg_J1_cow_count[2]_i_28_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.527 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     6.492    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     7.380    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.460     7.964    game_logic/reg_J1_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J1_cow_count[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.088 r  game_logic/reg_J1_cow_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.088    game_logic/reg_J1_cow_count[0]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.044    12.828    game_logic/reg_J1_cow_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.169ns (25.692%)  route 3.381ns (74.308%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[2][2]/Q
                         net (fo=5, unplaced)         0.694     4.137    game_logic/magic_J1_reg[2][2]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.432 f  game_logic/reg_J2_cow_count[1]_i_6/O
                         net (fo=1, unplaced)         0.449     4.881    game_logic/reg_J2_cow_count[1]_i_6_n_0
                                                                      f  game_logic/reg_J2_cow_count[1]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  game_logic/reg_J2_cow_count[1]_i_2/O
                         net (fo=11, unplaced)        0.778     5.783    game_logic/reg_J2_cow_count[1]_i_2_n_0
                                                                      r  game_logic/reg_J2_bull_count[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     5.931 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, unplaced)         0.959     6.890    game_logic/J2_bull_count_comb[2]
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     7.515    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDPE (Setup_fdpe_C_CE)      -0.202    12.582    game_logic/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.169ns (25.692%)  route 3.381ns (74.308%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[2][2]/Q
                         net (fo=5, unplaced)         0.694     4.137    game_logic/magic_J1_reg[2][2]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.432 f  game_logic/reg_J2_cow_count[1]_i_6/O
                         net (fo=1, unplaced)         0.449     4.881    game_logic/reg_J2_cow_count[1]_i_6_n_0
                                                                      f  game_logic/reg_J2_cow_count[1]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  game_logic/reg_J2_cow_count[1]_i_2/O
                         net (fo=11, unplaced)        0.778     5.783    game_logic/reg_J2_cow_count[1]_i_2_n_0
                                                                      r  game_logic/reg_J2_bull_count[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     5.931 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, unplaced)         0.959     6.890    game_logic/J2_bull_count_comb[2]
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     7.515    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.582    game_logic/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.169ns (25.692%)  route 3.381ns (74.308%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[2][2]/Q
                         net (fo=5, unplaced)         0.694     4.137    game_logic/magic_J1_reg[2][2]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.432 f  game_logic/reg_J2_cow_count[1]_i_6/O
                         net (fo=1, unplaced)         0.449     4.881    game_logic/reg_J2_cow_count[1]_i_6_n_0
                                                                      f  game_logic/reg_J2_cow_count[1]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  game_logic/reg_J2_cow_count[1]_i_2/O
                         net (fo=11, unplaced)        0.778     5.783    game_logic/reg_J2_cow_count[1]_i_2_n_0
                                                                      r  game_logic/reg_J2_bull_count[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     5.931 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, unplaced)         0.959     6.890    game_logic/J2_bull_count_comb[2]
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     7.515    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.582    game_logic/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.169ns (25.692%)  route 3.381ns (74.308%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/magic_J1_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/magic_J1_reg[2][2]/Q
                         net (fo=5, unplaced)         0.694     4.137    game_logic/magic_J1_reg[2][2]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     4.432 f  game_logic/reg_J2_cow_count[1]_i_6/O
                         net (fo=1, unplaced)         0.449     4.881    game_logic/reg_J2_cow_count[1]_i_6_n_0
                                                                      f  game_logic/reg_J2_cow_count[1]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  game_logic/reg_J2_cow_count[1]_i_2/O
                         net (fo=11, unplaced)        0.778     5.783    game_logic/reg_J2_cow_count[1]_i_2_n_0
                                                                      r  game_logic/reg_J2_bull_count[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     5.931 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, unplaced)         0.959     6.890    game_logic/J2_bull_count_comb[2]
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     7.515    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439    12.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.582    game_logic/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/ck_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/ck_1KHz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                game_display/count_50M_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1KHz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1KHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/ck_1KHz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                game_display/count_50M_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 5.283ns (71.998%)  route 2.055ns (28.002%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[6]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.407 f  game_logic/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.856    game_logic/LED_OBUF[6]_inst_i_5_n_0
                                                                      f  game_logic/LED_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.980 r  game_logic/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.783    LED_OBUF[6]
    U17                                                               r  LED_OBUF[6]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.338 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.338    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 5.183ns (76.348%)  route 1.606ns (23.652%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[7]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.148     2.431 r  game_logic/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.234    LED_OBUF[7]
    U16                                                               r  LED_OBUF[7]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.789 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.789    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 5.174ns (76.317%)  route 1.606ns (23.683%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.407 r  game_logic/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[14]
    V12                                                               r  LED_OBUF[14]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.780 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.780    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 5.173ns (76.312%)  route 1.606ns (23.688%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.407 r  game_logic/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[15]
    V11                                                               r  LED_OBUF[15]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.779 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.779    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 5.158ns (76.261%)  route 1.606ns (23.739%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.407 r  game_logic/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[9]
    T15                                                               r  LED_OBUF[9]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         3.554     6.764 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.764    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 5.158ns (76.260%)  route 1.606ns (23.740%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.407 r  game_logic/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[13]
    V14                                                               r  LED_OBUF[13]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.764 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.764    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 5.157ns (76.255%)  route 1.606ns (23.745%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[2]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  game_logic/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[2]
    J13                                                               r  LED_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.762 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.762    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 5.156ns (76.254%)  route 1.606ns (23.746%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.407 r  game_logic/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[10]
    U14                                                               r  LED_OBUF[10]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.552     6.762 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.762    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 5.156ns (76.252%)  route 1.606ns (23.748%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.407 r  game_logic/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[5]
    V17                                                               r  LED_OBUF[5]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.762 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.762    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 5.156ns (76.252%)  route 1.606ns (23.748%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                                                               f  reset_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, unplaced)       0.803     2.283    game_logic/reset_IBUF
                                                                      f  game_logic/LED_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.407 r  game_logic/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.210    LED_OBUF[12]
    V15                                                               r  LED_OBUF[12]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         3.552     6.761 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.761    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/J2_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.690ns (60.664%)  route 3.041ns (39.336%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J2_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  game_logic/J2_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J2_points[3]
                                                                      f  game_logic/LED_OBUF[7]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 r  game_logic/LED_OBUF[7]_inst_i_3/O
                         net (fo=13, unplaced)        0.499     5.078    game_logic/LED_OBUF[7]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[2]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     5.194 r  game_logic/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.643    game_logic/LED_OBUF[2]_inst_i_4_n_0
                                                                      r  game_logic/LED_OBUF[2]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.767 r  game_logic/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.216    game_logic/LED_OBUF[2]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.340 r  game_logic/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.143    LED_OBUF[2]
    J13                                                               r  LED_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.553    10.695 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.695    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J2_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 4.680ns (60.616%)  route 3.041ns (39.384%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J2_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  game_logic/J2_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J2_points[3]
                                                                      f  game_logic/LED_OBUF[7]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 r  game_logic/LED_OBUF[7]_inst_i_3/O
                         net (fo=13, unplaced)        0.499     5.078    game_logic/LED_OBUF[7]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.202 r  game_logic/LED_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.651    game_logic/LED_OBUF[1]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[1]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.775 f  game_logic/LED_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.224    game_logic/LED_OBUF[1]_inst_i_2_n_0
                                                                      f  game_logic/LED_OBUF[1]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.348 r  game_logic/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.151    LED_OBUF[1]
    K15                                                               r  LED_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.686 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.686    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J2_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.706ns  (logic 4.665ns (60.540%)  route 3.041ns (39.460%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J2_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/J2_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J2_points[3]
                                                                      r  game_logic/LED_OBUF[7]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 f  game_logic/LED_OBUF[7]_inst_i_3/O
                         net (fo=13, unplaced)        0.499     5.078    game_logic/LED_OBUF[7]_inst_i_3_n_0
                                                                      f  game_logic/LED_OBUF[0]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.202 r  game_logic/LED_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.651    game_logic/LED_OBUF[0]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[0]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.775 r  game_logic/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.224    game_logic/LED_OBUF[0]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.348 r  game_logic/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.151    LED_OBUF[0]
    H17                                                               r  LED_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.671 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.671    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 4.576ns (61.540%)  route 2.860ns (38.460%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/prev_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/prev_state_reg[0]/Q
                         net (fo=19, unplaced)        0.822     4.265    game_logic/game_prev_state[0]
                                                                      r  game_logic/J2_points[5]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.560 r  game_logic/J2_points[5]_i_2/O
                         net (fo=10, unplaced)        0.492     5.052    game_logic/J2_points[5]_i_2_n_0
                                                                      r  game_logic/LED_OBUF[6]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.176 r  game_logic/LED_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.743     5.919    game_logic/LED_OBUF[6]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  game_logic/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.846    LED_OBUF[6]
    U17                                                               r  LED_OBUF[6]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         3.555    10.401 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.401    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.568ns (61.591%)  route 2.849ns (38.409%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/prev_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/prev_state_reg[0]/Q
                         net (fo=19, unplaced)        0.822     4.265    game_logic/game_prev_state[0]
                                                                      r  game_logic/J2_points[5]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.560 r  game_logic/J2_points[5]_i_2/O
                         net (fo=10, unplaced)        0.775     5.335    game_logic/J2_points[5]_i_2_n_0
                                                                      r  game_logic/LED_OBUF[7]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.459 r  game_logic/LED_OBUF[7]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.908    game_logic/LED_OBUF[7]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[7]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     6.024 r  game_logic/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.827    LED_OBUF[7]
    U16                                                               r  LED_OBUF[7]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.382 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.382    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J1_points_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.575ns (62.776%)  route 2.713ns (37.224%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J1_points_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/J1_points_reg[2]/Q
                         net (fo=15, unplaced)        1.018     4.461    game_logic/J1_points[2]
                                                                      r  game_logic/LED_OBUF[14]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.756 f  game_logic/LED_OBUF[14]_inst_i_3/O
                         net (fo=4, unplaced)         0.443     5.199    game_logic/LED_OBUF[14]_inst_i_3_n_0
                                                                      f  game_logic/LED_OBUF[13]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  game_logic/LED_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.772    game_logic/LED_OBUF[13]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  game_logic/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.699    LED_OBUF[13]
    V14                                                               r  LED_OBUF[13]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.253 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.253    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J1_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.591ns (63.936%)  route 2.590ns (36.064%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J1_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  game_logic/J1_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J1_points[3]
                                                                      f  game_logic/LED_OBUF[8]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 f  game_logic/LED_OBUF[8]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     5.076    game_logic/LED_OBUF[8]_inst_i_3_n_0
                                                                      f  game_logic/LED_OBUF[14]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.200 r  game_logic/LED_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.649    game_logic/LED_OBUF[14]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.773 r  game_logic/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.576    LED_OBUF[14]
    V12                                                               r  LED_OBUF[14]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.146 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.146    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J1_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 4.573ns (63.845%)  route 2.590ns (36.155%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J1_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  game_logic/J1_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J1_points[3]
                                                                      r  game_logic/LED_OBUF[8]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 r  game_logic/LED_OBUF[8]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     5.076    game_logic/LED_OBUF[8]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[10]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.200 r  game_logic/LED_OBUF[10]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.649    game_logic/LED_OBUF[10]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.773 r  game_logic/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.576    LED_OBUF[10]
    U14                                                               r  LED_OBUF[10]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.128 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.128    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J1_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.561ns (63.683%)  route 2.601ns (36.317%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J1_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  game_logic/J1_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J1_points[3]
                                                                      f  game_logic/LED_OBUF[8]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 f  game_logic/LED_OBUF[8]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     5.076    game_logic/LED_OBUF[8]_inst_i_3_n_0
                                                                      f  game_logic/LED_OBUF[8]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.192 r  game_logic/LED_OBUF[8]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     5.652    game_logic/LED_OBUF[8]_inst_i_2_n_0
                                                                      r  game_logic/LED_OBUF[8]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  game_logic/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.579    LED_OBUF[8]
    V16                                                               r  LED_OBUF[8]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.126 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.126    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J1_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.567ns (63.814%)  route 2.590ns (36.186%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.584     2.965    game_logic/CLK
                         FDCE                                         r  game_logic/J1_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  game_logic/J1_points_reg[3]/Q
                         net (fo=7, unplaced)         0.841     4.284    game_logic/J1_points[3]
                                                                      f  game_logic/LED_OBUF[8]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.579 f  game_logic/LED_OBUF[8]_inst_i_3/O
                         net (fo=12, unplaced)        0.497     5.076    game_logic/LED_OBUF[8]_inst_i_3_n_0
                                                                      f  game_logic/LED_OBUF[9]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.192 r  game_logic/LED_OBUF[9]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.641    game_logic/LED_OBUF[9]_inst_i_3_n_0
                                                                      r  game_logic/LED_OBUF[9]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.765 r  game_logic/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.568    LED_OBUF[9]
    T15                                                               r  LED_OBUF[9]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         3.554    10.122 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.122    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           256 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            game_logic/reg_J2_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 2.168ns (31.786%)  route 4.653ns (68.214%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                                                               r  SW_IBUF[15]_inst/I
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=23, unplaced)        0.803     2.327    game_logic/SW_IBUF[15]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.475 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, unplaced)         0.982     3.457    game_logic/reg_J2_cow_count[1]_i_10_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.581 r  game_logic/reg_J2_cow_count[1]_i_8/O
                         net (fo=2, unplaced)         0.952     4.533    game_logic/reg_J2_cow_count[1]_i_8_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.657 r  game_logic/reg_J2_cow_count[2]_i_9/O
                         net (fo=1, unplaced)         0.941     5.598    game_logic/reg_J2_cow_count[2]_i_9_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.722 f  game_logic/reg_J2_cow_count[2]_i_3/O
                         net (fo=2, unplaced)         0.975     6.697    game_logic/reg_J2_cow_count[2]_i_3_n_0
                                                                      f  game_logic/reg_J2_cow_count[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.821 r  game_logic/reg_J2_cow_count[2]_i_2/O
                         net (fo=1, unplaced)         0.000     6.821    game_logic/reg_J2_cow_count[2]_i_2_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            game_logic/reg_J2_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 2.168ns (32.905%)  route 4.421ns (67.095%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                                                               r  SW_IBUF[15]_inst/I
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=23, unplaced)        0.803     2.327    game_logic/SW_IBUF[15]
                                                                      r  game_logic/reg_J2_cow_count[1]_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.475 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, unplaced)         0.982     3.457    game_logic/reg_J2_cow_count[1]_i_10_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.581 r  game_logic/reg_J2_cow_count[1]_i_8/O
                         net (fo=2, unplaced)         0.952     4.533    game_logic/reg_J2_cow_count[1]_i_8_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.657 r  game_logic/reg_J2_cow_count[2]_i_9/O
                         net (fo=1, unplaced)         0.941     5.598    game_logic/reg_J2_cow_count[2]_i_9_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  game_logic/reg_J2_cow_count[2]_i_3/O
                         net (fo=2, unplaced)         0.743     6.465    game_logic/reg_J2_cow_count[2]_i_3_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.589 r  game_logic/reg_J2_cow_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.589    game_logic/reg_J2_cow_count[1]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.583ns  (logic 2.146ns (32.600%)  route 4.437ns (67.400%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                                                               r  SW_IBUF[11]_inst/I
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=21, unplaced)        0.803     2.305    game_logic/SW_IBUF[11]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.453 f  game_logic/reg_J1_cow_count[2]_i_29/O
                         net (fo=1, unplaced)         0.941     3.394    game_logic/reg_J1_cow_count[2]_i_29_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.518 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     4.483    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     5.371    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.495 f  game_logic/reg_J1_cow_count[2]_i_3/O
                         net (fo=1, unplaced)         0.964     6.459    game_logic/reg_J1_cow_count[2]_i_3_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  game_logic/reg_J1_cow_count[2]_i_2/O
                         net (fo=1, unplaced)         0.000     6.583    game_logic/reg_J1_cow_count[2]_i_2_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.362ns  (logic 2.146ns (33.733%)  route 4.216ns (66.267%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                                                               r  SW_IBUF[11]_inst/I
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=21, unplaced)        0.803     2.305    game_logic/SW_IBUF[11]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.453 f  game_logic/reg_J1_cow_count[2]_i_29/O
                         net (fo=1, unplaced)         0.941     3.394    game_logic/reg_J1_cow_count[2]_i_29_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.518 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     4.483    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     5.371    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.495 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.743     6.238    game_logic/reg_J1_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.362 r  game_logic/reg_J1_cow_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.362    game_logic/reg_J1_cow_count[1]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            game_logic/reg_J2_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.133ns  (logic 2.143ns (34.947%)  route 3.990ns (65.053%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                                                               r  SW_IBUF[13]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=15, unplaced)        0.803     2.326    game_logic/SW_IBUF[13]
                                                                      r  game_logic/reg_J2_cow_count[2]_i_29/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.450 r  game_logic/reg_J2_cow_count[2]_i_29/O
                         net (fo=4, unplaced)         0.988     3.438    game_logic/reg_J2_cow_count[2]_i_29_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_25/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.562 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, unplaced)         0.975     4.537    game_logic/reg_J2_cow_count[2]_i_25_n_0
                                                                      r  game_logic/reg_J2_cow_count[2]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.661 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, unplaced)         0.764     5.425    game_logic/reg_J2_cow_count[2]_i_10_n_0
                                                                      r  game_logic/reg_J2_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.549 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.460     6.009    game_logic/reg_J2_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J2_cow_count[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.133 r  game_logic/reg_J2_cow_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.133    game_logic/reg_J2_cow_count[0]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 2.146ns (35.303%)  route 3.933ns (64.697%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                                                               r  SW_IBUF[11]_inst/I
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=21, unplaced)        0.803     2.305    game_logic/SW_IBUF[11]
                                                                      r  game_logic/reg_J1_cow_count[2]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.453 f  game_logic/reg_J1_cow_count[2]_i_29/O
                         net (fo=1, unplaced)         0.941     3.394    game_logic/reg_J1_cow_count[2]_i_29_n_0
                                                                      f  game_logic/reg_J1_cow_count[2]_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.518 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, unplaced)         0.965     4.483    game_logic/reg_J1_cow_count[2]_i_17_n_0
                                                                      r  game_logic/reg_J1_cow_count[2]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, unplaced)         0.764     5.371    game_logic/reg_J1_cow_count[2]_i_11_n_0
                                                                      r  game_logic/reg_J1_cow_count[1]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.495 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, unplaced)         0.460     5.955    game_logic/reg_J1_cow_count[1]_i_4_n_0
                                                                      r  game_logic/reg_J1_cow_count[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.079 r  game_logic/reg_J1_cow_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.079    game_logic/reg_J1_cow_count[0]_i_1_n_0
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            game_logic/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 2.143ns (36.903%)  route 3.665ns (63.097%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                                                               r  SW_IBUF[13]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=15, unplaced)        0.803     2.326    game_logic/SW_IBUF[13]
                                                                      r  game_logic/FSM_onehot_state[4]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.450 r  game_logic/FSM_onehot_state[4]_i_22/O
                         net (fo=1, unplaced)         0.449     2.899    game_logic/FSM_onehot_state[4]_i_22_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_15/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.023 f  game_logic/FSM_onehot_state[4]_i_15/O
                         net (fo=2, unplaced)         0.743     3.766    game_logic/FSM_onehot_state[4]_i_15_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.890 f  game_logic/FSM_onehot_state[4]_i_8/O
                         net (fo=3, unplaced)         0.437     4.327    game_logic/FSM_onehot_state[4]_i_8_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.451 r  game_logic/FSM_onehot_state[4]_i_4/O
                         net (fo=1, unplaced)         0.732     5.183    game_logic/FSM_onehot_state[4]_i_4_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.307 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     5.808    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            game_logic/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 2.143ns (36.903%)  route 3.665ns (63.097%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                                                               r  SW_IBUF[13]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=15, unplaced)        0.803     2.326    game_logic/SW_IBUF[13]
                                                                      r  game_logic/FSM_onehot_state[4]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.450 r  game_logic/FSM_onehot_state[4]_i_22/O
                         net (fo=1, unplaced)         0.449     2.899    game_logic/FSM_onehot_state[4]_i_22_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_15/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.023 f  game_logic/FSM_onehot_state[4]_i_15/O
                         net (fo=2, unplaced)         0.743     3.766    game_logic/FSM_onehot_state[4]_i_15_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.890 f  game_logic/FSM_onehot_state[4]_i_8/O
                         net (fo=3, unplaced)         0.437     4.327    game_logic/FSM_onehot_state[4]_i_8_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.451 r  game_logic/FSM_onehot_state[4]_i_4/O
                         net (fo=1, unplaced)         0.732     5.183    game_logic/FSM_onehot_state[4]_i_4_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.307 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     5.808    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            game_logic/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 2.143ns (36.903%)  route 3.665ns (63.097%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                                                               r  SW_IBUF[13]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=15, unplaced)        0.803     2.326    game_logic/SW_IBUF[13]
                                                                      r  game_logic/FSM_onehot_state[4]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.450 r  game_logic/FSM_onehot_state[4]_i_22/O
                         net (fo=1, unplaced)         0.449     2.899    game_logic/FSM_onehot_state[4]_i_22_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_15/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.023 f  game_logic/FSM_onehot_state[4]_i_15/O
                         net (fo=2, unplaced)         0.743     3.766    game_logic/FSM_onehot_state[4]_i_15_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.890 f  game_logic/FSM_onehot_state[4]_i_8/O
                         net (fo=3, unplaced)         0.437     4.327    game_logic/FSM_onehot_state[4]_i_8_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.451 r  game_logic/FSM_onehot_state[4]_i_4/O
                         net (fo=1, unplaced)         0.732     5.183    game_logic/FSM_onehot_state[4]_i_4_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.307 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     5.808    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            game_logic/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 2.143ns (36.903%)  route 3.665ns (63.097%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                                                               r  SW_IBUF[13]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=15, unplaced)        0.803     2.326    game_logic/SW_IBUF[13]
                                                                      r  game_logic/FSM_onehot_state[4]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.450 r  game_logic/FSM_onehot_state[4]_i_22/O
                         net (fo=1, unplaced)         0.449     2.899    game_logic/FSM_onehot_state[4]_i_22_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_15/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.023 f  game_logic/FSM_onehot_state[4]_i_15/O
                         net (fo=2, unplaced)         0.743     3.766    game_logic/FSM_onehot_state[4]_i_15_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.890 f  game_logic/FSM_onehot_state[4]_i_8/O
                         net (fo=3, unplaced)         0.437     4.327    game_logic/FSM_onehot_state[4]_i_8_n_0
                                                                      f  game_logic/FSM_onehot_state[4]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.451 r  game_logic/FSM_onehot_state[4]_i_4/O
                         net (fo=1, unplaced)         0.732     5.183    game_logic/FSM_onehot_state[4]_i_4_n_0
                                                                      r  game_logic/FSM_onehot_state[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.307 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     5.808    game_logic/FSM_onehot_state[4]_i_1_n_0
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                                                                r  clock_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, unplaced)       0.439     2.704    game_logic/CLK
                         FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/C





