
LED_BLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000355c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003618  08003618  00004618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036b0  080036b0  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080036b0  080036b0  000046b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036b8  080036b8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036b8  080036b8  000046b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036bc  080036bc  000046bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080036c0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  2000000c  080036cc  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  080036cc  000050c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb4b  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dd5  00000000  00000000  00010b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  00012958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006cc  00000000  00000000  00013228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f91  00000000  00000000  000138f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc40  00000000  00000000  0002a885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092e8d  00000000  00000000  000364c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9352  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e74  00000000  00000000  000c9398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cb20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003600 	.word	0x08003600

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003600 	.word	0x08003600

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fa32 	bl	8000a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f81c 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f8c6 	bl	80007b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f876 	bl	800071c <MX_USART2_UART_Init>
	 // HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
	//  HAL_Delay(1000);
	 // HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
	 // HAL_Delay(200);

	  if(flag==1){
 8000630:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <main+0x38>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d1fb      	bne.n	8000630 <main+0x14>
		  HAL_UART_Transmit(&huart2,"Led Toggle!\n\r", 20, 100);
 8000638:	4907      	ldr	r1, [pc, #28]	@ (8000658 <main+0x3c>)
 800063a:	4808      	ldr	r0, [pc, #32]	@ (800065c <main+0x40>)
 800063c:	2364      	movs	r3, #100	@ 0x64
 800063e:	2214      	movs	r2, #20
 8000640:	f001 fd64 	bl	800210c <HAL_UART_Transmit>
		  HAL_Delay(10);
 8000644:	200a      	movs	r0, #10
 8000646:	f000 faa5 	bl	8000b94 <HAL_Delay>
		  flag=0;
 800064a:	4b02      	ldr	r3, [pc, #8]	@ (8000654 <main+0x38>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	  if(flag==1){
 8000650:	e7ee      	b.n	8000630 <main+0x14>
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	200000bc 	.word	0x200000bc
 8000658:	08003618 	.word	0x08003618
 800065c:	20000028 	.word	0x20000028

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b093      	sub	sp, #76	@ 0x4c
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	2410      	movs	r4, #16
 8000668:	193b      	adds	r3, r7, r4
 800066a:	0018      	movs	r0, r3
 800066c:	2338      	movs	r3, #56	@ 0x38
 800066e:	001a      	movs	r2, r3
 8000670:	2100      	movs	r1, #0
 8000672:	f002 ff99 	bl	80035a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000676:	003b      	movs	r3, r7
 8000678:	0018      	movs	r0, r3
 800067a:	2310      	movs	r3, #16
 800067c:	001a      	movs	r2, r3
 800067e:	2100      	movs	r1, #0
 8000680:	f002 ff92 	bl	80035a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2380      	movs	r3, #128	@ 0x80
 8000686:	009b      	lsls	r3, r3, #2
 8000688:	0018      	movs	r0, r3
 800068a:	f000 fe21 	bl	80012d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2202      	movs	r2, #2
 8000692:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000694:	193b      	adds	r3, r7, r4
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	0052      	lsls	r2, r2, #1
 800069a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800069c:	0021      	movs	r1, r4
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2240      	movs	r2, #64	@ 0x40
 80006a8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2202      	movs	r2, #2
 80006ae:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2202      	movs	r2, #2
 80006b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2200      	movs	r2, #0
 80006ba:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2208      	movs	r2, #8
 80006c0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2280      	movs	r2, #128	@ 0x80
 80006c6:	0292      	lsls	r2, r2, #10
 80006c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2280      	movs	r2, #128	@ 0x80
 80006ce:	0492      	lsls	r2, r2, #18
 80006d0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2280      	movs	r2, #128	@ 0x80
 80006d6:	0592      	lsls	r2, r2, #22
 80006d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	0018      	movs	r0, r3
 80006de:	f000 fe43 	bl	8001368 <HAL_RCC_OscConfig>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006e6:	f000 f8dd 	bl	80008a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	003b      	movs	r3, r7
 80006ec:	2207      	movs	r2, #7
 80006ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	003b      	movs	r3, r7
 80006f2:	2202      	movs	r2, #2
 80006f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	003b      	movs	r3, r7
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fc:	003b      	movs	r3, r7
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000702:	003b      	movs	r3, r7
 8000704:	2102      	movs	r1, #2
 8000706:	0018      	movs	r0, r3
 8000708:	f001 f948 	bl	800199c <HAL_RCC_ClockConfig>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000710:	f000 f8c8 	bl	80008a4 <Error_Handler>
  }
}
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b013      	add	sp, #76	@ 0x4c
 800071a:	bd90      	pop	{r4, r7, pc}

0800071c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000720:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000722:	4a24      	ldr	r2, [pc, #144]	@ (80007b4 <MX_USART2_UART_Init+0x98>)
 8000724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000726:	4b22      	ldr	r3, [pc, #136]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000728:	22e1      	movs	r2, #225	@ 0xe1
 800072a:	0252      	lsls	r2, r2, #9
 800072c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000760:	2200      	movs	r2, #0
 8000762:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000766:	0018      	movs	r0, r3
 8000768:	f001 fc7a 	bl	8002060 <HAL_UART_Init>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d001      	beq.n	8000774 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000770:	f000 f898 	bl	80008a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000776:	2100      	movs	r1, #0
 8000778:	0018      	movs	r0, r3
 800077a:	f002 fe35 	bl	80033e8 <HAL_UARTEx_SetTxFifoThreshold>
 800077e:	1e03      	subs	r3, r0, #0
 8000780:	d001      	beq.n	8000786 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000782:	f000 f88f 	bl	80008a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000786:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 8000788:	2100      	movs	r1, #0
 800078a:	0018      	movs	r0, r3
 800078c:	f002 fe6c 	bl	8003468 <HAL_UARTEx_SetRxFifoThreshold>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000794:	f000 f886 	bl	80008a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <MX_USART2_UART_Init+0x94>)
 800079a:	0018      	movs	r0, r3
 800079c:	f002 fdea 	bl	8003374 <HAL_UARTEx_DisableFifoMode>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007a4:	f000 f87e 	bl	80008a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a8:	46c0      	nop			@ (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	20000028 	.word	0x20000028
 80007b4:	40004400 	.word	0x40004400

080007b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b8:	b590      	push	{r4, r7, lr}
 80007ba:	b089      	sub	sp, #36	@ 0x24
 80007bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007be:	240c      	movs	r4, #12
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	0018      	movs	r0, r3
 80007c4:	2314      	movs	r3, #20
 80007c6:	001a      	movs	r2, r3
 80007c8:	2100      	movs	r1, #0
 80007ca:	f002 feed 	bl	80035a8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	4b28      	ldr	r3, [pc, #160]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007d2:	4b27      	ldr	r3, [pc, #156]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007d4:	2104      	movs	r1, #4
 80007d6:	430a      	orrs	r2, r1
 80007d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007da:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007de:	2204      	movs	r2, #4
 80007e0:	4013      	ands	r3, r2
 80007e2:	60bb      	str	r3, [r7, #8]
 80007e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ea:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007ec:	2101      	movs	r1, #1
 80007ee:	430a      	orrs	r2, r1
 80007f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000870 <MX_GPIO_Init+0xb8>)
 80007f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007f6:	2201      	movs	r2, #1
 80007f8:	4013      	ands	r3, r2
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80007fe:	23a0      	movs	r3, #160	@ 0xa0
 8000800:	05db      	lsls	r3, r3, #23
 8000802:	2200      	movs	r2, #0
 8000804:	2120      	movs	r1, #32
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fcf6 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_INTERRUPT_Pin */
  GPIO_InitStruct.Pin = LED_INTERRUPT_Pin;
 800080c:	193b      	adds	r3, r7, r4
 800080e:	2280      	movs	r2, #128	@ 0x80
 8000810:	0192      	lsls	r2, r2, #6
 8000812:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000814:	193b      	adds	r3, r7, r4
 8000816:	2284      	movs	r2, #132	@ 0x84
 8000818:	0392      	lsls	r2, r2, #14
 800081a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	193b      	adds	r3, r7, r4
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LED_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 8000822:	193b      	adds	r3, r7, r4
 8000824:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <MX_GPIO_Init+0xbc>)
 8000826:	0019      	movs	r1, r3
 8000828:	0010      	movs	r0, r2
 800082a:	f000 fb81 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800082e:	0021      	movs	r1, r4
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2220      	movs	r2, #32
 8000834:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2201      	movs	r2, #1
 800083a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	187b      	adds	r3, r7, r1
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000842:	187b      	adds	r3, r7, r1
 8000844:	2200      	movs	r2, #0
 8000846:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000848:	187a      	adds	r2, r7, r1
 800084a:	23a0      	movs	r3, #160	@ 0xa0
 800084c:	05db      	lsls	r3, r3, #23
 800084e:	0011      	movs	r1, r2
 8000850:	0018      	movs	r0, r3
 8000852:	f000 fb6d 	bl	8000f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	2007      	movs	r0, #7
 800085c:	f000 fa6a 	bl	8000d34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000860:	2007      	movs	r0, #7
 8000862:	f000 fa7c 	bl	8000d5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000866:	46c0      	nop			@ (mov r8, r8)
 8000868:	46bd      	mov	sp, r7
 800086a:	b009      	add	sp, #36	@ 0x24
 800086c:	bd90      	pop	{r4, r7, pc}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	40021000 	.word	0x40021000
 8000874:	50000800 	.word	0x50000800

08000878 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	0002      	movs	r2, r0
 8000880:	1dbb      	adds	r3, r7, #6
 8000882:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000884:	23a0      	movs	r3, #160	@ 0xa0
 8000886:	05db      	lsls	r3, r3, #23
 8000888:	2120      	movs	r1, #32
 800088a:	0018      	movs	r0, r3
 800088c:	f000 fcd1 	bl	8001232 <HAL_GPIO_TogglePin>

	flag =1;
 8000890:	4b03      	ldr	r3, [pc, #12]	@ (80008a0 <HAL_GPIO_EXTI_Falling_Callback+0x28>)
 8000892:	2201      	movs	r2, #1
 8000894:	701a      	strb	r2, [r3, #0]
}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	200000bc 	.word	0x200000bc

080008a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a8:	b672      	cpsid	i
}
 80008aa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ac:	46c0      	nop			@ (mov r8, r8)
 80008ae:	e7fd      	b.n	80008ac <Error_Handler+0x8>

080008b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <HAL_MspInit+0x44>)
 80008b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <HAL_MspInit+0x44>)
 80008bc:	2101      	movs	r1, #1
 80008be:	430a      	orrs	r2, r1
 80008c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <HAL_MspInit+0x44>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d4:	2180      	movs	r1, #128	@ 0x80
 80008d6:	0549      	lsls	r1, r1, #21
 80008d8:	430a      	orrs	r2, r1
 80008da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <HAL_MspInit+0x44>)
 80008de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008e0:	2380      	movs	r3, #128	@ 0x80
 80008e2:	055b      	lsls	r3, r3, #21
 80008e4:	4013      	ands	r3, r2
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b002      	add	sp, #8
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	40021000 	.word	0x40021000

080008f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f8:	b590      	push	{r4, r7, lr}
 80008fa:	b097      	sub	sp, #92	@ 0x5c
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	2344      	movs	r3, #68	@ 0x44
 8000902:	18fb      	adds	r3, r7, r3
 8000904:	0018      	movs	r0, r3
 8000906:	2314      	movs	r3, #20
 8000908:	001a      	movs	r2, r3
 800090a:	2100      	movs	r1, #0
 800090c:	f002 fe4c 	bl	80035a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000910:	2410      	movs	r4, #16
 8000912:	193b      	adds	r3, r7, r4
 8000914:	0018      	movs	r0, r3
 8000916:	2334      	movs	r3, #52	@ 0x34
 8000918:	001a      	movs	r2, r3
 800091a:	2100      	movs	r1, #0
 800091c:	f002 fe44 	bl	80035a8 <memset>
  if(huart->Instance==USART2)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a26      	ldr	r2, [pc, #152]	@ (80009c0 <HAL_UART_MspInit+0xc8>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d146      	bne.n	80009b8 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2202      	movs	r2, #2
 800092e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000930:	193b      	adds	r3, r7, r4
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000936:	193b      	adds	r3, r7, r4
 8000938:	0018      	movs	r0, r3
 800093a:	f001 f9d9 	bl	8001cf0 <HAL_RCCEx_PeriphCLKConfig>
 800093e:	1e03      	subs	r3, r0, #0
 8000940:	d001      	beq.n	8000946 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000942:	f7ff ffaf 	bl	80008a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000946:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 8000948:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800094a:	4b1e      	ldr	r3, [pc, #120]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 800094c:	2180      	movs	r1, #128	@ 0x80
 800094e:	0289      	lsls	r1, r1, #10
 8000950:	430a      	orrs	r2, r1
 8000952:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000954:	4b1b      	ldr	r3, [pc, #108]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 8000956:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000958:	2380      	movs	r3, #128	@ 0x80
 800095a:	029b      	lsls	r3, r3, #10
 800095c:	4013      	ands	r3, r2
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b18      	ldr	r3, [pc, #96]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 8000964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000966:	4b17      	ldr	r3, [pc, #92]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 8000968:	2101      	movs	r1, #1
 800096a:	430a      	orrs	r2, r1
 800096c:	635a      	str	r2, [r3, #52]	@ 0x34
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <HAL_UART_MspInit+0xcc>)
 8000970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000972:	2201      	movs	r2, #1
 8000974:	4013      	ands	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800097a:	2144      	movs	r1, #68	@ 0x44
 800097c:	187b      	adds	r3, r7, r1
 800097e:	220c      	movs	r2, #12
 8000980:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2202      	movs	r2, #2
 8000986:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2200      	movs	r2, #0
 8000992:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2201      	movs	r2, #1
 8000998:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099a:	187a      	adds	r2, r7, r1
 800099c:	23a0      	movs	r3, #160	@ 0xa0
 800099e:	05db      	lsls	r3, r3, #23
 80009a0:	0011      	movs	r1, r2
 80009a2:	0018      	movs	r0, r3
 80009a4:	f000 fac4 	bl	8000f30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2100      	movs	r1, #0
 80009ac:	201c      	movs	r0, #28
 80009ae:	f000 f9c1 	bl	8000d34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009b2:	201c      	movs	r0, #28
 80009b4:	f000 f9d3 	bl	8000d5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b017      	add	sp, #92	@ 0x5c
 80009be:	bd90      	pop	{r4, r7, pc}
 80009c0:	40004400 	.word	0x40004400
 80009c4:	40021000 	.word	0x40021000

080009c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009cc:	46c0      	nop			@ (mov r8, r8)
 80009ce:	e7fd      	b.n	80009cc <NMI_Handler+0x4>

080009d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d4:	46c0      	nop			@ (mov r8, r8)
 80009d6:	e7fd      	b.n	80009d4 <HardFault_Handler+0x4>

080009d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f0:	f000 f8b4 	bl	8000b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LED_INTERRUPT_Pin);
 80009fe:	2380      	movs	r3, #128	@ 0x80
 8000a00:	019b      	lsls	r3, r3, #6
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 fc30 	bl	8001268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000a08:	46c0      	nop			@ (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a14:	4b03      	ldr	r3, [pc, #12]	@ (8000a24 <USART2_IRQHandler+0x14>)
 8000a16:	0018      	movs	r0, r3
 8000a18:	f001 fc1c 	bl	8002254 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a1c:	46c0      	nop			@ (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	20000028 	.word	0x20000028

08000a28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a34:	480d      	ldr	r0, [pc, #52]	@ (8000a6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a36:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a38:	f7ff fff6 	bl	8000a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a3c:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a3e:	490d      	ldr	r1, [pc, #52]	@ (8000a74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a40:	4a0d      	ldr	r2, [pc, #52]	@ (8000a78 <LoopForever+0xe>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a44:	e002      	b.n	8000a4c <LoopCopyDataInit>

08000a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4a:	3304      	adds	r3, #4

08000a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a50:	d3f9      	bcc.n	8000a46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a52:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a54:	4c0a      	ldr	r4, [pc, #40]	@ (8000a80 <LoopForever+0x16>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a58:	e001      	b.n	8000a5e <LoopFillZerobss>

08000a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a5c:	3204      	adds	r2, #4

08000a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a60:	d3fb      	bcc.n	8000a5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a62:	f002 fda9 	bl	80035b8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a66:	f7ff fdd9 	bl	800061c <main>

08000a6a <LoopForever>:

LoopForever:
  b LoopForever
 8000a6a:	e7fe      	b.n	8000a6a <LoopForever>
  ldr   r0, =_estack
 8000a6c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a74:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a78:	080036c0 	.word	0x080036c0
  ldr r2, =_sbss
 8000a7c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a80:	200000c4 	.word	0x200000c4

08000a84 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a84:	e7fe      	b.n	8000a84 <ADC1_COMP_IRQHandler>
	...

08000a88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <HAL_Init+0x3c>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac4 <HAL_Init+0x3c>)
 8000a9a:	2180      	movs	r1, #128	@ 0x80
 8000a9c:	0049      	lsls	r1, r1, #1
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f810 	bl	8000ac8 <HAL_InitTick>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d003      	beq.n	8000ab4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	2201      	movs	r2, #1
 8000ab0:	701a      	strb	r2, [r3, #0]
 8000ab2:	e001      	b.n	8000ab8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ab4:	f7ff fefc 	bl	80008b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	781b      	ldrb	r3, [r3, #0]
}
 8000abc:	0018      	movs	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b002      	add	sp, #8
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40022000 	.word	0x40022000

08000ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <HAL_InitTick+0x88>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d02b      	beq.n	8000b38 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <HAL_InitTick+0x8c>)
 8000ae2:	681c      	ldr	r4, [r3, #0]
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <HAL_InitTick+0x88>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	0019      	movs	r1, r3
 8000aea:	23fa      	movs	r3, #250	@ 0xfa
 8000aec:	0098      	lsls	r0, r3, #2
 8000aee:	f7ff fb09 	bl	8000104 <__udivsi3>
 8000af2:	0003      	movs	r3, r0
 8000af4:	0019      	movs	r1, r3
 8000af6:	0020      	movs	r0, r4
 8000af8:	f7ff fb04 	bl	8000104 <__udivsi3>
 8000afc:	0003      	movs	r3, r0
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 f93d 	bl	8000d7e <HAL_SYSTICK_Config>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d112      	bne.n	8000b2e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	d80a      	bhi.n	8000b24 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	2301      	movs	r3, #1
 8000b12:	425b      	negs	r3, r3
 8000b14:	2200      	movs	r2, #0
 8000b16:	0018      	movs	r0, r3
 8000b18:	f000 f90c 	bl	8000d34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <HAL_InitTick+0x90>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	e00d      	b.n	8000b40 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000b24:	230f      	movs	r3, #15
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	2201      	movs	r2, #1
 8000b2a:	701a      	strb	r2, [r3, #0]
 8000b2c:	e008      	b.n	8000b40 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b2e:	230f      	movs	r3, #15
 8000b30:	18fb      	adds	r3, r7, r3
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	e003      	b.n	8000b40 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b38:	230f      	movs	r3, #15
 8000b3a:	18fb      	adds	r3, r7, r3
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000b40:	230f      	movs	r3, #15
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	781b      	ldrb	r3, [r3, #0]
}
 8000b46:	0018      	movs	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b005      	add	sp, #20
 8000b4c:	bd90      	pop	{r4, r7, pc}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	20000008 	.word	0x20000008
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000004 	.word	0x20000004

08000b5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b60:	4b05      	ldr	r3, [pc, #20]	@ (8000b78 <HAL_IncTick+0x1c>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	001a      	movs	r2, r3
 8000b66:	4b05      	ldr	r3, [pc, #20]	@ (8000b7c <HAL_IncTick+0x20>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	18d2      	adds	r2, r2, r3
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <HAL_IncTick+0x20>)
 8000b6e:	601a      	str	r2, [r3, #0]
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	20000008 	.word	0x20000008
 8000b7c:	200000c0 	.word	0x200000c0

08000b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  return uwTick;
 8000b84:	4b02      	ldr	r3, [pc, #8]	@ (8000b90 <HAL_GetTick+0x10>)
 8000b86:	681b      	ldr	r3, [r3, #0]
}
 8000b88:	0018      	movs	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	200000c0 	.word	0x200000c0

08000b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff fff0 	bl	8000b80 <HAL_GetTick>
 8000ba0:	0003      	movs	r3, r0
 8000ba2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	3301      	adds	r3, #1
 8000bac:	d005      	beq.n	8000bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bae:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <HAL_Delay+0x44>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	189b      	adds	r3, r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	f7ff ffe0 	bl	8000b80 <HAL_GetTick>
 8000bc0:	0002      	movs	r2, r0
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d8f7      	bhi.n	8000bbc <HAL_Delay+0x28>
  {
  }
}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	b004      	add	sp, #16
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	20000008 	.word	0x20000008

08000bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	0002      	movs	r2, r0
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	1dfb      	adds	r3, r7, #7
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bee:	d809      	bhi.n	8000c04 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bf0:	1dfb      	adds	r3, r7, #7
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	001a      	movs	r2, r3
 8000bf6:	231f      	movs	r3, #31
 8000bf8:	401a      	ands	r2, r3
 8000bfa:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <__NVIC_EnableIRQ+0x30>)
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	4091      	lsls	r1, r2
 8000c00:	000a      	movs	r2, r1
 8000c02:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c04:	46c0      	nop			@ (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c10:	b590      	push	{r4, r7, lr}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	0002      	movs	r2, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c1e:	1dfb      	adds	r3, r7, #7
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c24:	d828      	bhi.n	8000c78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c26:	4a2f      	ldr	r2, [pc, #188]	@ (8000ce4 <__NVIC_SetPriority+0xd4>)
 8000c28:	1dfb      	adds	r3, r7, #7
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b25b      	sxtb	r3, r3
 8000c2e:	089b      	lsrs	r3, r3, #2
 8000c30:	33c0      	adds	r3, #192	@ 0xc0
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	589b      	ldr	r3, [r3, r2]
 8000c36:	1dfa      	adds	r2, r7, #7
 8000c38:	7812      	ldrb	r2, [r2, #0]
 8000c3a:	0011      	movs	r1, r2
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	400a      	ands	r2, r1
 8000c40:	00d2      	lsls	r2, r2, #3
 8000c42:	21ff      	movs	r1, #255	@ 0xff
 8000c44:	4091      	lsls	r1, r2
 8000c46:	000a      	movs	r2, r1
 8000c48:	43d2      	mvns	r2, r2
 8000c4a:	401a      	ands	r2, r3
 8000c4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	019b      	lsls	r3, r3, #6
 8000c52:	22ff      	movs	r2, #255	@ 0xff
 8000c54:	401a      	ands	r2, r3
 8000c56:	1dfb      	adds	r3, r7, #7
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	4003      	ands	r3, r0
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c64:	481f      	ldr	r0, [pc, #124]	@ (8000ce4 <__NVIC_SetPriority+0xd4>)
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	b25b      	sxtb	r3, r3
 8000c6c:	089b      	lsrs	r3, r3, #2
 8000c6e:	430a      	orrs	r2, r1
 8000c70:	33c0      	adds	r3, #192	@ 0xc0
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c76:	e031      	b.n	8000cdc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce8 <__NVIC_SetPriority+0xd8>)
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	0019      	movs	r1, r3
 8000c80:	230f      	movs	r3, #15
 8000c82:	400b      	ands	r3, r1
 8000c84:	3b08      	subs	r3, #8
 8000c86:	089b      	lsrs	r3, r3, #2
 8000c88:	3306      	adds	r3, #6
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	18d3      	adds	r3, r2, r3
 8000c8e:	3304      	adds	r3, #4
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	1dfa      	adds	r2, r7, #7
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	0011      	movs	r1, r2
 8000c98:	2203      	movs	r2, #3
 8000c9a:	400a      	ands	r2, r1
 8000c9c:	00d2      	lsls	r2, r2, #3
 8000c9e:	21ff      	movs	r1, #255	@ 0xff
 8000ca0:	4091      	lsls	r1, r2
 8000ca2:	000a      	movs	r2, r1
 8000ca4:	43d2      	mvns	r2, r2
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	019b      	lsls	r3, r3, #6
 8000cae:	22ff      	movs	r2, #255	@ 0xff
 8000cb0:	401a      	ands	r2, r3
 8000cb2:	1dfb      	adds	r3, r7, #7
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	2303      	movs	r3, #3
 8000cba:	4003      	ands	r3, r0
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc0:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <__NVIC_SetPriority+0xd8>)
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	001c      	movs	r4, r3
 8000cc8:	230f      	movs	r3, #15
 8000cca:	4023      	ands	r3, r4
 8000ccc:	3b08      	subs	r3, #8
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	3306      	adds	r3, #6
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	18c3      	adds	r3, r0, r3
 8000cd8:	3304      	adds	r3, #4
 8000cda:	601a      	str	r2, [r3, #0]
}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b003      	add	sp, #12
 8000ce2:	bd90      	pop	{r4, r7, pc}
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	1e5a      	subs	r2, r3, #1
 8000cf8:	2380      	movs	r3, #128	@ 0x80
 8000cfa:	045b      	lsls	r3, r3, #17
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d301      	bcc.n	8000d04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d00:	2301      	movs	r3, #1
 8000d02:	e010      	b.n	8000d26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d04:	4b0a      	ldr	r3, [pc, #40]	@ (8000d30 <SysTick_Config+0x44>)
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	3a01      	subs	r2, #1
 8000d0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	425b      	negs	r3, r3
 8000d10:	2103      	movs	r1, #3
 8000d12:	0018      	movs	r0, r3
 8000d14:	f7ff ff7c 	bl	8000c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d18:	4b05      	ldr	r3, [pc, #20]	@ (8000d30 <SysTick_Config+0x44>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1e:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <SysTick_Config+0x44>)
 8000d20:	2207      	movs	r2, #7
 8000d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	0018      	movs	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b002      	add	sp, #8
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	e000e010 	.word	0xe000e010

08000d34 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60b9      	str	r1, [r7, #8]
 8000d3c:	607a      	str	r2, [r7, #4]
 8000d3e:	210f      	movs	r1, #15
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	1c02      	adds	r2, r0, #0
 8000d44:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	0011      	movs	r1, r2
 8000d50:	0018      	movs	r0, r3
 8000d52:	f7ff ff5d 	bl	8000c10 <__NVIC_SetPriority>
}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b004      	add	sp, #16
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	0002      	movs	r2, r0
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	0018      	movs	r0, r3
 8000d72:	f7ff ff33 	bl	8000bdc <__NVIC_EnableIRQ>
}
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b002      	add	sp, #8
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f7ff ffaf 	bl	8000cec <SysTick_Config>
 8000d8e:	0003      	movs	r3, r0
}
 8000d90:	0018      	movs	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	b002      	add	sp, #8
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e050      	b.n	8000e4c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2225      	movs	r2, #37	@ 0x25
 8000dae:	5c9b      	ldrb	r3, [r3, r2]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d008      	beq.n	8000dc8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2204      	movs	r2, #4
 8000dba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2224      	movs	r2, #36	@ 0x24
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e041      	b.n	8000e4c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	210e      	movs	r1, #14
 8000dd4:	438a      	bics	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de2:	491c      	ldr	r1, [pc, #112]	@ (8000e54 <HAL_DMA_Abort+0xbc>)
 8000de4:	400a      	ands	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2101      	movs	r1, #1
 8000df4:	438a      	bics	r2, r1
 8000df6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8000df8:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <HAL_DMA_Abort+0xc0>)
 8000dfa:	6859      	ldr	r1, [r3, #4]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e00:	221c      	movs	r2, #28
 8000e02:	4013      	ands	r3, r2
 8000e04:	2201      	movs	r2, #1
 8000e06:	409a      	lsls	r2, r3
 8000e08:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <HAL_DMA_Abort+0xc0>)
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000e16:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d00c      	beq.n	8000e3a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e2a:	490a      	ldr	r1, [pc, #40]	@ (8000e54 <HAL_DMA_Abort+0xbc>)
 8000e2c:	400a      	ands	r2, r1
 8000e2e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000e38:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2225      	movs	r2, #37	@ 0x25
 8000e3e:	2101      	movs	r1, #1
 8000e40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2224      	movs	r2, #36	@ 0x24
 8000e46:	2100      	movs	r1, #0
 8000e48:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	fffffeff 	.word	0xfffffeff
 8000e58:	40020000 	.word	0x40020000

08000e5c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e64:	210f      	movs	r1, #15
 8000e66:	187b      	adds	r3, r7, r1
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2225      	movs	r2, #37	@ 0x25
 8000e70:	5c9b      	ldrb	r3, [r3, r2]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d006      	beq.n	8000e86 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2204      	movs	r2, #4
 8000e7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
 8000e84:	e049      	b.n	8000f1a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	210e      	movs	r1, #14
 8000e92:	438a      	bics	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	438a      	bics	r2, r1
 8000ea4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb0:	491d      	ldr	r1, [pc, #116]	@ (8000f28 <HAL_DMA_Abort_IT+0xcc>)
 8000eb2:	400a      	ands	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <HAL_DMA_Abort_IT+0xd0>)
 8000eb8:	6859      	ldr	r1, [r3, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebe:	221c      	movs	r2, #28
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	409a      	lsls	r2, r3
 8000ec6:	4b19      	ldr	r3, [pc, #100]	@ (8000f2c <HAL_DMA_Abort_IT+0xd0>)
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000ed4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d00c      	beq.n	8000ef8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ee8:	490f      	ldr	r1, [pc, #60]	@ (8000f28 <HAL_DMA_Abort_IT+0xcc>)
 8000eea:	400a      	ands	r2, r1
 8000eec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000ef6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2225      	movs	r2, #37	@ 0x25
 8000efc:	2101      	movs	r1, #1
 8000efe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2224      	movs	r2, #36	@ 0x24
 8000f04:	2100      	movs	r1, #0
 8000f06:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d004      	beq.n	8000f1a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	0010      	movs	r0, r2
 8000f18:	4798      	blx	r3
    }
  }
  return status;
 8000f1a:	230f      	movs	r3, #15
 8000f1c:	18fb      	adds	r3, r7, r3
 8000f1e:	781b      	ldrb	r3, [r3, #0]
}
 8000f20:	0018      	movs	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	b004      	add	sp, #16
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	fffffeff 	.word	0xfffffeff
 8000f2c:	40020000 	.word	0x40020000

08000f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f3e:	e147      	b.n	80011d0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2101      	movs	r1, #1
 8000f46:	697a      	ldr	r2, [r7, #20]
 8000f48:	4091      	lsls	r1, r2
 8000f4a:	000a      	movs	r2, r1
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d100      	bne.n	8000f58 <HAL_GPIO_Init+0x28>
 8000f56:	e138      	b.n	80011ca <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	4013      	ands	r3, r2
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d005      	beq.n	8000f70 <HAL_GPIO_Init+0x40>
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	2203      	movs	r2, #3
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d130      	bne.n	8000fd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	409a      	lsls	r2, r3
 8000f7e:	0013      	movs	r3, r2
 8000f80:	43da      	mvns	r2, r3
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	409a      	lsls	r2, r3
 8000f92:	0013      	movs	r3, r2
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	409a      	lsls	r2, r3
 8000fac:	0013      	movs	r3, r2
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	091b      	lsrs	r3, r3, #4
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	0013      	movs	r3, r2
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	4013      	ands	r3, r2
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d017      	beq.n	800100e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	2203      	movs	r2, #3
 8000fea:	409a      	lsls	r2, r3
 8000fec:	0013      	movs	r3, r2
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	689a      	ldr	r2, [r3, #8]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	409a      	lsls	r2, r3
 8001000:	0013      	movs	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	2203      	movs	r2, #3
 8001014:	4013      	ands	r3, r2
 8001016:	2b02      	cmp	r3, #2
 8001018:	d123      	bne.n	8001062 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	08da      	lsrs	r2, r3, #3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3208      	adds	r2, #8
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	58d3      	ldr	r3, [r2, r3]
 8001026:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	2207      	movs	r2, #7
 800102c:	4013      	ands	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	220f      	movs	r2, #15
 8001032:	409a      	lsls	r2, r3
 8001034:	0013      	movs	r3, r2
 8001036:	43da      	mvns	r2, r3
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	691a      	ldr	r2, [r3, #16]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	2107      	movs	r1, #7
 8001046:	400b      	ands	r3, r1
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	409a      	lsls	r2, r3
 800104c:	0013      	movs	r3, r2
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	08da      	lsrs	r2, r3, #3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3208      	adds	r2, #8
 800105c:	0092      	lsls	r2, r2, #2
 800105e:	6939      	ldr	r1, [r7, #16]
 8001060:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	2203      	movs	r2, #3
 800106e:	409a      	lsls	r2, r3
 8001070:	0013      	movs	r3, r2
 8001072:	43da      	mvns	r2, r3
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2203      	movs	r2, #3
 8001080:	401a      	ands	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	409a      	lsls	r2, r3
 8001088:	0013      	movs	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4313      	orrs	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	23c0      	movs	r3, #192	@ 0xc0
 800109c:	029b      	lsls	r3, r3, #10
 800109e:	4013      	ands	r3, r2
 80010a0:	d100      	bne.n	80010a4 <HAL_GPIO_Init+0x174>
 80010a2:	e092      	b.n	80011ca <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80010a4:	4a50      	ldr	r2, [pc, #320]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	089b      	lsrs	r3, r3, #2
 80010aa:	3318      	adds	r3, #24
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	589b      	ldr	r3, [r3, r2]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2203      	movs	r2, #3
 80010b6:	4013      	ands	r3, r2
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	220f      	movs	r2, #15
 80010bc:	409a      	lsls	r2, r3
 80010be:	0013      	movs	r3, r2
 80010c0:	43da      	mvns	r2, r3
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	23a0      	movs	r3, #160	@ 0xa0
 80010cc:	05db      	lsls	r3, r3, #23
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d013      	beq.n	80010fa <HAL_GPIO_Init+0x1ca>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_GPIO_Init+0x2bc>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d00d      	beq.n	80010f6 <HAL_GPIO_Init+0x1c6>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a44      	ldr	r2, [pc, #272]	@ (80011f0 <HAL_GPIO_Init+0x2c0>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d007      	beq.n	80010f2 <HAL_GPIO_Init+0x1c2>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a43      	ldr	r2, [pc, #268]	@ (80011f4 <HAL_GPIO_Init+0x2c4>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d101      	bne.n	80010ee <HAL_GPIO_Init+0x1be>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e006      	b.n	80010fc <HAL_GPIO_Init+0x1cc>
 80010ee:	2305      	movs	r3, #5
 80010f0:	e004      	b.n	80010fc <HAL_GPIO_Init+0x1cc>
 80010f2:	2302      	movs	r3, #2
 80010f4:	e002      	b.n	80010fc <HAL_GPIO_Init+0x1cc>
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <HAL_GPIO_Init+0x1cc>
 80010fa:	2300      	movs	r3, #0
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	2103      	movs	r1, #3
 8001100:	400a      	ands	r2, r1
 8001102:	00d2      	lsls	r2, r2, #3
 8001104:	4093      	lsls	r3, r2
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800110c:	4936      	ldr	r1, [pc, #216]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	089b      	lsrs	r3, r3, #2
 8001112:	3318      	adds	r3, #24
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800111a:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	43da      	mvns	r2, r3
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	4013      	ands	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	035b      	lsls	r3, r3, #13
 8001132:	4013      	ands	r3, r2
 8001134:	d003      	beq.n	800113e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4313      	orrs	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800113e:	4b2a      	ldr	r3, [pc, #168]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001144:	4b28      	ldr	r3, [pc, #160]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	43da      	mvns	r2, r3
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	2380      	movs	r3, #128	@ 0x80
 800115a:	039b      	lsls	r3, r3, #14
 800115c:	4013      	ands	r3, r2
 800115e:	d003      	beq.n	8001168 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001168:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800116e:	4a1e      	ldr	r2, [pc, #120]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 8001170:	2384      	movs	r3, #132	@ 0x84
 8001172:	58d3      	ldr	r3, [r2, r3]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	43da      	mvns	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	2380      	movs	r3, #128	@ 0x80
 8001186:	029b      	lsls	r3, r3, #10
 8001188:	4013      	ands	r3, r2
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	4313      	orrs	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001194:	4914      	ldr	r1, [pc, #80]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 8001196:	2284      	movs	r2, #132	@ 0x84
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800119c:	4a12      	ldr	r2, [pc, #72]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 800119e:	2380      	movs	r3, #128	@ 0x80
 80011a0:	58d3      	ldr	r3, [r2, r3]
 80011a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	43da      	mvns	r2, r3
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685a      	ldr	r2, [r3, #4]
 80011b2:	2380      	movs	r3, #128	@ 0x80
 80011b4:	025b      	lsls	r3, r3, #9
 80011b6:	4013      	ands	r3, r2
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4313      	orrs	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011c2:	4909      	ldr	r1, [pc, #36]	@ (80011e8 <HAL_GPIO_Init+0x2b8>)
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	40da      	lsrs	r2, r3
 80011d8:	1e13      	subs	r3, r2, #0
 80011da:	d000      	beq.n	80011de <HAL_GPIO_Init+0x2ae>
 80011dc:	e6b0      	b.n	8000f40 <HAL_GPIO_Init+0x10>
  }
}
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	46c0      	nop			@ (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b006      	add	sp, #24
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021800 	.word	0x40021800
 80011ec:	50000400 	.word	0x50000400
 80011f0:	50000800 	.word	0x50000800
 80011f4:	50000c00 	.word	0x50000c00

080011f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	0008      	movs	r0, r1
 8001202:	0011      	movs	r1, r2
 8001204:	1cbb      	adds	r3, r7, #2
 8001206:	1c02      	adds	r2, r0, #0
 8001208:	801a      	strh	r2, [r3, #0]
 800120a:	1c7b      	adds	r3, r7, #1
 800120c:	1c0a      	adds	r2, r1, #0
 800120e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001210:	1c7b      	adds	r3, r7, #1
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d004      	beq.n	8001222 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001218:	1cbb      	adds	r3, r7, #2
 800121a:	881a      	ldrh	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001220:	e003      	b.n	800122a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001222:	1cbb      	adds	r3, r7, #2
 8001224:	881a      	ldrh	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
 800123a:	000a      	movs	r2, r1
 800123c:	1cbb      	adds	r3, r7, #2
 800123e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001246:	1cbb      	adds	r3, r7, #2
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4013      	ands	r3, r2
 800124e:	041a      	lsls	r2, r3, #16
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	43db      	mvns	r3, r3
 8001254:	1cb9      	adds	r1, r7, #2
 8001256:	8809      	ldrh	r1, [r1, #0]
 8001258:	400b      	ands	r3, r1
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	619a      	str	r2, [r3, #24]
}
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b004      	add	sp, #16
 8001266:	bd80      	pop	{r7, pc}

08001268 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	0002      	movs	r2, r0
 8001270:	1dbb      	adds	r3, r7, #6
 8001272:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8001274:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	1dba      	adds	r2, r7, #6
 800127a:	8812      	ldrh	r2, [r2, #0]
 800127c:	4013      	ands	r3, r2
 800127e:	d008      	beq.n	8001292 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001280:	4b0d      	ldr	r3, [pc, #52]	@ (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001282:	1dba      	adds	r2, r7, #6
 8001284:	8812      	ldrh	r2, [r2, #0]
 8001286:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001288:	1dbb      	adds	r3, r7, #6
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	0018      	movs	r0, r3
 800128e:	f000 f815 	bl	80012bc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	1dba      	adds	r2, r7, #6
 8001298:	8812      	ldrh	r2, [r2, #0]
 800129a:	4013      	ands	r3, r2
 800129c:	d008      	beq.n	80012b0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80012a0:	1dba      	adds	r2, r7, #6
 80012a2:	8812      	ldrh	r2, [r2, #0]
 80012a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80012a6:	1dbb      	adds	r3, r7, #6
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	0018      	movs	r0, r3
 80012ac:	f7ff fae4 	bl	8000878 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80012b0:	46c0      	nop			@ (mov r8, r8)
 80012b2:	46bd      	mov	sp, r7
 80012b4:	b002      	add	sp, #8
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40021800 	.word	0x40021800

080012bc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	0002      	movs	r2, r0
 80012c4:	1dbb      	adds	r3, r7, #6
 80012c6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80012c8:	46c0      	nop			@ (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b002      	add	sp, #8
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80012d8:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a19      	ldr	r2, [pc, #100]	@ (8001344 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80012de:	4013      	ands	r3, r2
 80012e0:	0019      	movs	r1, r3
 80012e2:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	430a      	orrs	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	2380      	movs	r3, #128	@ 0x80
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d11f      	bne.n	8001334 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80012f4:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	0013      	movs	r3, r2
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	189b      	adds	r3, r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	4912      	ldr	r1, [pc, #72]	@ (800134c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001302:	0018      	movs	r0, r3
 8001304:	f7fe fefe 	bl	8000104 <__udivsi3>
 8001308:	0003      	movs	r3, r0
 800130a:	3301      	adds	r3, #1
 800130c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800130e:	e008      	b.n	8001322 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3b01      	subs	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	e001      	b.n	8001322 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e009      	b.n	8001336 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	2380      	movs	r3, #128	@ 0x80
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	401a      	ands	r2, r3
 800132c:	2380      	movs	r3, #128	@ 0x80
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	429a      	cmp	r2, r3
 8001332:	d0ed      	beq.n	8001310 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	0018      	movs	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	b004      	add	sp, #16
 800133c:	bd80      	pop	{r7, pc}
 800133e:	46c0      	nop			@ (mov r8, r8)
 8001340:	40007000 	.word	0x40007000
 8001344:	fffff9ff 	.word	0xfffff9ff
 8001348:	20000000 	.word	0x20000000
 800134c:	000f4240 	.word	0x000f4240

08001350 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001354:	4b03      	ldr	r3, [pc, #12]	@ (8001364 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	23e0      	movs	r3, #224	@ 0xe0
 800135a:	01db      	lsls	r3, r3, #7
 800135c:	4013      	ands	r3, r2
}
 800135e:	0018      	movs	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000

08001368 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e2fe      	b.n	8001978 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2201      	movs	r2, #1
 8001380:	4013      	ands	r3, r2
 8001382:	d100      	bne.n	8001386 <HAL_RCC_OscConfig+0x1e>
 8001384:	e07c      	b.n	8001480 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001386:	4bc3      	ldr	r3, [pc, #780]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2238      	movs	r2, #56	@ 0x38
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001390:	4bc0      	ldr	r3, [pc, #768]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	2203      	movs	r2, #3
 8001396:	4013      	ands	r3, r2
 8001398:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	2b10      	cmp	r3, #16
 800139e:	d102      	bne.n	80013a6 <HAL_RCC_OscConfig+0x3e>
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d002      	beq.n	80013ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	d10b      	bne.n	80013c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ac:	4bb9      	ldr	r3, [pc, #740]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	029b      	lsls	r3, r3, #10
 80013b4:	4013      	ands	r3, r2
 80013b6:	d062      	beq.n	800147e <HAL_RCC_OscConfig+0x116>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d15e      	bne.n	800147e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e2d9      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	025b      	lsls	r3, r3, #9
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d107      	bne.n	80013e0 <HAL_RCC_OscConfig+0x78>
 80013d0:	4bb0      	ldr	r3, [pc, #704]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4baf      	ldr	r3, [pc, #700]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013d6:	2180      	movs	r1, #128	@ 0x80
 80013d8:	0249      	lsls	r1, r1, #9
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	e020      	b.n	8001422 <HAL_RCC_OscConfig+0xba>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	23a0      	movs	r3, #160	@ 0xa0
 80013e6:	02db      	lsls	r3, r3, #11
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d10e      	bne.n	800140a <HAL_RCC_OscConfig+0xa2>
 80013ec:	4ba9      	ldr	r3, [pc, #676]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4ba8      	ldr	r3, [pc, #672]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013f2:	2180      	movs	r1, #128	@ 0x80
 80013f4:	02c9      	lsls	r1, r1, #11
 80013f6:	430a      	orrs	r2, r1
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	4ba6      	ldr	r3, [pc, #664]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	4ba5      	ldr	r3, [pc, #660]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001400:	2180      	movs	r1, #128	@ 0x80
 8001402:	0249      	lsls	r1, r1, #9
 8001404:	430a      	orrs	r2, r1
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	e00b      	b.n	8001422 <HAL_RCC_OscConfig+0xba>
 800140a:	4ba2      	ldr	r3, [pc, #648]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	4ba1      	ldr	r3, [pc, #644]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001410:	49a1      	ldr	r1, [pc, #644]	@ (8001698 <HAL_RCC_OscConfig+0x330>)
 8001412:	400a      	ands	r2, r1
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	4b9f      	ldr	r3, [pc, #636]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	4b9e      	ldr	r3, [pc, #632]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800141c:	499f      	ldr	r1, [pc, #636]	@ (800169c <HAL_RCC_OscConfig+0x334>)
 800141e:	400a      	ands	r2, r1
 8001420:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d014      	beq.n	8001454 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142a:	f7ff fba9 	bl	8000b80 <HAL_GetTick>
 800142e:	0003      	movs	r3, r0
 8001430:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001434:	f7ff fba4 	bl	8000b80 <HAL_GetTick>
 8001438:	0002      	movs	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	@ 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e298      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001446:	4b93      	ldr	r3, [pc, #588]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	029b      	lsls	r3, r3, #10
 800144e:	4013      	ands	r3, r2
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0xcc>
 8001452:	e015      	b.n	8001480 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fb94 	bl	8000b80 <HAL_GetTick>
 8001458:	0003      	movs	r3, r0
 800145a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800145e:	f7ff fb8f 	bl	8000b80 <HAL_GetTick>
 8001462:	0002      	movs	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b64      	cmp	r3, #100	@ 0x64
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e283      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001470:	4b88      	ldr	r3, [pc, #544]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	2380      	movs	r3, #128	@ 0x80
 8001476:	029b      	lsls	r3, r3, #10
 8001478:	4013      	ands	r3, r2
 800147a:	d1f0      	bne.n	800145e <HAL_RCC_OscConfig+0xf6>
 800147c:	e000      	b.n	8001480 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800147e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2202      	movs	r2, #2
 8001486:	4013      	ands	r3, r2
 8001488:	d100      	bne.n	800148c <HAL_RCC_OscConfig+0x124>
 800148a:	e099      	b.n	80015c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800148c:	4b81      	ldr	r3, [pc, #516]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2238      	movs	r2, #56	@ 0x38
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001496:	4b7f      	ldr	r3, [pc, #508]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2203      	movs	r2, #3
 800149c:	4013      	ands	r3, r2
 800149e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	2b10      	cmp	r3, #16
 80014a4:	d102      	bne.n	80014ac <HAL_RCC_OscConfig+0x144>
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d002      	beq.n	80014b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d135      	bne.n	800151e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014b2:	4b78      	ldr	r3, [pc, #480]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2380      	movs	r3, #128	@ 0x80
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4013      	ands	r3, r2
 80014bc:	d005      	beq.n	80014ca <HAL_RCC_OscConfig+0x162>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e256      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ca:	4b72      	ldr	r3, [pc, #456]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	4a74      	ldr	r2, [pc, #464]	@ (80016a0 <HAL_RCC_OscConfig+0x338>)
 80014d0:	4013      	ands	r3, r2
 80014d2:	0019      	movs	r1, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	021a      	lsls	r2, r3, #8
 80014da:	4b6e      	ldr	r3, [pc, #440]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014dc:	430a      	orrs	r2, r1
 80014de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d112      	bne.n	800150c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80014e6:	4b6b      	ldr	r3, [pc, #428]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a6e      	ldr	r2, [pc, #440]	@ (80016a4 <HAL_RCC_OscConfig+0x33c>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	0019      	movs	r1, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691a      	ldr	r2, [r3, #16]
 80014f4:	4b67      	ldr	r3, [pc, #412]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014f6:	430a      	orrs	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80014fa:	4b66      	ldr	r3, [pc, #408]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	0adb      	lsrs	r3, r3, #11
 8001500:	2207      	movs	r2, #7
 8001502:	4013      	ands	r3, r2
 8001504:	4a68      	ldr	r2, [pc, #416]	@ (80016a8 <HAL_RCC_OscConfig+0x340>)
 8001506:	40da      	lsrs	r2, r3
 8001508:	4b68      	ldr	r3, [pc, #416]	@ (80016ac <HAL_RCC_OscConfig+0x344>)
 800150a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800150c:	4b68      	ldr	r3, [pc, #416]	@ (80016b0 <HAL_RCC_OscConfig+0x348>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	0018      	movs	r0, r3
 8001512:	f7ff fad9 	bl	8000ac8 <HAL_InitTick>
 8001516:	1e03      	subs	r3, r0, #0
 8001518:	d051      	beq.n	80015be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e22c      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d030      	beq.n	8001588 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001526:	4b5b      	ldr	r3, [pc, #364]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a5e      	ldr	r2, [pc, #376]	@ (80016a4 <HAL_RCC_OscConfig+0x33c>)
 800152c:	4013      	ands	r3, r2
 800152e:	0019      	movs	r1, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	691a      	ldr	r2, [r3, #16]
 8001534:	4b57      	ldr	r3, [pc, #348]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001536:	430a      	orrs	r2, r1
 8001538:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800153a:	4b56      	ldr	r3, [pc, #344]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b55      	ldr	r3, [pc, #340]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001540:	2180      	movs	r1, #128	@ 0x80
 8001542:	0049      	lsls	r1, r1, #1
 8001544:	430a      	orrs	r2, r1
 8001546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001548:	f7ff fb1a 	bl	8000b80 <HAL_GetTick>
 800154c:	0003      	movs	r3, r0
 800154e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001552:	f7ff fb15 	bl	8000b80 <HAL_GetTick>
 8001556:	0002      	movs	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e209      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001564:	4b4b      	ldr	r3, [pc, #300]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	2380      	movs	r3, #128	@ 0x80
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	4013      	ands	r3, r2
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001570:	4b48      	ldr	r3, [pc, #288]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a4a      	ldr	r2, [pc, #296]	@ (80016a0 <HAL_RCC_OscConfig+0x338>)
 8001576:	4013      	ands	r3, r2
 8001578:	0019      	movs	r1, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	021a      	lsls	r2, r3, #8
 8001580:	4b44      	ldr	r3, [pc, #272]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001582:	430a      	orrs	r2, r1
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	e01b      	b.n	80015c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001588:	4b42      	ldr	r3, [pc, #264]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b41      	ldr	r3, [pc, #260]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800158e:	4949      	ldr	r1, [pc, #292]	@ (80016b4 <HAL_RCC_OscConfig+0x34c>)
 8001590:	400a      	ands	r2, r1
 8001592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff faf4 	bl	8000b80 <HAL_GetTick>
 8001598:	0003      	movs	r3, r0
 800159a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800159e:	f7ff faef 	bl	8000b80 <HAL_GetTick>
 80015a2:	0002      	movs	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e1e3      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015b0:	4b38      	ldr	r3, [pc, #224]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	2380      	movs	r3, #128	@ 0x80
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	4013      	ands	r3, r2
 80015ba:	d1f0      	bne.n	800159e <HAL_RCC_OscConfig+0x236>
 80015bc:	e000      	b.n	80015c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015be:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2208      	movs	r2, #8
 80015c6:	4013      	ands	r3, r2
 80015c8:	d047      	beq.n	800165a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80015ca:	4b32      	ldr	r3, [pc, #200]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2238      	movs	r2, #56	@ 0x38
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b18      	cmp	r3, #24
 80015d4:	d10a      	bne.n	80015ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80015d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015da:	2202      	movs	r2, #2
 80015dc:	4013      	ands	r3, r2
 80015de:	d03c      	beq.n	800165a <HAL_RCC_OscConfig+0x2f2>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d138      	bne.n	800165a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e1c5      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d019      	beq.n	8001628 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80015f4:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80015f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015f8:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 80015fa:	2101      	movs	r1, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001600:	f7ff fabe 	bl	8000b80 <HAL_GetTick>
 8001604:	0003      	movs	r3, r0
 8001606:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160a:	f7ff fab9 	bl	8000b80 <HAL_GetTick>
 800160e:	0002      	movs	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e1ad      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800161c:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800161e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001620:	2202      	movs	r2, #2
 8001622:	4013      	ands	r3, r2
 8001624:	d0f1      	beq.n	800160a <HAL_RCC_OscConfig+0x2a2>
 8001626:	e018      	b.n	800165a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001628:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800162a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800162c:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800162e:	2101      	movs	r1, #1
 8001630:	438a      	bics	r2, r1
 8001632:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001634:	f7ff faa4 	bl	8000b80 <HAL_GetTick>
 8001638:	0003      	movs	r3, r0
 800163a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163e:	f7ff fa9f 	bl	8000b80 <HAL_GetTick>
 8001642:	0002      	movs	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e193      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001650:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001654:	2202      	movs	r2, #2
 8001656:	4013      	ands	r3, r2
 8001658:	d1f1      	bne.n	800163e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2204      	movs	r2, #4
 8001660:	4013      	ands	r3, r2
 8001662:	d100      	bne.n	8001666 <HAL_RCC_OscConfig+0x2fe>
 8001664:	e0c6      	b.n	80017f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001666:	231f      	movs	r3, #31
 8001668:	18fb      	adds	r3, r7, r3
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2238      	movs	r2, #56	@ 0x38
 8001674:	4013      	ands	r3, r2
 8001676:	2b20      	cmp	r3, #32
 8001678:	d11e      	bne.n	80016b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_RCC_OscConfig+0x32c>)
 800167c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800167e:	2202      	movs	r2, #2
 8001680:	4013      	ands	r3, r2
 8001682:	d100      	bne.n	8001686 <HAL_RCC_OscConfig+0x31e>
 8001684:	e0b6      	b.n	80017f4 <HAL_RCC_OscConfig+0x48c>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d000      	beq.n	8001690 <HAL_RCC_OscConfig+0x328>
 800168e:	e0b1      	b.n	80017f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e171      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
 8001694:	40021000 	.word	0x40021000
 8001698:	fffeffff 	.word	0xfffeffff
 800169c:	fffbffff 	.word	0xfffbffff
 80016a0:	ffff80ff 	.word	0xffff80ff
 80016a4:	ffffc7ff 	.word	0xffffc7ff
 80016a8:	00f42400 	.word	0x00f42400
 80016ac:	20000000 	.word	0x20000000
 80016b0:	20000004 	.word	0x20000004
 80016b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80016b8:	4bb1      	ldr	r3, [pc, #708]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80016ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016bc:	2380      	movs	r3, #128	@ 0x80
 80016be:	055b      	lsls	r3, r3, #21
 80016c0:	4013      	ands	r3, r2
 80016c2:	d101      	bne.n	80016c8 <HAL_RCC_OscConfig+0x360>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <HAL_RCC_OscConfig+0x362>
 80016c8:	2300      	movs	r3, #0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d011      	beq.n	80016f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4bac      	ldr	r3, [pc, #688]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80016d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016d2:	4bab      	ldr	r3, [pc, #684]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80016d4:	2180      	movs	r1, #128	@ 0x80
 80016d6:	0549      	lsls	r1, r1, #21
 80016d8:	430a      	orrs	r2, r1
 80016da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016dc:	4ba8      	ldr	r3, [pc, #672]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80016de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	055b      	lsls	r3, r3, #21
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80016ea:	231f      	movs	r3, #31
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016f2:	4ba4      	ldr	r3, [pc, #656]	@ (8001984 <HAL_RCC_OscConfig+0x61c>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	2380      	movs	r3, #128	@ 0x80
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4013      	ands	r3, r2
 80016fc:	d11a      	bne.n	8001734 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016fe:	4ba1      	ldr	r3, [pc, #644]	@ (8001984 <HAL_RCC_OscConfig+0x61c>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4ba0      	ldr	r3, [pc, #640]	@ (8001984 <HAL_RCC_OscConfig+0x61c>)
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	0049      	lsls	r1, r1, #1
 8001708:	430a      	orrs	r2, r1
 800170a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800170c:	f7ff fa38 	bl	8000b80 <HAL_GetTick>
 8001710:	0003      	movs	r3, r0
 8001712:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001716:	f7ff fa33 	bl	8000b80 <HAL_GetTick>
 800171a:	0002      	movs	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e127      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001728:	4b96      	ldr	r3, [pc, #600]	@ (8001984 <HAL_RCC_OscConfig+0x61c>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	2380      	movs	r3, #128	@ 0x80
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4013      	ands	r3, r2
 8001732:	d0f0      	beq.n	8001716 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d106      	bne.n	800174a <HAL_RCC_OscConfig+0x3e2>
 800173c:	4b90      	ldr	r3, [pc, #576]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800173e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001740:	4b8f      	ldr	r3, [pc, #572]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001742:	2101      	movs	r1, #1
 8001744:	430a      	orrs	r2, r1
 8001746:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001748:	e01c      	b.n	8001784 <HAL_RCC_OscConfig+0x41c>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b05      	cmp	r3, #5
 8001750:	d10c      	bne.n	800176c <HAL_RCC_OscConfig+0x404>
 8001752:	4b8b      	ldr	r3, [pc, #556]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001754:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001756:	4b8a      	ldr	r3, [pc, #552]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001758:	2104      	movs	r1, #4
 800175a:	430a      	orrs	r2, r1
 800175c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800175e:	4b88      	ldr	r3, [pc, #544]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001760:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001762:	4b87      	ldr	r3, [pc, #540]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001764:	2101      	movs	r1, #1
 8001766:	430a      	orrs	r2, r1
 8001768:	65da      	str	r2, [r3, #92]	@ 0x5c
 800176a:	e00b      	b.n	8001784 <HAL_RCC_OscConfig+0x41c>
 800176c:	4b84      	ldr	r3, [pc, #528]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800176e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001770:	4b83      	ldr	r3, [pc, #524]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001772:	2101      	movs	r1, #1
 8001774:	438a      	bics	r2, r1
 8001776:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001778:	4b81      	ldr	r3, [pc, #516]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800177a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800177c:	4b80      	ldr	r3, [pc, #512]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800177e:	2104      	movs	r1, #4
 8001780:	438a      	bics	r2, r1
 8001782:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d014      	beq.n	80017b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178c:	f7ff f9f8 	bl	8000b80 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001794:	e009      	b.n	80017aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001796:	f7ff f9f3 	bl	8000b80 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4a79      	ldr	r2, [pc, #484]	@ (8001988 <HAL_RCC_OscConfig+0x620>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e0e6      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017aa:	4b75      	ldr	r3, [pc, #468]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80017ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ae:	2202      	movs	r2, #2
 80017b0:	4013      	ands	r3, r2
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x42e>
 80017b4:	e013      	b.n	80017de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7ff f9e3 	bl	8000b80 <HAL_GetTick>
 80017ba:	0003      	movs	r3, r0
 80017bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017be:	e009      	b.n	80017d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c0:	f7ff f9de 	bl	8000b80 <HAL_GetTick>
 80017c4:	0002      	movs	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	4a6f      	ldr	r2, [pc, #444]	@ (8001988 <HAL_RCC_OscConfig+0x620>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e0d1      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80017d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017d8:	2202      	movs	r2, #2
 80017da:	4013      	ands	r3, r2
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80017de:	231f      	movs	r3, #31
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d105      	bne.n	80017f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80017e8:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80017ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ec:	4b64      	ldr	r3, [pc, #400]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80017ee:	4967      	ldr	r1, [pc, #412]	@ (800198c <HAL_RCC_OscConfig+0x624>)
 80017f0:	400a      	ands	r2, r1
 80017f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d100      	bne.n	80017fe <HAL_RCC_OscConfig+0x496>
 80017fc:	e0bb      	b.n	8001976 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017fe:	4b60      	ldr	r3, [pc, #384]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2238      	movs	r2, #56	@ 0x38
 8001804:	4013      	ands	r3, r2
 8001806:	2b10      	cmp	r3, #16
 8001808:	d100      	bne.n	800180c <HAL_RCC_OscConfig+0x4a4>
 800180a:	e07b      	b.n	8001904 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69db      	ldr	r3, [r3, #28]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d156      	bne.n	80018c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001814:	4b5a      	ldr	r3, [pc, #360]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b59      	ldr	r3, [pc, #356]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800181a:	495d      	ldr	r1, [pc, #372]	@ (8001990 <HAL_RCC_OscConfig+0x628>)
 800181c:	400a      	ands	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001820:	f7ff f9ae 	bl	8000b80 <HAL_GetTick>
 8001824:	0003      	movs	r3, r0
 8001826:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800182a:	f7ff f9a9 	bl	8000b80 <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e09d      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800183c:	4b50      	ldr	r3, [pc, #320]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	049b      	lsls	r3, r3, #18
 8001844:	4013      	ands	r3, r2
 8001846:	d1f0      	bne.n	800182a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001848:	4b4d      	ldr	r3, [pc, #308]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	4a51      	ldr	r2, [pc, #324]	@ (8001994 <HAL_RCC_OscConfig+0x62c>)
 800184e:	4013      	ands	r3, r2
 8001850:	0019      	movs	r1, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a1a      	ldr	r2, [r3, #32]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001860:	021b      	lsls	r3, r3, #8
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001868:	431a      	orrs	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	431a      	orrs	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001874:	431a      	orrs	r2, r3
 8001876:	4b42      	ldr	r3, [pc, #264]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001878:	430a      	orrs	r2, r1
 800187a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800187c:	4b40      	ldr	r3, [pc, #256]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b3f      	ldr	r3, [pc, #252]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001882:	2180      	movs	r1, #128	@ 0x80
 8001884:	0449      	lsls	r1, r1, #17
 8001886:	430a      	orrs	r2, r1
 8001888:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800188a:	4b3d      	ldr	r3, [pc, #244]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	4b3c      	ldr	r3, [pc, #240]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001890:	2180      	movs	r1, #128	@ 0x80
 8001892:	0549      	lsls	r1, r1, #21
 8001894:	430a      	orrs	r2, r1
 8001896:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001898:	f7ff f972 	bl	8000b80 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a2:	f7ff f96d 	bl	8000b80 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e061      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b4:	4b32      	ldr	r3, [pc, #200]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	2380      	movs	r3, #128	@ 0x80
 80018ba:	049b      	lsls	r3, r3, #18
 80018bc:	4013      	ands	r3, r2
 80018be:	d0f0      	beq.n	80018a2 <HAL_RCC_OscConfig+0x53a>
 80018c0:	e059      	b.n	8001976 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018c8:	4931      	ldr	r1, [pc, #196]	@ (8001990 <HAL_RCC_OscConfig+0x628>)
 80018ca:	400a      	ands	r2, r1
 80018cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ce:	f7ff f957 	bl	8000b80 <HAL_GetTick>
 80018d2:	0003      	movs	r3, r0
 80018d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff f952 	bl	8000b80 <HAL_GetTick>
 80018dc:	0002      	movs	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e046      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ea:	4b25      	ldr	r3, [pc, #148]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	2380      	movs	r3, #128	@ 0x80
 80018f0:	049b      	lsls	r3, r3, #18
 80018f2:	4013      	ands	r3, r2
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80018f6:	4b22      	ldr	r3, [pc, #136]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 80018fc:	4926      	ldr	r1, [pc, #152]	@ (8001998 <HAL_RCC_OscConfig+0x630>)
 80018fe:	400a      	ands	r2, r1
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	e038      	b.n	8001976 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d101      	bne.n	8001910 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e033      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001910:	4b1b      	ldr	r3, [pc, #108]	@ (8001980 <HAL_RCC_OscConfig+0x618>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	2203      	movs	r2, #3
 800191a:	401a      	ands	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	429a      	cmp	r2, r3
 8001922:	d126      	bne.n	8001972 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	2270      	movs	r2, #112	@ 0x70
 8001928:	401a      	ands	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800192e:	429a      	cmp	r2, r3
 8001930:	d11f      	bne.n	8001972 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	23fe      	movs	r3, #254	@ 0xfe
 8001936:	01db      	lsls	r3, r3, #7
 8001938:	401a      	ands	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800193e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001940:	429a      	cmp	r2, r3
 8001942:	d116      	bne.n	8001972 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001944:	697a      	ldr	r2, [r7, #20]
 8001946:	23f8      	movs	r3, #248	@ 0xf8
 8001948:	039b      	lsls	r3, r3, #14
 800194a:	401a      	ands	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d10e      	bne.n	8001972 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	23e0      	movs	r3, #224	@ 0xe0
 8001958:	051b      	lsls	r3, r3, #20
 800195a:	401a      	ands	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d106      	bne.n	8001972 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	0f5b      	lsrs	r3, r3, #29
 8001968:	075a      	lsls	r2, r3, #29
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800196e:	429a      	cmp	r2, r3
 8001970:	d001      	beq.n	8001976 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	0018      	movs	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	b008      	add	sp, #32
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40021000 	.word	0x40021000
 8001984:	40007000 	.word	0x40007000
 8001988:	00001388 	.word	0x00001388
 800198c:	efffffff 	.word	0xefffffff
 8001990:	feffffff 	.word	0xfeffffff
 8001994:	11c1808c 	.word	0x11c1808c
 8001998:	eefefffc 	.word	0xeefefffc

0800199c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e0e9      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019b0:	4b76      	ldr	r3, [pc, #472]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2207      	movs	r2, #7
 80019b6:	4013      	ands	r3, r2
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d91e      	bls.n	80019fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019be:	4b73      	ldr	r3, [pc, #460]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2207      	movs	r2, #7
 80019c4:	4393      	bics	r3, r2
 80019c6:	0019      	movs	r1, r3
 80019c8:	4b70      	ldr	r3, [pc, #448]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019d0:	f7ff f8d6 	bl	8000b80 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019d8:	e009      	b.n	80019ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019da:	f7ff f8d1 	bl	8000b80 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f4>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e0ca      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ee:	4b67      	ldr	r3, [pc, #412]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2207      	movs	r2, #7
 80019f4:	4013      	ands	r3, r2
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d1ee      	bne.n	80019da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2202      	movs	r2, #2
 8001a02:	4013      	ands	r3, r2
 8001a04:	d015      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d006      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a10:	4b60      	ldr	r3, [pc, #384]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	4b5f      	ldr	r3, [pc, #380]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a16:	21e0      	movs	r1, #224	@ 0xe0
 8001a18:	01c9      	lsls	r1, r1, #7
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	4a5d      	ldr	r2, [pc, #372]	@ (8001b98 <HAL_RCC_ClockConfig+0x1fc>)
 8001a24:	4013      	ands	r3, r2
 8001a26:	0019      	movs	r1, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	4b59      	ldr	r3, [pc, #356]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2201      	movs	r2, #1
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d057      	beq.n	8001aec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d107      	bne.n	8001a54 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a44:	4b53      	ldr	r3, [pc, #332]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	2380      	movs	r3, #128	@ 0x80
 8001a4a:	029b      	lsls	r3, r3, #10
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d12b      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e097      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d107      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	2380      	movs	r3, #128	@ 0x80
 8001a62:	049b      	lsls	r3, r3, #18
 8001a64:	4013      	ands	r3, r2
 8001a66:	d11f      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e08b      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d107      	bne.n	8001a84 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a74:	4b47      	ldr	r3, [pc, #284]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d113      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e07f      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d106      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a8c:	4b41      	ldr	r3, [pc, #260]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a90:	2202      	movs	r2, #2
 8001a92:	4013      	ands	r3, r2
 8001a94:	d108      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e074      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d101      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e06d      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2207      	movs	r2, #7
 8001aae:	4393      	bics	r3, r2
 8001ab0:	0019      	movs	r1, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	4b37      	ldr	r3, [pc, #220]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001abc:	f7ff f860 	bl	8000b80 <HAL_GetTick>
 8001ac0:	0003      	movs	r3, r0
 8001ac2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac4:	e009      	b.n	8001ada <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac6:	f7ff f85b 	bl	8000b80 <HAL_GetTick>
 8001aca:	0002      	movs	r2, r0
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	4a2f      	ldr	r2, [pc, #188]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f4>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e054      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ada:	4b2e      	ldr	r3, [pc, #184]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2238      	movs	r2, #56	@ 0x38
 8001ae0:	401a      	ands	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	00db      	lsls	r3, r3, #3
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d1ec      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001aec:	4b27      	ldr	r3, [pc, #156]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2207      	movs	r2, #7
 8001af2:	4013      	ands	r3, r2
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d21e      	bcs.n	8001b38 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afa:	4b24      	ldr	r3, [pc, #144]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2207      	movs	r2, #7
 8001b00:	4393      	bics	r3, r2
 8001b02:	0019      	movs	r1, r3
 8001b04:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b0c:	f7ff f838 	bl	8000b80 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b16:	f7ff f833 	bl	8000b80 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	4a1b      	ldr	r2, [pc, #108]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e02c      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b2a:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2207      	movs	r2, #7
 8001b30:	4013      	ands	r3, r2
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d1ee      	bne.n	8001b16 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d009      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b42:	4b14      	ldr	r3, [pc, #80]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	4a15      	ldr	r2, [pc, #84]	@ (8001b9c <HAL_RCC_ClockConfig+0x200>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	0019      	movs	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b52:	430a      	orrs	r2, r1
 8001b54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b56:	f000 f829 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8001b5a:	0001      	movs	r1, r0
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	220f      	movs	r2, #15
 8001b64:	401a      	ands	r2, r3
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <HAL_RCC_ClockConfig+0x204>)
 8001b68:	0092      	lsls	r2, r2, #2
 8001b6a:	58d3      	ldr	r3, [r2, r3]
 8001b6c:	221f      	movs	r2, #31
 8001b6e:	4013      	ands	r3, r2
 8001b70:	000a      	movs	r2, r1
 8001b72:	40da      	lsrs	r2, r3
 8001b74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <HAL_RCC_ClockConfig+0x208>)
 8001b76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_RCC_ClockConfig+0x20c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f7fe ffa3 	bl	8000ac8 <HAL_InitTick>
 8001b82:	0003      	movs	r3, r0
}
 8001b84:	0018      	movs	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b004      	add	sp, #16
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40022000 	.word	0x40022000
 8001b90:	00001388 	.word	0x00001388
 8001b94:	40021000 	.word	0x40021000
 8001b98:	fffff0ff 	.word	0xfffff0ff
 8001b9c:	ffff8fff 	.word	0xffff8fff
 8001ba0:	08003628 	.word	0x08003628
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000004 	.word	0x20000004

08001bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	2238      	movs	r2, #56	@ 0x38
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d10f      	bne.n	8001bdc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001bbc:	4b39      	ldr	r3, [pc, #228]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	0adb      	lsrs	r3, r3, #11
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	409a      	lsls	r2, r3
 8001bca:	0013      	movs	r3, r2
 8001bcc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001bce:	6839      	ldr	r1, [r7, #0]
 8001bd0:	4835      	ldr	r0, [pc, #212]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bd2:	f7fe fa97 	bl	8000104 <__udivsi3>
 8001bd6:	0003      	movs	r3, r0
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	e05d      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bdc:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2238      	movs	r2, #56	@ 0x38
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b08      	cmp	r3, #8
 8001be6:	d102      	bne.n	8001bee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001be8:	4b30      	ldr	r3, [pc, #192]	@ (8001cac <HAL_RCC_GetSysClockFreq+0x100>)
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	e054      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	2238      	movs	r2, #56	@ 0x38
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b10      	cmp	r3, #16
 8001bf8:	d138      	bne.n	8001c6c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	2203      	movs	r2, #3
 8001c00:	4013      	ands	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c04:	4b27      	ldr	r3, [pc, #156]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	2207      	movs	r2, #7
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	3301      	adds	r3, #1
 8001c10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b03      	cmp	r3, #3
 8001c16:	d10d      	bne.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c18:	68b9      	ldr	r1, [r7, #8]
 8001c1a:	4824      	ldr	r0, [pc, #144]	@ (8001cac <HAL_RCC_GetSysClockFreq+0x100>)
 8001c1c:	f7fe fa72 	bl	8000104 <__udivsi3>
 8001c20:	0003      	movs	r3, r0
 8001c22:	0019      	movs	r1, r3
 8001c24:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	0a1b      	lsrs	r3, r3, #8
 8001c2a:	227f      	movs	r2, #127	@ 0x7f
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	434b      	muls	r3, r1
 8001c30:	617b      	str	r3, [r7, #20]
        break;
 8001c32:	e00d      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	481c      	ldr	r0, [pc, #112]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c38:	f7fe fa64 	bl	8000104 <__udivsi3>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	0019      	movs	r1, r3
 8001c40:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	227f      	movs	r2, #127	@ 0x7f
 8001c48:	4013      	ands	r3, r2
 8001c4a:	434b      	muls	r3, r1
 8001c4c:	617b      	str	r3, [r7, #20]
        break;
 8001c4e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001c50:	4b14      	ldr	r3, [pc, #80]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	0f5b      	lsrs	r3, r3, #29
 8001c56:	2207      	movs	r2, #7
 8001c58:	4013      	ands	r3, r2
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	6978      	ldr	r0, [r7, #20]
 8001c62:	f7fe fa4f 	bl	8000104 <__udivsi3>
 8001c66:	0003      	movs	r3, r0
 8001c68:	613b      	str	r3, [r7, #16]
 8001c6a:	e015      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2238      	movs	r2, #56	@ 0x38
 8001c72:	4013      	ands	r3, r2
 8001c74:	2b20      	cmp	r3, #32
 8001c76:	d103      	bne.n	8001c80 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001c78:	2380      	movs	r3, #128	@ 0x80
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	e00b      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2238      	movs	r2, #56	@ 0x38
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b18      	cmp	r3, #24
 8001c8a:	d103      	bne.n	8001c94 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001c8c:	23fa      	movs	r3, #250	@ 0xfa
 8001c8e:	01db      	lsls	r3, r3, #7
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	e001      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001c98:	693b      	ldr	r3, [r7, #16]
}
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	b006      	add	sp, #24
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	46c0      	nop			@ (mov r8, r8)
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	00f42400 	.word	0x00f42400
 8001cac:	007a1200 	.word	0x007a1200

08001cb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	@ (8001cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	0018      	movs	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	46c0      	nop			@ (mov r8, r8)
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc4:	b5b0      	push	{r4, r5, r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001cc8:	f7ff fff2 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001ccc:	0004      	movs	r4, r0
 8001cce:	f7ff fb3f 	bl	8001350 <LL_RCC_GetAPB1Prescaler>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	0b1a      	lsrs	r2, r3, #12
 8001cd6:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cd8:	0092      	lsls	r2, r2, #2
 8001cda:	58d3      	ldr	r3, [r2, r3]
 8001cdc:	221f      	movs	r2, #31
 8001cde:	4013      	ands	r3, r2
 8001ce0:	40dc      	lsrs	r4, r3
 8001ce2:	0023      	movs	r3, r4
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cea:	46c0      	nop			@ (mov r8, r8)
 8001cec:	08003668 	.word	0x08003668

08001cf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001cf8:	2313      	movs	r3, #19
 8001cfa:	18fb      	adds	r3, r7, r3
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001d00:	2312      	movs	r3, #18
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	029b      	lsls	r3, r3, #10
 8001d10:	4013      	ands	r3, r2
 8001d12:	d100      	bne.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001d14:	e0a3      	b.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d16:	2011      	movs	r0, #17
 8001d18:	183b      	adds	r3, r7, r0
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d1e:	4bc3      	ldr	r3, [pc, #780]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d22:	2380      	movs	r3, #128	@ 0x80
 8001d24:	055b      	lsls	r3, r3, #21
 8001d26:	4013      	ands	r3, r2
 8001d28:	d110      	bne.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d2a:	4bc0      	ldr	r3, [pc, #768]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d2e:	4bbf      	ldr	r3, [pc, #764]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d30:	2180      	movs	r1, #128	@ 0x80
 8001d32:	0549      	lsls	r1, r1, #21
 8001d34:	430a      	orrs	r2, r1
 8001d36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d38:	4bbc      	ldr	r3, [pc, #752]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	055b      	lsls	r3, r3, #21
 8001d40:	4013      	ands	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d46:	183b      	adds	r3, r7, r0
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d4c:	4bb8      	ldr	r3, [pc, #736]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4bb7      	ldr	r3, [pc, #732]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d52:	2180      	movs	r1, #128	@ 0x80
 8001d54:	0049      	lsls	r1, r1, #1
 8001d56:	430a      	orrs	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d5a:	f7fe ff11 	bl	8000b80 <HAL_GetTick>
 8001d5e:	0003      	movs	r3, r0
 8001d60:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d62:	e00b      	b.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d64:	f7fe ff0c 	bl	8000b80 <HAL_GetTick>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d904      	bls.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001d72:	2313      	movs	r3, #19
 8001d74:	18fb      	adds	r3, r7, r3
 8001d76:	2203      	movs	r2, #3
 8001d78:	701a      	strb	r2, [r3, #0]
        break;
 8001d7a:	e005      	b.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d7c:	4bac      	ldr	r3, [pc, #688]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	2380      	movs	r3, #128	@ 0x80
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	4013      	ands	r3, r2
 8001d86:	d0ed      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001d88:	2313      	movs	r3, #19
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d154      	bne.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d92:	4ba6      	ldr	r3, [pc, #664]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d96:	23c0      	movs	r3, #192	@ 0xc0
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d019      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d014      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001dae:	4b9f      	ldr	r3, [pc, #636]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db2:	4aa0      	ldr	r2, [pc, #640]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001db4:	4013      	ands	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001db8:	4b9c      	ldr	r3, [pc, #624]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dbc:	4b9b      	ldr	r3, [pc, #620]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dbe:	2180      	movs	r1, #128	@ 0x80
 8001dc0:	0249      	lsls	r1, r1, #9
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001dc6:	4b99      	ldr	r3, [pc, #612]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dca:	4b98      	ldr	r3, [pc, #608]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dcc:	499a      	ldr	r1, [pc, #616]	@ (8002038 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001dce:	400a      	ands	r2, r1
 8001dd0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001dd2:	4b96      	ldr	r3, [pc, #600]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d016      	beq.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de0:	f7fe fece 	bl	8000b80 <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de8:	e00c      	b.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dea:	f7fe fec9 	bl	8000b80 <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	4a91      	ldr	r2, [pc, #580]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d904      	bls.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001dfa:	2313      	movs	r3, #19
 8001dfc:	18fb      	adds	r3, r7, r3
 8001dfe:	2203      	movs	r2, #3
 8001e00:	701a      	strb	r2, [r3, #0]
            break;
 8001e02:	e004      	b.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e04:	4b89      	ldr	r3, [pc, #548]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e08:	2202      	movs	r2, #2
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d0ed      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001e0e:	2313      	movs	r3, #19
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10a      	bne.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e18:	4b84      	ldr	r3, [pc, #528]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1c:	4a85      	ldr	r2, [pc, #532]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	0019      	movs	r1, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e26:	4b81      	ldr	r3, [pc, #516]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e2c:	e00c      	b.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001e2e:	2312      	movs	r3, #18
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2213      	movs	r2, #19
 8001e34:	18ba      	adds	r2, r7, r2
 8001e36:	7812      	ldrb	r2, [r2, #0]
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	e005      	b.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e3c:	2312      	movs	r3, #18
 8001e3e:	18fb      	adds	r3, r7, r3
 8001e40:	2213      	movs	r2, #19
 8001e42:	18ba      	adds	r2, r7, r2
 8001e44:	7812      	ldrb	r2, [r2, #0]
 8001e46:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e48:	2311      	movs	r3, #17
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d105      	bne.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e52:	4b76      	ldr	r3, [pc, #472]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e56:	4b75      	ldr	r3, [pc, #468]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e58:	4979      	ldr	r1, [pc, #484]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001e5a:	400a      	ands	r2, r1
 8001e5c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2201      	movs	r2, #1
 8001e64:	4013      	ands	r3, r2
 8001e66:	d009      	beq.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e68:	4b70      	ldr	r3, [pc, #448]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6c:	2203      	movs	r2, #3
 8001e6e:	4393      	bics	r3, r2
 8001e70:	0019      	movs	r1, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	4b6d      	ldr	r3, [pc, #436]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2202      	movs	r2, #2
 8001e82:	4013      	ands	r3, r2
 8001e84:	d009      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e86:	4b69      	ldr	r3, [pc, #420]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	4393      	bics	r3, r2
 8001e8e:	0019      	movs	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	4b65      	ldr	r3, [pc, #404]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e96:	430a      	orrs	r2, r1
 8001e98:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2210      	movs	r2, #16
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001ea4:	4b61      	ldr	r3, [pc, #388]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea8:	4a66      	ldr	r2, [pc, #408]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	4b5e      	ldr	r3, [pc, #376]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d009      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ec4:	4b59      	ldr	r3, [pc, #356]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec8:	4a5f      	ldr	r2, [pc, #380]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001eca:	4013      	ands	r3, r2
 8001ecc:	0019      	movs	r1, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699a      	ldr	r2, [r3, #24]
 8001ed2:	4b56      	ldr	r3, [pc, #344]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d009      	beq.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ee4:	4b51      	ldr	r3, [pc, #324]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee8:	4a58      	ldr	r2, [pc, #352]	@ (800204c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	0019      	movs	r1, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69da      	ldr	r2, [r3, #28]
 8001ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2220      	movs	r2, #32
 8001efe:	4013      	ands	r3, r2
 8001f00:	d009      	beq.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f02:	4b4a      	ldr	r3, [pc, #296]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f06:	4a52      	ldr	r2, [pc, #328]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001f08:	4013      	ands	r3, r2
 8001f0a:	0019      	movs	r1, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	691a      	ldr	r2, [r3, #16]
 8001f10:	4b46      	ldr	r3, [pc, #280]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f12:	430a      	orrs	r2, r1
 8001f14:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	2380      	movs	r3, #128	@ 0x80
 8001f1c:	01db      	lsls	r3, r3, #7
 8001f1e:	4013      	ands	r3, r2
 8001f20:	d015      	beq.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f22:	4b42      	ldr	r3, [pc, #264]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	0899      	lsrs	r1, r3, #2
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a1a      	ldr	r2, [r3, #32]
 8001f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f30:	430a      	orrs	r2, r1
 8001f32:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a1a      	ldr	r2, [r3, #32]
 8001f38:	2380      	movs	r3, #128	@ 0x80
 8001f3a:	05db      	lsls	r3, r3, #23
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f40:	4b3a      	ldr	r3, [pc, #232]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	4b39      	ldr	r3, [pc, #228]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f46:	2180      	movs	r1, #128	@ 0x80
 8001f48:	0249      	lsls	r1, r1, #9
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	031b      	lsls	r3, r3, #12
 8001f56:	4013      	ands	r3, r2
 8001f58:	d009      	beq.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f5a:	4b34      	ldr	r3, [pc, #208]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5e:	2240      	movs	r2, #64	@ 0x40
 8001f60:	4393      	bics	r3, r2
 8001f62:	0019      	movs	r1, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f68:	4b30      	ldr	r3, [pc, #192]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	2380      	movs	r3, #128	@ 0x80
 8001f74:	039b      	lsls	r3, r3, #14
 8001f76:	4013      	ands	r3, r2
 8001f78:	d016      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f7e:	4a35      	ldr	r2, [pc, #212]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	0019      	movs	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f88:	4b28      	ldr	r3, [pc, #160]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	03db      	lsls	r3, r3, #15
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d106      	bne.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f9a:	4b24      	ldr	r3, [pc, #144]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	4b23      	ldr	r3, [pc, #140]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fa0:	2180      	movs	r1, #128	@ 0x80
 8001fa2:	0449      	lsls	r1, r1, #17
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2380      	movs	r3, #128	@ 0x80
 8001fae:	03db      	lsls	r3, r3, #15
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d016      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb8:	4a27      	ldr	r2, [pc, #156]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	0019      	movs	r1, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	045b      	lsls	r3, r3, #17
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d106      	bne.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001fd4:	4b15      	ldr	r3, [pc, #84]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	4b14      	ldr	r3, [pc, #80]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	0449      	lsls	r1, r1, #17
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	011b      	lsls	r3, r3, #4
 8001fea:	4013      	ands	r3, r2
 8001fec:	d016      	beq.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001fee:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff2:	4a1a      	ldr	r2, [pc, #104]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	695a      	ldr	r2, [r3, #20]
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ffe:	430a      	orrs	r2, r1
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	695a      	ldr	r2, [r3, #20]
 8002006:	2380      	movs	r3, #128	@ 0x80
 8002008:	01db      	lsls	r3, r3, #7
 800200a:	429a      	cmp	r2, r3
 800200c:	d106      	bne.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800200e:	4b07      	ldr	r3, [pc, #28]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002014:	2180      	movs	r1, #128	@ 0x80
 8002016:	0249      	lsls	r1, r1, #9
 8002018:	430a      	orrs	r2, r1
 800201a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800201c:	2312      	movs	r3, #18
 800201e:	18fb      	adds	r3, r7, r3
 8002020:	781b      	ldrb	r3, [r3, #0]
}
 8002022:	0018      	movs	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	b006      	add	sp, #24
 8002028:	bd80      	pop	{r7, pc}
 800202a:	46c0      	nop			@ (mov r8, r8)
 800202c:	40021000 	.word	0x40021000
 8002030:	40007000 	.word	0x40007000
 8002034:	fffffcff 	.word	0xfffffcff
 8002038:	fffeffff 	.word	0xfffeffff
 800203c:	00001388 	.word	0x00001388
 8002040:	efffffff 	.word	0xefffffff
 8002044:	fffff3ff 	.word	0xfffff3ff
 8002048:	fff3ffff 	.word	0xfff3ffff
 800204c:	ffcfffff 	.word	0xffcfffff
 8002050:	ffffcfff 	.word	0xffffcfff
 8002054:	ffbfffff 	.word	0xffbfffff
 8002058:	feffffff 	.word	0xfeffffff
 800205c:	ffff3fff 	.word	0xffff3fff

08002060 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e046      	b.n	8002100 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2288      	movs	r2, #136	@ 0x88
 8002076:	589b      	ldr	r3, [r3, r2]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d107      	bne.n	800208c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2284      	movs	r2, #132	@ 0x84
 8002080:	2100      	movs	r1, #0
 8002082:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	0018      	movs	r0, r3
 8002088:	f7fe fc36 	bl	80008f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2288      	movs	r2, #136	@ 0x88
 8002090:	2124      	movs	r1, #36	@ 0x24
 8002092:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2101      	movs	r1, #1
 80020a0:	438a      	bics	r2, r1
 80020a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 fed0 	bl	8002e54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	0018      	movs	r0, r3
 80020b8:	f000 fc0e 	bl	80028d8 <UART_SetConfig>
 80020bc:	0003      	movs	r3, r0
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e01c      	b.n	8002100 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	490d      	ldr	r1, [pc, #52]	@ (8002108 <HAL_UART_Init+0xa8>)
 80020d2:	400a      	ands	r2, r1
 80020d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	212a      	movs	r1, #42	@ 0x2a
 80020e2:	438a      	bics	r2, r1
 80020e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2101      	movs	r1, #1
 80020f2:	430a      	orrs	r2, r1
 80020f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	0018      	movs	r0, r3
 80020fa:	f000 ff5f 	bl	8002fbc <UART_CheckIdleState>
 80020fe:	0003      	movs	r3, r0
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}
 8002108:	ffffb7ff 	.word	0xffffb7ff

0800210c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	@ 0x28
 8002110:	af02      	add	r7, sp, #8
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	603b      	str	r3, [r7, #0]
 8002118:	1dbb      	adds	r3, r7, #6
 800211a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2288      	movs	r2, #136	@ 0x88
 8002120:	589b      	ldr	r3, [r3, r2]
 8002122:	2b20      	cmp	r3, #32
 8002124:	d000      	beq.n	8002128 <HAL_UART_Transmit+0x1c>
 8002126:	e090      	b.n	800224a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_UART_Transmit+0x2a>
 800212e:	1dbb      	adds	r3, r7, #6
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e088      	b.n	800224c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	2380      	movs	r3, #128	@ 0x80
 8002140:	015b      	lsls	r3, r3, #5
 8002142:	429a      	cmp	r2, r3
 8002144:	d109      	bne.n	800215a <HAL_UART_Transmit+0x4e>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d105      	bne.n	800215a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	2201      	movs	r2, #1
 8002152:	4013      	ands	r3, r2
 8002154:	d001      	beq.n	800215a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e078      	b.n	800224c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2290      	movs	r2, #144	@ 0x90
 800215e:	2100      	movs	r1, #0
 8002160:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2288      	movs	r2, #136	@ 0x88
 8002166:	2121      	movs	r1, #33	@ 0x21
 8002168:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800216a:	f7fe fd09 	bl	8000b80 <HAL_GetTick>
 800216e:	0003      	movs	r3, r0
 8002170:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1dba      	adds	r2, r7, #6
 8002176:	2154      	movs	r1, #84	@ 0x54
 8002178:	8812      	ldrh	r2, [r2, #0]
 800217a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1dba      	adds	r2, r7, #6
 8002180:	2156      	movs	r1, #86	@ 0x56
 8002182:	8812      	ldrh	r2, [r2, #0]
 8002184:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	2380      	movs	r3, #128	@ 0x80
 800218c:	015b      	lsls	r3, r3, #5
 800218e:	429a      	cmp	r2, r3
 8002190:	d108      	bne.n	80021a4 <HAL_UART_Transmit+0x98>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d104      	bne.n	80021a4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	61bb      	str	r3, [r7, #24]
 80021a2:	e003      	b.n	80021ac <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021ac:	e030      	b.n	8002210 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	0013      	movs	r3, r2
 80021b8:	2200      	movs	r2, #0
 80021ba:	2180      	movs	r1, #128	@ 0x80
 80021bc:	f000 ffa8 	bl	8003110 <UART_WaitOnFlagUntilTimeout>
 80021c0:	1e03      	subs	r3, r0, #0
 80021c2:	d005      	beq.n	80021d0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2288      	movs	r2, #136	@ 0x88
 80021c8:	2120      	movs	r1, #32
 80021ca:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e03d      	b.n	800224c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10b      	bne.n	80021ee <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	001a      	movs	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	05d2      	lsls	r2, r2, #23
 80021e2:	0dd2      	lsrs	r2, r2, #23
 80021e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	3302      	adds	r3, #2
 80021ea:	61bb      	str	r3, [r7, #24]
 80021ec:	e007      	b.n	80021fe <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	781a      	ldrb	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	3301      	adds	r3, #1
 80021fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2256      	movs	r2, #86	@ 0x56
 8002202:	5a9b      	ldrh	r3, [r3, r2]
 8002204:	b29b      	uxth	r3, r3
 8002206:	3b01      	subs	r3, #1
 8002208:	b299      	uxth	r1, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2256      	movs	r2, #86	@ 0x56
 800220e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2256      	movs	r2, #86	@ 0x56
 8002214:	5a9b      	ldrh	r3, [r3, r2]
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1c8      	bne.n	80021ae <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	0013      	movs	r3, r2
 8002226:	2200      	movs	r2, #0
 8002228:	2140      	movs	r1, #64	@ 0x40
 800222a:	f000 ff71 	bl	8003110 <UART_WaitOnFlagUntilTimeout>
 800222e:	1e03      	subs	r3, r0, #0
 8002230:	d005      	beq.n	800223e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2288      	movs	r2, #136	@ 0x88
 8002236:	2120      	movs	r1, #32
 8002238:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e006      	b.n	800224c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2288      	movs	r2, #136	@ 0x88
 8002242:	2120      	movs	r1, #32
 8002244:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800224a:	2302      	movs	r3, #2
  }
}
 800224c:	0018      	movs	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	b008      	add	sp, #32
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002254:	b5b0      	push	{r4, r5, r7, lr}
 8002256:	b0aa      	sub	sp, #168	@ 0xa8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	22a4      	movs	r2, #164	@ 0xa4
 8002264:	18b9      	adds	r1, r7, r2
 8002266:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	20a0      	movs	r0, #160	@ 0xa0
 8002270:	1839      	adds	r1, r7, r0
 8002272:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	249c      	movs	r4, #156	@ 0x9c
 800227c:	1939      	adds	r1, r7, r4
 800227e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002280:	0011      	movs	r1, r2
 8002282:	18bb      	adds	r3, r7, r2
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4aa2      	ldr	r2, [pc, #648]	@ (8002510 <HAL_UART_IRQHandler+0x2bc>)
 8002288:	4013      	ands	r3, r2
 800228a:	2298      	movs	r2, #152	@ 0x98
 800228c:	18bd      	adds	r5, r7, r2
 800228e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002290:	18bb      	adds	r3, r7, r2
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d11a      	bne.n	80022ce <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002298:	187b      	adds	r3, r7, r1
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2220      	movs	r2, #32
 800229e:	4013      	ands	r3, r2
 80022a0:	d015      	beq.n	80022ce <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80022a2:	183b      	adds	r3, r7, r0
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2220      	movs	r2, #32
 80022a8:	4013      	ands	r3, r2
 80022aa:	d105      	bne.n	80022b8 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80022ac:	193b      	adds	r3, r7, r4
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	2380      	movs	r3, #128	@ 0x80
 80022b2:	055b      	lsls	r3, r3, #21
 80022b4:	4013      	ands	r3, r2
 80022b6:	d00a      	beq.n	80022ce <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d100      	bne.n	80022c2 <HAL_UART_IRQHandler+0x6e>
 80022c0:	e2dc      	b.n	800287c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	0010      	movs	r0, r2
 80022ca:	4798      	blx	r3
      }
      return;
 80022cc:	e2d6      	b.n	800287c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80022ce:	2398      	movs	r3, #152	@ 0x98
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d100      	bne.n	80022da <HAL_UART_IRQHandler+0x86>
 80022d8:	e122      	b.n	8002520 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80022da:	239c      	movs	r3, #156	@ 0x9c
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a8c      	ldr	r2, [pc, #560]	@ (8002514 <HAL_UART_IRQHandler+0x2c0>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	d106      	bne.n	80022f4 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80022e6:	23a0      	movs	r3, #160	@ 0xa0
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a8a      	ldr	r2, [pc, #552]	@ (8002518 <HAL_UART_IRQHandler+0x2c4>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	d100      	bne.n	80022f4 <HAL_UART_IRQHandler+0xa0>
 80022f2:	e115      	b.n	8002520 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80022f4:	23a4      	movs	r3, #164	@ 0xa4
 80022f6:	18fb      	adds	r3, r7, r3
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2201      	movs	r2, #1
 80022fc:	4013      	ands	r3, r2
 80022fe:	d012      	beq.n	8002326 <HAL_UART_IRQHandler+0xd2>
 8002300:	23a0      	movs	r3, #160	@ 0xa0
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	@ 0x80
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	4013      	ands	r3, r2
 800230c:	d00b      	beq.n	8002326 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2201      	movs	r2, #1
 8002314:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2290      	movs	r2, #144	@ 0x90
 800231a:	589b      	ldr	r3, [r3, r2]
 800231c:	2201      	movs	r2, #1
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2190      	movs	r1, #144	@ 0x90
 8002324:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002326:	23a4      	movs	r3, #164	@ 0xa4
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2202      	movs	r2, #2
 800232e:	4013      	ands	r3, r2
 8002330:	d011      	beq.n	8002356 <HAL_UART_IRQHandler+0x102>
 8002332:	239c      	movs	r3, #156	@ 0x9c
 8002334:	18fb      	adds	r3, r7, r3
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2201      	movs	r2, #1
 800233a:	4013      	ands	r3, r2
 800233c:	d00b      	beq.n	8002356 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2202      	movs	r2, #2
 8002344:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2290      	movs	r2, #144	@ 0x90
 800234a:	589b      	ldr	r3, [r3, r2]
 800234c:	2204      	movs	r2, #4
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2190      	movs	r1, #144	@ 0x90
 8002354:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002356:	23a4      	movs	r3, #164	@ 0xa4
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2204      	movs	r2, #4
 800235e:	4013      	ands	r3, r2
 8002360:	d011      	beq.n	8002386 <HAL_UART_IRQHandler+0x132>
 8002362:	239c      	movs	r3, #156	@ 0x9c
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2201      	movs	r2, #1
 800236a:	4013      	ands	r3, r2
 800236c:	d00b      	beq.n	8002386 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2204      	movs	r2, #4
 8002374:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2290      	movs	r2, #144	@ 0x90
 800237a:	589b      	ldr	r3, [r3, r2]
 800237c:	2202      	movs	r2, #2
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2190      	movs	r1, #144	@ 0x90
 8002384:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002386:	23a4      	movs	r3, #164	@ 0xa4
 8002388:	18fb      	adds	r3, r7, r3
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2208      	movs	r2, #8
 800238e:	4013      	ands	r3, r2
 8002390:	d017      	beq.n	80023c2 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002392:	23a0      	movs	r3, #160	@ 0xa0
 8002394:	18fb      	adds	r3, r7, r3
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2220      	movs	r2, #32
 800239a:	4013      	ands	r3, r2
 800239c:	d105      	bne.n	80023aa <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800239e:	239c      	movs	r3, #156	@ 0x9c
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a5b      	ldr	r2, [pc, #364]	@ (8002514 <HAL_UART_IRQHandler+0x2c0>)
 80023a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80023a8:	d00b      	beq.n	80023c2 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2208      	movs	r2, #8
 80023b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2290      	movs	r2, #144	@ 0x90
 80023b6:	589b      	ldr	r3, [r3, r2]
 80023b8:	2208      	movs	r2, #8
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2190      	movs	r1, #144	@ 0x90
 80023c0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80023c2:	23a4      	movs	r3, #164	@ 0xa4
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	2380      	movs	r3, #128	@ 0x80
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	4013      	ands	r3, r2
 80023ce:	d013      	beq.n	80023f8 <HAL_UART_IRQHandler+0x1a4>
 80023d0:	23a0      	movs	r3, #160	@ 0xa0
 80023d2:	18fb      	adds	r3, r7, r3
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	2380      	movs	r3, #128	@ 0x80
 80023d8:	04db      	lsls	r3, r3, #19
 80023da:	4013      	ands	r3, r2
 80023dc:	d00c      	beq.n	80023f8 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2280      	movs	r2, #128	@ 0x80
 80023e4:	0112      	lsls	r2, r2, #4
 80023e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2290      	movs	r2, #144	@ 0x90
 80023ec:	589b      	ldr	r3, [r3, r2]
 80023ee:	2220      	movs	r2, #32
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2190      	movs	r1, #144	@ 0x90
 80023f6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2290      	movs	r2, #144	@ 0x90
 80023fc:	589b      	ldr	r3, [r3, r2]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d100      	bne.n	8002404 <HAL_UART_IRQHandler+0x1b0>
 8002402:	e23d      	b.n	8002880 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002404:	23a4      	movs	r3, #164	@ 0xa4
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2220      	movs	r2, #32
 800240c:	4013      	ands	r3, r2
 800240e:	d015      	beq.n	800243c <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002410:	23a0      	movs	r3, #160	@ 0xa0
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2220      	movs	r2, #32
 8002418:	4013      	ands	r3, r2
 800241a:	d106      	bne.n	800242a <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800241c:	239c      	movs	r3, #156	@ 0x9c
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	055b      	lsls	r3, r3, #21
 8002426:	4013      	ands	r3, r2
 8002428:	d008      	beq.n	800243c <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800242e:	2b00      	cmp	r3, #0
 8002430:	d004      	beq.n	800243c <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	0010      	movs	r0, r2
 800243a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2290      	movs	r2, #144	@ 0x90
 8002440:	589b      	ldr	r3, [r3, r2]
 8002442:	2194      	movs	r1, #148	@ 0x94
 8002444:	187a      	adds	r2, r7, r1
 8002446:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2240      	movs	r2, #64	@ 0x40
 8002450:	4013      	ands	r3, r2
 8002452:	2b40      	cmp	r3, #64	@ 0x40
 8002454:	d004      	beq.n	8002460 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002456:	187b      	adds	r3, r7, r1
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2228      	movs	r2, #40	@ 0x28
 800245c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800245e:	d04c      	beq.n	80024fa <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	0018      	movs	r0, r3
 8002464:	f000 fec4 	bl	80031f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2240      	movs	r2, #64	@ 0x40
 8002470:	4013      	ands	r3, r2
 8002472:	2b40      	cmp	r3, #64	@ 0x40
 8002474:	d13c      	bne.n	80024f0 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002476:	f3ef 8310 	mrs	r3, PRIMASK
 800247a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800247c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800247e:	2090      	movs	r0, #144	@ 0x90
 8002480:	183a      	adds	r2, r7, r0
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	2301      	movs	r3, #1
 8002486:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002488:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800248a:	f383 8810 	msr	PRIMASK, r3
}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2140      	movs	r1, #64	@ 0x40
 800249c:	438a      	bics	r2, r1
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	183b      	adds	r3, r7, r0
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024a8:	f383 8810 	msr	PRIMASK, r3
}
 80024ac:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2280      	movs	r2, #128	@ 0x80
 80024b2:	589b      	ldr	r3, [r3, r2]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d016      	beq.n	80024e6 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2280      	movs	r2, #128	@ 0x80
 80024bc:	589b      	ldr	r3, [r3, r2]
 80024be:	4a17      	ldr	r2, [pc, #92]	@ (800251c <HAL_UART_IRQHandler+0x2c8>)
 80024c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2280      	movs	r2, #128	@ 0x80
 80024c6:	589b      	ldr	r3, [r3, r2]
 80024c8:	0018      	movs	r0, r3
 80024ca:	f7fe fcc7 	bl	8000e5c <HAL_DMA_Abort_IT>
 80024ce:	1e03      	subs	r3, r0, #0
 80024d0:	d01c      	beq.n	800250c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2280      	movs	r2, #128	@ 0x80
 80024d6:	589b      	ldr	r3, [r3, r2]
 80024d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	2180      	movs	r1, #128	@ 0x80
 80024de:	5852      	ldr	r2, [r2, r1]
 80024e0:	0010      	movs	r0, r2
 80024e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024e4:	e012      	b.n	800250c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	0018      	movs	r0, r3
 80024ea:	f000 f9e1 	bl	80028b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024ee:	e00d      	b.n	800250c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 f9dc 	bl	80028b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024f8:	e008      	b.n	800250c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	0018      	movs	r0, r3
 80024fe:	f000 f9d7 	bl	80028b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2290      	movs	r2, #144	@ 0x90
 8002506:	2100      	movs	r1, #0
 8002508:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800250a:	e1b9      	b.n	8002880 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800250c:	46c0      	nop			@ (mov r8, r8)
    return;
 800250e:	e1b7      	b.n	8002880 <HAL_UART_IRQHandler+0x62c>
 8002510:	0000080f 	.word	0x0000080f
 8002514:	10000001 	.word	0x10000001
 8002518:	04000120 	.word	0x04000120
 800251c:	080032bd 	.word	0x080032bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002524:	2b01      	cmp	r3, #1
 8002526:	d000      	beq.n	800252a <HAL_UART_IRQHandler+0x2d6>
 8002528:	e13e      	b.n	80027a8 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800252a:	23a4      	movs	r3, #164	@ 0xa4
 800252c:	18fb      	adds	r3, r7, r3
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2210      	movs	r2, #16
 8002532:	4013      	ands	r3, r2
 8002534:	d100      	bne.n	8002538 <HAL_UART_IRQHandler+0x2e4>
 8002536:	e137      	b.n	80027a8 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002538:	23a0      	movs	r3, #160	@ 0xa0
 800253a:	18fb      	adds	r3, r7, r3
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2210      	movs	r2, #16
 8002540:	4013      	ands	r3, r2
 8002542:	d100      	bne.n	8002546 <HAL_UART_IRQHandler+0x2f2>
 8002544:	e130      	b.n	80027a8 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2210      	movs	r2, #16
 800254c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2240      	movs	r2, #64	@ 0x40
 8002556:	4013      	ands	r3, r2
 8002558:	2b40      	cmp	r3, #64	@ 0x40
 800255a:	d000      	beq.n	800255e <HAL_UART_IRQHandler+0x30a>
 800255c:	e0a4      	b.n	80026a8 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2280      	movs	r2, #128	@ 0x80
 8002562:	589b      	ldr	r3, [r3, r2]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	217e      	movs	r1, #126	@ 0x7e
 800256a:	187b      	adds	r3, r7, r1
 800256c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800256e:	187b      	adds	r3, r7, r1
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d100      	bne.n	8002578 <HAL_UART_IRQHandler+0x324>
 8002576:	e185      	b.n	8002884 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	225c      	movs	r2, #92	@ 0x5c
 800257c:	5a9b      	ldrh	r3, [r3, r2]
 800257e:	187a      	adds	r2, r7, r1
 8002580:	8812      	ldrh	r2, [r2, #0]
 8002582:	429a      	cmp	r2, r3
 8002584:	d300      	bcc.n	8002588 <HAL_UART_IRQHandler+0x334>
 8002586:	e17d      	b.n	8002884 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	187a      	adds	r2, r7, r1
 800258c:	215e      	movs	r1, #94	@ 0x5e
 800258e:	8812      	ldrh	r2, [r2, #0]
 8002590:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2280      	movs	r2, #128	@ 0x80
 8002596:	589b      	ldr	r3, [r3, r2]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2220      	movs	r2, #32
 800259e:	4013      	ands	r3, r2
 80025a0:	d170      	bne.n	8002684 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a2:	f3ef 8310 	mrs	r3, PRIMASK
 80025a6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80025a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80025ac:	2301      	movs	r3, #1
 80025ae:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025b2:	f383 8810 	msr	PRIMASK, r3
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	49b4      	ldr	r1, [pc, #720]	@ (8002894 <HAL_UART_IRQHandler+0x640>)
 80025c4:	400a      	ands	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ce:	f383 8810 	msr	PRIMASK, r3
}
 80025d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025d4:	f3ef 8310 	mrs	r3, PRIMASK
 80025d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80025da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80025de:	2301      	movs	r3, #1
 80025e0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025e4:	f383 8810 	msr	PRIMASK, r3
}
 80025e8:	46c0      	nop			@ (mov r8, r8)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2101      	movs	r1, #1
 80025f6:	438a      	bics	r2, r1
 80025f8:	609a      	str	r2, [r3, #8]
 80025fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025fc:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002600:	f383 8810 	msr	PRIMASK, r3
}
 8002604:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002606:	f3ef 8310 	mrs	r3, PRIMASK
 800260a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800260c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800260e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002610:	2301      	movs	r3, #1
 8002612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002616:	f383 8810 	msr	PRIMASK, r3
}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2140      	movs	r1, #64	@ 0x40
 8002628:	438a      	bics	r2, r1
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800262e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002632:	f383 8810 	msr	PRIMASK, r3
}
 8002636:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	228c      	movs	r2, #140	@ 0x8c
 800263c:	2120      	movs	r1, #32
 800263e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002646:	f3ef 8310 	mrs	r3, PRIMASK
 800264a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800264c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800264e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002650:	2301      	movs	r3, #1
 8002652:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002654:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002656:	f383 8810 	msr	PRIMASK, r3
}
 800265a:	46c0      	nop			@ (mov r8, r8)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2110      	movs	r1, #16
 8002668:	438a      	bics	r2, r1
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800266e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002670:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002672:	f383 8810 	msr	PRIMASK, r3
}
 8002676:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2280      	movs	r2, #128	@ 0x80
 800267c:	589b      	ldr	r3, [r3, r2]
 800267e:	0018      	movs	r0, r3
 8002680:	f7fe fb8a 	bl	8000d98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2202      	movs	r2, #2
 8002688:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	225c      	movs	r2, #92	@ 0x5c
 800268e:	5a9a      	ldrh	r2, [r3, r2]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	215e      	movs	r1, #94	@ 0x5e
 8002694:	5a5b      	ldrh	r3, [r3, r1]
 8002696:	b29b      	uxth	r3, r3
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	b29a      	uxth	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	0011      	movs	r1, r2
 80026a0:	0018      	movs	r0, r3
 80026a2:	f000 f90d 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80026a6:	e0ed      	b.n	8002884 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	225c      	movs	r2, #92	@ 0x5c
 80026ac:	5a99      	ldrh	r1, [r3, r2]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	225e      	movs	r2, #94	@ 0x5e
 80026b2:	5a9b      	ldrh	r3, [r3, r2]
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	208e      	movs	r0, #142	@ 0x8e
 80026b8:	183b      	adds	r3, r7, r0
 80026ba:	1a8a      	subs	r2, r1, r2
 80026bc:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	225e      	movs	r2, #94	@ 0x5e
 80026c2:	5a9b      	ldrh	r3, [r3, r2]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d100      	bne.n	80026cc <HAL_UART_IRQHandler+0x478>
 80026ca:	e0dd      	b.n	8002888 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80026cc:	183b      	adds	r3, r7, r0
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d100      	bne.n	80026d6 <HAL_UART_IRQHandler+0x482>
 80026d4:	e0d8      	b.n	8002888 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026d6:	f3ef 8310 	mrs	r3, PRIMASK
 80026da:	60fb      	str	r3, [r7, #12]
  return(result);
 80026dc:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80026de:	2488      	movs	r4, #136	@ 0x88
 80026e0:	193a      	adds	r2, r7, r4
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	2301      	movs	r3, #1
 80026e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	f383 8810 	msr	PRIMASK, r3
}
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4967      	ldr	r1, [pc, #412]	@ (8002898 <HAL_UART_IRQHandler+0x644>)
 80026fc:	400a      	ands	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	193b      	adds	r3, r7, r4
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	f383 8810 	msr	PRIMASK, r3
}
 800270c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800270e:	f3ef 8310 	mrs	r3, PRIMASK
 8002712:	61bb      	str	r3, [r7, #24]
  return(result);
 8002714:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002716:	2484      	movs	r4, #132	@ 0x84
 8002718:	193a      	adds	r2, r7, r4
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	2301      	movs	r3, #1
 800271e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f383 8810 	msr	PRIMASK, r3
}
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	495a      	ldr	r1, [pc, #360]	@ (800289c <HAL_UART_IRQHandler+0x648>)
 8002734:	400a      	ands	r2, r1
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	193b      	adds	r3, r7, r4
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800273e:	6a3b      	ldr	r3, [r7, #32]
 8002740:	f383 8810 	msr	PRIMASK, r3
}
 8002744:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	228c      	movs	r2, #140	@ 0x8c
 800274a:	2120      	movs	r1, #32
 800274c:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800275a:	f3ef 8310 	mrs	r3, PRIMASK
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002762:	2480      	movs	r4, #128	@ 0x80
 8002764:	193a      	adds	r2, r7, r4
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	2301      	movs	r3, #1
 800276a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800276c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800276e:	f383 8810 	msr	PRIMASK, r3
}
 8002772:	46c0      	nop			@ (mov r8, r8)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2110      	movs	r1, #16
 8002780:	438a      	bics	r2, r1
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	193b      	adds	r3, r7, r4
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800278a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800278c:	f383 8810 	msr	PRIMASK, r3
}
 8002790:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2202      	movs	r2, #2
 8002796:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002798:	183b      	adds	r3, r7, r0
 800279a:	881a      	ldrh	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	0011      	movs	r1, r2
 80027a0:	0018      	movs	r0, r3
 80027a2:	f000 f88d 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80027a6:	e06f      	b.n	8002888 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80027a8:	23a4      	movs	r3, #164	@ 0xa4
 80027aa:	18fb      	adds	r3, r7, r3
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	2380      	movs	r3, #128	@ 0x80
 80027b0:	035b      	lsls	r3, r3, #13
 80027b2:	4013      	ands	r3, r2
 80027b4:	d010      	beq.n	80027d8 <HAL_UART_IRQHandler+0x584>
 80027b6:	239c      	movs	r3, #156	@ 0x9c
 80027b8:	18fb      	adds	r3, r7, r3
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	2380      	movs	r3, #128	@ 0x80
 80027be:	03db      	lsls	r3, r3, #15
 80027c0:	4013      	ands	r3, r2
 80027c2:	d009      	beq.n	80027d8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2280      	movs	r2, #128	@ 0x80
 80027ca:	0352      	lsls	r2, r2, #13
 80027cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 fdb6 	bl	8003342 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80027d6:	e05a      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80027d8:	23a4      	movs	r3, #164	@ 0xa4
 80027da:	18fb      	adds	r3, r7, r3
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2280      	movs	r2, #128	@ 0x80
 80027e0:	4013      	ands	r3, r2
 80027e2:	d016      	beq.n	8002812 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80027e4:	23a0      	movs	r3, #160	@ 0xa0
 80027e6:	18fb      	adds	r3, r7, r3
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	4013      	ands	r3, r2
 80027ee:	d106      	bne.n	80027fe <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80027f0:	239c      	movs	r3, #156	@ 0x9c
 80027f2:	18fb      	adds	r3, r7, r3
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	041b      	lsls	r3, r3, #16
 80027fa:	4013      	ands	r3, r2
 80027fc:	d009      	beq.n	8002812 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002802:	2b00      	cmp	r3, #0
 8002804:	d042      	beq.n	800288c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	0010      	movs	r0, r2
 800280e:	4798      	blx	r3
    }
    return;
 8002810:	e03c      	b.n	800288c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002812:	23a4      	movs	r3, #164	@ 0xa4
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2240      	movs	r2, #64	@ 0x40
 800281a:	4013      	ands	r3, r2
 800281c:	d00a      	beq.n	8002834 <HAL_UART_IRQHandler+0x5e0>
 800281e:	23a0      	movs	r3, #160	@ 0xa0
 8002820:	18fb      	adds	r3, r7, r3
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2240      	movs	r2, #64	@ 0x40
 8002826:	4013      	ands	r3, r2
 8002828:	d004      	beq.n	8002834 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	0018      	movs	r0, r3
 800282e:	f000 fd5c 	bl	80032ea <UART_EndTransmit_IT>
    return;
 8002832:	e02c      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002834:	23a4      	movs	r3, #164	@ 0xa4
 8002836:	18fb      	adds	r3, r7, r3
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2380      	movs	r3, #128	@ 0x80
 800283c:	041b      	lsls	r3, r3, #16
 800283e:	4013      	ands	r3, r2
 8002840:	d00b      	beq.n	800285a <HAL_UART_IRQHandler+0x606>
 8002842:	23a0      	movs	r3, #160	@ 0xa0
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	@ 0x80
 800284a:	05db      	lsls	r3, r3, #23
 800284c:	4013      	ands	r3, r2
 800284e:	d004      	beq.n	800285a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	0018      	movs	r0, r3
 8002854:	f000 fd85 	bl	8003362 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002858:	e019      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800285a:	23a4      	movs	r3, #164	@ 0xa4
 800285c:	18fb      	adds	r3, r7, r3
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	045b      	lsls	r3, r3, #17
 8002864:	4013      	ands	r3, r2
 8002866:	d012      	beq.n	800288e <HAL_UART_IRQHandler+0x63a>
 8002868:	23a0      	movs	r3, #160	@ 0xa0
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	da0d      	bge.n	800288e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0018      	movs	r0, r3
 8002876:	f000 fd6c 	bl	8003352 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800287a:	e008      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
      return;
 800287c:	46c0      	nop			@ (mov r8, r8)
 800287e:	e006      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
    return;
 8002880:	46c0      	nop			@ (mov r8, r8)
 8002882:	e004      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
      return;
 8002884:	46c0      	nop			@ (mov r8, r8)
 8002886:	e002      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
      return;
 8002888:	46c0      	nop			@ (mov r8, r8)
 800288a:	e000      	b.n	800288e <HAL_UART_IRQHandler+0x63a>
    return;
 800288c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800288e:	46bd      	mov	sp, r7
 8002890:	b02a      	add	sp, #168	@ 0xa8
 8002892:	bdb0      	pop	{r4, r5, r7, pc}
 8002894:	fffffeff 	.word	0xfffffeff
 8002898:	fffffedf 	.word	0xfffffedf
 800289c:	effffffe 	.word	0xeffffffe

080028a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80028a8:	46c0      	nop			@ (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	b002      	add	sp, #8
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80028b8:	46c0      	nop			@ (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b002      	add	sp, #8
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	000a      	movs	r2, r1
 80028ca:	1cbb      	adds	r3, r7, #2
 80028cc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b002      	add	sp, #8
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028d8:	b5b0      	push	{r4, r5, r7, lr}
 80028da:	b090      	sub	sp, #64	@ 0x40
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028e0:	231a      	movs	r3, #26
 80028e2:	2220      	movs	r2, #32
 80028e4:	189b      	adds	r3, r3, r2
 80028e6:	19db      	adds	r3, r3, r7
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	431a      	orrs	r2, r3
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	431a      	orrs	r2, r3
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	4313      	orrs	r3, r2
 8002902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4aaf      	ldr	r2, [pc, #700]	@ (8002bc8 <UART_SetConfig+0x2f0>)
 800290c:	4013      	ands	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002916:	430b      	orrs	r3, r1
 8002918:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	4aaa      	ldr	r2, [pc, #680]	@ (8002bcc <UART_SetConfig+0x2f4>)
 8002922:	4013      	ands	r3, r2
 8002924:	0018      	movs	r0, r3
 8002926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002928:	68d9      	ldr	r1, [r3, #12]
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	0003      	movs	r3, r0
 8002930:	430b      	orrs	r3, r1
 8002932:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4aa4      	ldr	r2, [pc, #656]	@ (8002bd0 <UART_SetConfig+0x2f8>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d004      	beq.n	800294e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800294a:	4313      	orrs	r3, r2
 800294c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800294e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	4a9f      	ldr	r2, [pc, #636]	@ (8002bd4 <UART_SetConfig+0x2fc>)
 8002956:	4013      	ands	r3, r2
 8002958:	0019      	movs	r1, r3
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002960:	430b      	orrs	r3, r1
 8002962:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296a:	220f      	movs	r2, #15
 800296c:	4393      	bics	r3, r2
 800296e:	0018      	movs	r0, r3
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	0003      	movs	r3, r0
 800297a:	430b      	orrs	r3, r1
 800297c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a95      	ldr	r2, [pc, #596]	@ (8002bd8 <UART_SetConfig+0x300>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d131      	bne.n	80029ec <UART_SetConfig+0x114>
 8002988:	4b94      	ldr	r3, [pc, #592]	@ (8002bdc <UART_SetConfig+0x304>)
 800298a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298c:	2203      	movs	r2, #3
 800298e:	4013      	ands	r3, r2
 8002990:	2b03      	cmp	r3, #3
 8002992:	d01d      	beq.n	80029d0 <UART_SetConfig+0xf8>
 8002994:	d823      	bhi.n	80029de <UART_SetConfig+0x106>
 8002996:	2b02      	cmp	r3, #2
 8002998:	d00c      	beq.n	80029b4 <UART_SetConfig+0xdc>
 800299a:	d820      	bhi.n	80029de <UART_SetConfig+0x106>
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <UART_SetConfig+0xce>
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d00e      	beq.n	80029c2 <UART_SetConfig+0xea>
 80029a4:	e01b      	b.n	80029de <UART_SetConfig+0x106>
 80029a6:	231b      	movs	r3, #27
 80029a8:	2220      	movs	r2, #32
 80029aa:	189b      	adds	r3, r3, r2
 80029ac:	19db      	adds	r3, r3, r7
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
 80029b2:	e0b4      	b.n	8002b1e <UART_SetConfig+0x246>
 80029b4:	231b      	movs	r3, #27
 80029b6:	2220      	movs	r2, #32
 80029b8:	189b      	adds	r3, r3, r2
 80029ba:	19db      	adds	r3, r3, r7
 80029bc:	2202      	movs	r2, #2
 80029be:	701a      	strb	r2, [r3, #0]
 80029c0:	e0ad      	b.n	8002b1e <UART_SetConfig+0x246>
 80029c2:	231b      	movs	r3, #27
 80029c4:	2220      	movs	r2, #32
 80029c6:	189b      	adds	r3, r3, r2
 80029c8:	19db      	adds	r3, r3, r7
 80029ca:	2204      	movs	r2, #4
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e0a6      	b.n	8002b1e <UART_SetConfig+0x246>
 80029d0:	231b      	movs	r3, #27
 80029d2:	2220      	movs	r2, #32
 80029d4:	189b      	adds	r3, r3, r2
 80029d6:	19db      	adds	r3, r3, r7
 80029d8:	2208      	movs	r2, #8
 80029da:	701a      	strb	r2, [r3, #0]
 80029dc:	e09f      	b.n	8002b1e <UART_SetConfig+0x246>
 80029de:	231b      	movs	r3, #27
 80029e0:	2220      	movs	r2, #32
 80029e2:	189b      	adds	r3, r3, r2
 80029e4:	19db      	adds	r3, r3, r7
 80029e6:	2210      	movs	r2, #16
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	e098      	b.n	8002b1e <UART_SetConfig+0x246>
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a7b      	ldr	r2, [pc, #492]	@ (8002be0 <UART_SetConfig+0x308>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d131      	bne.n	8002a5a <UART_SetConfig+0x182>
 80029f6:	4b79      	ldr	r3, [pc, #484]	@ (8002bdc <UART_SetConfig+0x304>)
 80029f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fa:	220c      	movs	r2, #12
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d01d      	beq.n	8002a3e <UART_SetConfig+0x166>
 8002a02:	d823      	bhi.n	8002a4c <UART_SetConfig+0x174>
 8002a04:	2b08      	cmp	r3, #8
 8002a06:	d00c      	beq.n	8002a22 <UART_SetConfig+0x14a>
 8002a08:	d820      	bhi.n	8002a4c <UART_SetConfig+0x174>
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d002      	beq.n	8002a14 <UART_SetConfig+0x13c>
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d00e      	beq.n	8002a30 <UART_SetConfig+0x158>
 8002a12:	e01b      	b.n	8002a4c <UART_SetConfig+0x174>
 8002a14:	231b      	movs	r3, #27
 8002a16:	2220      	movs	r2, #32
 8002a18:	189b      	adds	r3, r3, r2
 8002a1a:	19db      	adds	r3, r3, r7
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	701a      	strb	r2, [r3, #0]
 8002a20:	e07d      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a22:	231b      	movs	r3, #27
 8002a24:	2220      	movs	r2, #32
 8002a26:	189b      	adds	r3, r3, r2
 8002a28:	19db      	adds	r3, r3, r7
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	701a      	strb	r2, [r3, #0]
 8002a2e:	e076      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a30:	231b      	movs	r3, #27
 8002a32:	2220      	movs	r2, #32
 8002a34:	189b      	adds	r3, r3, r2
 8002a36:	19db      	adds	r3, r3, r7
 8002a38:	2204      	movs	r2, #4
 8002a3a:	701a      	strb	r2, [r3, #0]
 8002a3c:	e06f      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a3e:	231b      	movs	r3, #27
 8002a40:	2220      	movs	r2, #32
 8002a42:	189b      	adds	r3, r3, r2
 8002a44:	19db      	adds	r3, r3, r7
 8002a46:	2208      	movs	r2, #8
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	e068      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a4c:	231b      	movs	r3, #27
 8002a4e:	2220      	movs	r2, #32
 8002a50:	189b      	adds	r3, r3, r2
 8002a52:	19db      	adds	r3, r3, r7
 8002a54:	2210      	movs	r2, #16
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e061      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a61      	ldr	r2, [pc, #388]	@ (8002be4 <UART_SetConfig+0x30c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d106      	bne.n	8002a72 <UART_SetConfig+0x19a>
 8002a64:	231b      	movs	r3, #27
 8002a66:	2220      	movs	r2, #32
 8002a68:	189b      	adds	r3, r3, r2
 8002a6a:	19db      	adds	r3, r3, r7
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
 8002a70:	e055      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a5c      	ldr	r2, [pc, #368]	@ (8002be8 <UART_SetConfig+0x310>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d106      	bne.n	8002a8a <UART_SetConfig+0x1b2>
 8002a7c:	231b      	movs	r3, #27
 8002a7e:	2220      	movs	r2, #32
 8002a80:	189b      	adds	r3, r3, r2
 8002a82:	19db      	adds	r3, r3, r7
 8002a84:	2200      	movs	r2, #0
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	e049      	b.n	8002b1e <UART_SetConfig+0x246>
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a50      	ldr	r2, [pc, #320]	@ (8002bd0 <UART_SetConfig+0x2f8>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d13e      	bne.n	8002b12 <UART_SetConfig+0x23a>
 8002a94:	4b51      	ldr	r3, [pc, #324]	@ (8002bdc <UART_SetConfig+0x304>)
 8002a96:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a98:	23c0      	movs	r3, #192	@ 0xc0
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	22c0      	movs	r2, #192	@ 0xc0
 8002aa0:	0112      	lsls	r2, r2, #4
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d027      	beq.n	8002af6 <UART_SetConfig+0x21e>
 8002aa6:	22c0      	movs	r2, #192	@ 0xc0
 8002aa8:	0112      	lsls	r2, r2, #4
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d82a      	bhi.n	8002b04 <UART_SetConfig+0x22c>
 8002aae:	2280      	movs	r2, #128	@ 0x80
 8002ab0:	0112      	lsls	r2, r2, #4
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d011      	beq.n	8002ada <UART_SetConfig+0x202>
 8002ab6:	2280      	movs	r2, #128	@ 0x80
 8002ab8:	0112      	lsls	r2, r2, #4
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d822      	bhi.n	8002b04 <UART_SetConfig+0x22c>
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d004      	beq.n	8002acc <UART_SetConfig+0x1f4>
 8002ac2:	2280      	movs	r2, #128	@ 0x80
 8002ac4:	00d2      	lsls	r2, r2, #3
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00e      	beq.n	8002ae8 <UART_SetConfig+0x210>
 8002aca:	e01b      	b.n	8002b04 <UART_SetConfig+0x22c>
 8002acc:	231b      	movs	r3, #27
 8002ace:	2220      	movs	r2, #32
 8002ad0:	189b      	adds	r3, r3, r2
 8002ad2:	19db      	adds	r3, r3, r7
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e021      	b.n	8002b1e <UART_SetConfig+0x246>
 8002ada:	231b      	movs	r3, #27
 8002adc:	2220      	movs	r2, #32
 8002ade:	189b      	adds	r3, r3, r2
 8002ae0:	19db      	adds	r3, r3, r7
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	e01a      	b.n	8002b1e <UART_SetConfig+0x246>
 8002ae8:	231b      	movs	r3, #27
 8002aea:	2220      	movs	r2, #32
 8002aec:	189b      	adds	r3, r3, r2
 8002aee:	19db      	adds	r3, r3, r7
 8002af0:	2204      	movs	r2, #4
 8002af2:	701a      	strb	r2, [r3, #0]
 8002af4:	e013      	b.n	8002b1e <UART_SetConfig+0x246>
 8002af6:	231b      	movs	r3, #27
 8002af8:	2220      	movs	r2, #32
 8002afa:	189b      	adds	r3, r3, r2
 8002afc:	19db      	adds	r3, r3, r7
 8002afe:	2208      	movs	r2, #8
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	e00c      	b.n	8002b1e <UART_SetConfig+0x246>
 8002b04:	231b      	movs	r3, #27
 8002b06:	2220      	movs	r2, #32
 8002b08:	189b      	adds	r3, r3, r2
 8002b0a:	19db      	adds	r3, r3, r7
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e005      	b.n	8002b1e <UART_SetConfig+0x246>
 8002b12:	231b      	movs	r3, #27
 8002b14:	2220      	movs	r2, #32
 8002b16:	189b      	adds	r3, r3, r2
 8002b18:	19db      	adds	r3, r3, r7
 8002b1a:	2210      	movs	r2, #16
 8002b1c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a2b      	ldr	r2, [pc, #172]	@ (8002bd0 <UART_SetConfig+0x2f8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d000      	beq.n	8002b2a <UART_SetConfig+0x252>
 8002b28:	e0a9      	b.n	8002c7e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b2a:	231b      	movs	r3, #27
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	189b      	adds	r3, r3, r2
 8002b30:	19db      	adds	r3, r3, r7
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d015      	beq.n	8002b64 <UART_SetConfig+0x28c>
 8002b38:	dc18      	bgt.n	8002b6c <UART_SetConfig+0x294>
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d00d      	beq.n	8002b5a <UART_SetConfig+0x282>
 8002b3e:	dc15      	bgt.n	8002b6c <UART_SetConfig+0x294>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <UART_SetConfig+0x272>
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d005      	beq.n	8002b54 <UART_SetConfig+0x27c>
 8002b48:	e010      	b.n	8002b6c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b4a:	f7ff f8bb 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b52:	e014      	b.n	8002b7e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b54:	4b25      	ldr	r3, [pc, #148]	@ (8002bec <UART_SetConfig+0x314>)
 8002b56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b58:	e011      	b.n	8002b7e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b5a:	f7ff f827 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002b5e:	0003      	movs	r3, r0
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b62:	e00c      	b.n	8002b7e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b64:	2380      	movs	r3, #128	@ 0x80
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b6a:	e008      	b.n	8002b7e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002b70:	231a      	movs	r3, #26
 8002b72:	2220      	movs	r2, #32
 8002b74:	189b      	adds	r3, r3, r2
 8002b76:	19db      	adds	r3, r3, r7
 8002b78:	2201      	movs	r2, #1
 8002b7a:	701a      	strb	r2, [r3, #0]
        break;
 8002b7c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d100      	bne.n	8002b86 <UART_SetConfig+0x2ae>
 8002b84:	e14b      	b.n	8002e1e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b8a:	4b19      	ldr	r3, [pc, #100]	@ (8002bf0 <UART_SetConfig+0x318>)
 8002b8c:	0052      	lsls	r2, r2, #1
 8002b8e:	5ad3      	ldrh	r3, [r2, r3]
 8002b90:	0019      	movs	r1, r3
 8002b92:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002b94:	f7fd fab6 	bl	8000104 <__udivsi3>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	0013      	movs	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	189b      	adds	r3, r3, r2
 8002ba6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d305      	bcc.n	8002bb8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002bb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d91d      	bls.n	8002bf4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002bb8:	231a      	movs	r3, #26
 8002bba:	2220      	movs	r2, #32
 8002bbc:	189b      	adds	r3, r3, r2
 8002bbe:	19db      	adds	r3, r3, r7
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	701a      	strb	r2, [r3, #0]
 8002bc4:	e12b      	b.n	8002e1e <UART_SetConfig+0x546>
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	cfff69f3 	.word	0xcfff69f3
 8002bcc:	ffffcfff 	.word	0xffffcfff
 8002bd0:	40008000 	.word	0x40008000
 8002bd4:	11fff4ff 	.word	0x11fff4ff
 8002bd8:	40013800 	.word	0x40013800
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40004400 	.word	0x40004400
 8002be4:	40004800 	.word	0x40004800
 8002be8:	40004c00 	.word	0x40004c00
 8002bec:	00f42400 	.word	0x00f42400
 8002bf0:	08003688 	.word	0x08003688
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61fb      	str	r3, [r7, #28]
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c00:	4b92      	ldr	r3, [pc, #584]	@ (8002e4c <UART_SetConfig+0x574>)
 8002c02:	0052      	lsls	r2, r2, #1
 8002c04:	5ad3      	ldrh	r3, [r2, r3]
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	69b8      	ldr	r0, [r7, #24]
 8002c12:	69f9      	ldr	r1, [r7, #28]
 8002c14:	f7fd fbec 	bl	80003f0 <__aeabi_uldivmod>
 8002c18:	0002      	movs	r2, r0
 8002c1a:	000b      	movs	r3, r1
 8002c1c:	0e11      	lsrs	r1, r2, #24
 8002c1e:	021d      	lsls	r5, r3, #8
 8002c20:	430d      	orrs	r5, r1
 8002c22:	0214      	lsls	r4, r2, #8
 8002c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	085b      	lsrs	r3, r3, #1
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68b8      	ldr	r0, [r7, #8]
 8002c32:	68f9      	ldr	r1, [r7, #12]
 8002c34:	1900      	adds	r0, r0, r4
 8002c36:	4169      	adcs	r1, r5
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	607b      	str	r3, [r7, #4]
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f7fd fbd3 	bl	80003f0 <__aeabi_uldivmod>
 8002c4a:	0002      	movs	r2, r0
 8002c4c:	000b      	movs	r3, r1
 8002c4e:	0013      	movs	r3, r2
 8002c50:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c54:	23c0      	movs	r3, #192	@ 0xc0
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d309      	bcc.n	8002c70 <UART_SetConfig+0x398>
 8002c5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c5e:	2380      	movs	r3, #128	@ 0x80
 8002c60:	035b      	lsls	r3, r3, #13
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d204      	bcs.n	8002c70 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	e0d6      	b.n	8002e1e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002c70:	231a      	movs	r3, #26
 8002c72:	2220      	movs	r2, #32
 8002c74:	189b      	adds	r3, r3, r2
 8002c76:	19db      	adds	r3, r3, r7
 8002c78:	2201      	movs	r2, #1
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	e0cf      	b.n	8002e1e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	2380      	movs	r3, #128	@ 0x80
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d000      	beq.n	8002c8c <UART_SetConfig+0x3b4>
 8002c8a:	e070      	b.n	8002d6e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002c8c:	231b      	movs	r3, #27
 8002c8e:	2220      	movs	r2, #32
 8002c90:	189b      	adds	r3, r3, r2
 8002c92:	19db      	adds	r3, r3, r7
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d015      	beq.n	8002cc6 <UART_SetConfig+0x3ee>
 8002c9a:	dc18      	bgt.n	8002cce <UART_SetConfig+0x3f6>
 8002c9c:	2b04      	cmp	r3, #4
 8002c9e:	d00d      	beq.n	8002cbc <UART_SetConfig+0x3e4>
 8002ca0:	dc15      	bgt.n	8002cce <UART_SetConfig+0x3f6>
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <UART_SetConfig+0x3d4>
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d005      	beq.n	8002cb6 <UART_SetConfig+0x3de>
 8002caa:	e010      	b.n	8002cce <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cac:	f7ff f80a 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002cb4:	e014      	b.n	8002ce0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cb6:	4b66      	ldr	r3, [pc, #408]	@ (8002e50 <UART_SetConfig+0x578>)
 8002cb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002cba:	e011      	b.n	8002ce0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cbc:	f7fe ff76 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002cc4:	e00c      	b.n	8002ce0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cc6:	2380      	movs	r3, #128	@ 0x80
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ccc:	e008      	b.n	8002ce0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002cd2:	231a      	movs	r3, #26
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	189b      	adds	r3, r3, r2
 8002cd8:	19db      	adds	r3, r3, r7
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
        break;
 8002cde:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d100      	bne.n	8002ce8 <UART_SetConfig+0x410>
 8002ce6:	e09a      	b.n	8002e1e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cec:	4b57      	ldr	r3, [pc, #348]	@ (8002e4c <UART_SetConfig+0x574>)
 8002cee:	0052      	lsls	r2, r2, #1
 8002cf0:	5ad3      	ldrh	r3, [r2, r3]
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002cf6:	f7fd fa05 	bl	8000104 <__udivsi3>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	005a      	lsls	r2, r3, #1
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	085b      	lsrs	r3, r3, #1
 8002d04:	18d2      	adds	r2, r2, r3
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	0019      	movs	r1, r3
 8002d0c:	0010      	movs	r0, r2
 8002d0e:	f7fd f9f9 	bl	8000104 <__udivsi3>
 8002d12:	0003      	movs	r3, r0
 8002d14:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d18:	2b0f      	cmp	r3, #15
 8002d1a:	d921      	bls.n	8002d60 <UART_SetConfig+0x488>
 8002d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d1e:	2380      	movs	r3, #128	@ 0x80
 8002d20:	025b      	lsls	r3, r3, #9
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d21c      	bcs.n	8002d60 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	200e      	movs	r0, #14
 8002d2c:	2420      	movs	r4, #32
 8002d2e:	1903      	adds	r3, r0, r4
 8002d30:	19db      	adds	r3, r3, r7
 8002d32:	210f      	movs	r1, #15
 8002d34:	438a      	bics	r2, r1
 8002d36:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d3a:	085b      	lsrs	r3, r3, #1
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2207      	movs	r2, #7
 8002d40:	4013      	ands	r3, r2
 8002d42:	b299      	uxth	r1, r3
 8002d44:	1903      	adds	r3, r0, r4
 8002d46:	19db      	adds	r3, r3, r7
 8002d48:	1902      	adds	r2, r0, r4
 8002d4a:	19d2      	adds	r2, r2, r7
 8002d4c:	8812      	ldrh	r2, [r2, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	1902      	adds	r2, r0, r4
 8002d58:	19d2      	adds	r2, r2, r7
 8002d5a:	8812      	ldrh	r2, [r2, #0]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	e05e      	b.n	8002e1e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002d60:	231a      	movs	r3, #26
 8002d62:	2220      	movs	r2, #32
 8002d64:	189b      	adds	r3, r3, r2
 8002d66:	19db      	adds	r3, r3, r7
 8002d68:	2201      	movs	r2, #1
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	e057      	b.n	8002e1e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d6e:	231b      	movs	r3, #27
 8002d70:	2220      	movs	r2, #32
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	19db      	adds	r3, r3, r7
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	d015      	beq.n	8002da8 <UART_SetConfig+0x4d0>
 8002d7c:	dc18      	bgt.n	8002db0 <UART_SetConfig+0x4d8>
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d00d      	beq.n	8002d9e <UART_SetConfig+0x4c6>
 8002d82:	dc15      	bgt.n	8002db0 <UART_SetConfig+0x4d8>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <UART_SetConfig+0x4b6>
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d005      	beq.n	8002d98 <UART_SetConfig+0x4c0>
 8002d8c:	e010      	b.n	8002db0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d8e:	f7fe ff99 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002d92:	0003      	movs	r3, r0
 8002d94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d96:	e014      	b.n	8002dc2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d98:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <UART_SetConfig+0x578>)
 8002d9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d9c:	e011      	b.n	8002dc2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d9e:	f7fe ff05 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002da2:	0003      	movs	r3, r0
 8002da4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002da6:	e00c      	b.n	8002dc2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002da8:	2380      	movs	r3, #128	@ 0x80
 8002daa:	021b      	lsls	r3, r3, #8
 8002dac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002dae:	e008      	b.n	8002dc2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002db4:	231a      	movs	r3, #26
 8002db6:	2220      	movs	r2, #32
 8002db8:	189b      	adds	r3, r3, r2
 8002dba:	19db      	adds	r3, r3, r7
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	701a      	strb	r2, [r3, #0]
        break;
 8002dc0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d02a      	beq.n	8002e1e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8002e4c <UART_SetConfig+0x574>)
 8002dce:	0052      	lsls	r2, r2, #1
 8002dd0:	5ad3      	ldrh	r3, [r2, r3]
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002dd6:	f7fd f995 	bl	8000104 <__udivsi3>
 8002dda:	0003      	movs	r3, r0
 8002ddc:	001a      	movs	r2, r3
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	085b      	lsrs	r3, r3, #1
 8002de4:	18d2      	adds	r2, r2, r3
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	0019      	movs	r1, r3
 8002dec:	0010      	movs	r0, r2
 8002dee:	f7fd f989 	bl	8000104 <__udivsi3>
 8002df2:	0003      	movs	r3, r0
 8002df4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df8:	2b0f      	cmp	r3, #15
 8002dfa:	d90a      	bls.n	8002e12 <UART_SetConfig+0x53a>
 8002dfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dfe:	2380      	movs	r3, #128	@ 0x80
 8002e00:	025b      	lsls	r3, r3, #9
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d205      	bcs.n	8002e12 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	60da      	str	r2, [r3, #12]
 8002e10:	e005      	b.n	8002e1e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002e12:	231a      	movs	r3, #26
 8002e14:	2220      	movs	r2, #32
 8002e16:	189b      	adds	r3, r3, r2
 8002e18:	19db      	adds	r3, r3, r7
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	226a      	movs	r2, #106	@ 0x6a
 8002e22:	2101      	movs	r1, #1
 8002e24:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	2268      	movs	r2, #104	@ 0x68
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	2200      	movs	r2, #0
 8002e32:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e36:	2200      	movs	r2, #0
 8002e38:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002e3a:	231a      	movs	r3, #26
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	189b      	adds	r3, r3, r2
 8002e40:	19db      	adds	r3, r3, r7
 8002e42:	781b      	ldrb	r3, [r3, #0]
}
 8002e44:	0018      	movs	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b010      	add	sp, #64	@ 0x40
 8002e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e4c:	08003688 	.word	0x08003688
 8002e50:	00f42400 	.word	0x00f42400

08002e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e60:	2208      	movs	r2, #8
 8002e62:	4013      	ands	r3, r2
 8002e64:	d00b      	beq.n	8002e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f98 <UART_AdvFeatureConfig+0x144>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	0019      	movs	r1, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	2201      	movs	r2, #1
 8002e84:	4013      	ands	r3, r2
 8002e86:	d00b      	beq.n	8002ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	4a43      	ldr	r2, [pc, #268]	@ (8002f9c <UART_AdvFeatureConfig+0x148>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d00b      	beq.n	8002ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8002fa0 <UART_AdvFeatureConfig+0x14c>)
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d00b      	beq.n	8002ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	4a34      	ldr	r2, [pc, #208]	@ (8002fa4 <UART_AdvFeatureConfig+0x150>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	2210      	movs	r2, #16
 8002eea:	4013      	ands	r3, r2
 8002eec:	d00b      	beq.n	8002f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8002fa8 <UART_AdvFeatureConfig+0x154>)
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	0019      	movs	r1, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d00b      	beq.n	8002f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	4a25      	ldr	r2, [pc, #148]	@ (8002fac <UART_AdvFeatureConfig+0x158>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	2240      	movs	r2, #64	@ 0x40
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d01d      	beq.n	8002f6e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb0 <UART_AdvFeatureConfig+0x15c>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	0019      	movs	r1, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	035b      	lsls	r3, r3, #13
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d10b      	bne.n	8002f6e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4a15      	ldr	r2, [pc, #84]	@ (8002fb4 <UART_AdvFeatureConfig+0x160>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	0019      	movs	r1, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f72:	2280      	movs	r2, #128	@ 0x80
 8002f74:	4013      	ands	r3, r2
 8002f76:	d00b      	beq.n	8002f90 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb8 <UART_AdvFeatureConfig+0x164>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	0019      	movs	r1, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	605a      	str	r2, [r3, #4]
  }
}
 8002f90:	46c0      	nop			@ (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b002      	add	sp, #8
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	ffff7fff 	.word	0xffff7fff
 8002f9c:	fffdffff 	.word	0xfffdffff
 8002fa0:	fffeffff 	.word	0xfffeffff
 8002fa4:	fffbffff 	.word	0xfffbffff
 8002fa8:	ffffefff 	.word	0xffffefff
 8002fac:	ffffdfff 	.word	0xffffdfff
 8002fb0:	ffefffff 	.word	0xffefffff
 8002fb4:	ff9fffff 	.word	0xff9fffff
 8002fb8:	fff7ffff 	.word	0xfff7ffff

08002fbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b092      	sub	sp, #72	@ 0x48
 8002fc0:	af02      	add	r7, sp, #8
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2290      	movs	r2, #144	@ 0x90
 8002fc8:	2100      	movs	r1, #0
 8002fca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fcc:	f7fd fdd8 	bl	8000b80 <HAL_GetTick>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2208      	movs	r2, #8
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d12d      	bne.n	800303e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fe4:	2280      	movs	r2, #128	@ 0x80
 8002fe6:	0391      	lsls	r1, r2, #14
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4a47      	ldr	r2, [pc, #284]	@ (8003108 <UART_CheckIdleState+0x14c>)
 8002fec:	9200      	str	r2, [sp, #0]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f000 f88e 	bl	8003110 <UART_WaitOnFlagUntilTimeout>
 8002ff4:	1e03      	subs	r3, r0, #0
 8002ff6:	d022      	beq.n	800303e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003000:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003002:	2301      	movs	r3, #1
 8003004:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003008:	f383 8810 	msr	PRIMASK, r3
}
 800300c:	46c0      	nop			@ (mov r8, r8)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2180      	movs	r1, #128	@ 0x80
 800301a:	438a      	bics	r2, r1
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003020:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003024:	f383 8810 	msr	PRIMASK, r3
}
 8003028:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2288      	movs	r2, #136	@ 0x88
 800302e:	2120      	movs	r1, #32
 8003030:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2284      	movs	r2, #132	@ 0x84
 8003036:	2100      	movs	r1, #0
 8003038:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e060      	b.n	8003100 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2204      	movs	r2, #4
 8003046:	4013      	ands	r3, r2
 8003048:	2b04      	cmp	r3, #4
 800304a:	d146      	bne.n	80030da <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800304c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800304e:	2280      	movs	r2, #128	@ 0x80
 8003050:	03d1      	lsls	r1, r2, #15
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	4a2c      	ldr	r2, [pc, #176]	@ (8003108 <UART_CheckIdleState+0x14c>)
 8003056:	9200      	str	r2, [sp, #0]
 8003058:	2200      	movs	r2, #0
 800305a:	f000 f859 	bl	8003110 <UART_WaitOnFlagUntilTimeout>
 800305e:	1e03      	subs	r3, r0, #0
 8003060:	d03b      	beq.n	80030da <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003062:	f3ef 8310 	mrs	r3, PRIMASK
 8003066:	60fb      	str	r3, [r7, #12]
  return(result);
 8003068:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800306a:	637b      	str	r3, [r7, #52]	@ 0x34
 800306c:	2301      	movs	r3, #1
 800306e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	f383 8810 	msr	PRIMASK, r3
}
 8003076:	46c0      	nop			@ (mov r8, r8)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4922      	ldr	r1, [pc, #136]	@ (800310c <UART_CheckIdleState+0x150>)
 8003084:	400a      	ands	r2, r1
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800308a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	f383 8810 	msr	PRIMASK, r3
}
 8003092:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003094:	f3ef 8310 	mrs	r3, PRIMASK
 8003098:	61bb      	str	r3, [r7, #24]
  return(result);
 800309a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800309c:	633b      	str	r3, [r7, #48]	@ 0x30
 800309e:	2301      	movs	r3, #1
 80030a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	f383 8810 	msr	PRIMASK, r3
}
 80030a8:	46c0      	nop			@ (mov r8, r8)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2101      	movs	r1, #1
 80030b6:	438a      	bics	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]
 80030ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	228c      	movs	r2, #140	@ 0x8c
 80030ca:	2120      	movs	r1, #32
 80030cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2284      	movs	r2, #132	@ 0x84
 80030d2:	2100      	movs	r1, #0
 80030d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e012      	b.n	8003100 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2288      	movs	r2, #136	@ 0x88
 80030de:	2120      	movs	r1, #32
 80030e0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	228c      	movs	r2, #140	@ 0x8c
 80030e6:	2120      	movs	r1, #32
 80030e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2284      	movs	r2, #132	@ 0x84
 80030fa:	2100      	movs	r1, #0
 80030fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	0018      	movs	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	b010      	add	sp, #64	@ 0x40
 8003106:	bd80      	pop	{r7, pc}
 8003108:	01ffffff 	.word	0x01ffffff
 800310c:	fffffedf 	.word	0xfffffedf

08003110 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	1dfb      	adds	r3, r7, #7
 800311e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003120:	e051      	b.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	3301      	adds	r3, #1
 8003126:	d04e      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003128:	f7fd fd2a 	bl	8000b80 <HAL_GetTick>
 800312c:	0002      	movs	r2, r0
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	429a      	cmp	r2, r3
 8003136:	d302      	bcc.n	800313e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e051      	b.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2204      	movs	r2, #4
 800314a:	4013      	ands	r3, r2
 800314c:	d03b      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d038      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2b40      	cmp	r3, #64	@ 0x40
 8003158:	d035      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	2208      	movs	r2, #8
 8003162:	4013      	ands	r3, r2
 8003164:	2b08      	cmp	r3, #8
 8003166:	d111      	bne.n	800318c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2208      	movs	r2, #8
 800316e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	0018      	movs	r0, r3
 8003174:	f000 f83c 	bl	80031f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2290      	movs	r2, #144	@ 0x90
 800317c:	2108      	movs	r1, #8
 800317e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2284      	movs	r2, #132	@ 0x84
 8003184:	2100      	movs	r1, #0
 8003186:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e02c      	b.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69da      	ldr	r2, [r3, #28]
 8003192:	2380      	movs	r3, #128	@ 0x80
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	401a      	ands	r2, r3
 8003198:	2380      	movs	r3, #128	@ 0x80
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	429a      	cmp	r2, r3
 800319e:	d112      	bne.n	80031c6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2280      	movs	r2, #128	@ 0x80
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	0018      	movs	r0, r3
 80031ae:	f000 f81f 	bl	80031f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2290      	movs	r2, #144	@ 0x90
 80031b6:	2120      	movs	r1, #32
 80031b8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2284      	movs	r2, #132	@ 0x84
 80031be:	2100      	movs	r1, #0
 80031c0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e00f      	b.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	4013      	ands	r3, r2
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	425a      	negs	r2, r3
 80031d6:	4153      	adcs	r3, r2
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	001a      	movs	r2, r3
 80031dc:	1dfb      	adds	r3, r7, #7
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d09e      	beq.n	8003122 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b004      	add	sp, #16
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08e      	sub	sp, #56	@ 0x38
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031f8:	f3ef 8310 	mrs	r3, PRIMASK
 80031fc:	617b      	str	r3, [r7, #20]
  return(result);
 80031fe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003200:	637b      	str	r3, [r7, #52]	@ 0x34
 8003202:	2301      	movs	r3, #1
 8003204:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	f383 8810 	msr	PRIMASK, r3
}
 800320c:	46c0      	nop			@ (mov r8, r8)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4926      	ldr	r1, [pc, #152]	@ (80032b4 <UART_EndRxTransfer+0xc4>)
 800321a:	400a      	ands	r2, r1
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003220:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	f383 8810 	msr	PRIMASK, r3
}
 8003228:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800322a:	f3ef 8310 	mrs	r3, PRIMASK
 800322e:	623b      	str	r3, [r7, #32]
  return(result);
 8003230:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003232:	633b      	str	r3, [r7, #48]	@ 0x30
 8003234:	2301      	movs	r3, #1
 8003236:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	f383 8810 	msr	PRIMASK, r3
}
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	491b      	ldr	r1, [pc, #108]	@ (80032b8 <UART_EndRxTransfer+0xc8>)
 800324c:	400a      	ands	r2, r1
 800324e:	609a      	str	r2, [r3, #8]
 8003250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003252:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003256:	f383 8810 	msr	PRIMASK, r3
}
 800325a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d118      	bne.n	8003296 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003264:	f3ef 8310 	mrs	r3, PRIMASK
 8003268:	60bb      	str	r3, [r7, #8]
  return(result);
 800326a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800326c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800326e:	2301      	movs	r3, #1
 8003270:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f383 8810 	msr	PRIMASK, r3
}
 8003278:	46c0      	nop			@ (mov r8, r8)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2110      	movs	r1, #16
 8003286:	438a      	bics	r2, r1
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	f383 8810 	msr	PRIMASK, r3
}
 8003294:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	228c      	movs	r2, #140	@ 0x8c
 800329a:	2120      	movs	r1, #32
 800329c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b00e      	add	sp, #56	@ 0x38
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	fffffedf 	.word	0xfffffedf
 80032b8:	effffffe 	.word	0xeffffffe

080032bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	225e      	movs	r2, #94	@ 0x5e
 80032ce:	2100      	movs	r1, #0
 80032d0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2256      	movs	r2, #86	@ 0x56
 80032d6:	2100      	movs	r1, #0
 80032d8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff fae7 	bl	80028b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b004      	add	sp, #16
 80032e8:	bd80      	pop	{r7, pc}

080032ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b086      	sub	sp, #24
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032f2:	f3ef 8310 	mrs	r3, PRIMASK
 80032f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80032f8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	2301      	movs	r3, #1
 80032fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f383 8810 	msr	PRIMASK, r3
}
 8003306:	46c0      	nop			@ (mov r8, r8)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2140      	movs	r1, #64	@ 0x40
 8003314:	438a      	bics	r2, r1
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	f383 8810 	msr	PRIMASK, r3
}
 8003322:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2288      	movs	r2, #136	@ 0x88
 8003328:	2120      	movs	r1, #32
 800332a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	0018      	movs	r0, r3
 8003336:	f7ff fab3 	bl	80028a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	46bd      	mov	sp, r7
 800333e:	b006      	add	sp, #24
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b002      	add	sp, #8
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	46bd      	mov	sp, r7
 800335e:	b002      	add	sp, #8
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b002      	add	sp, #8
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2284      	movs	r2, #132	@ 0x84
 8003380:	5c9b      	ldrb	r3, [r3, r2]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_UARTEx_DisableFifoMode+0x16>
 8003386:	2302      	movs	r3, #2
 8003388:	e027      	b.n	80033da <HAL_UARTEx_DisableFifoMode+0x66>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2284      	movs	r2, #132	@ 0x84
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2288      	movs	r2, #136	@ 0x88
 8003396:	2124      	movs	r1, #36	@ 0x24
 8003398:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2101      	movs	r1, #1
 80033ae:	438a      	bics	r2, r1
 80033b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4a0b      	ldr	r2, [pc, #44]	@ (80033e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2288      	movs	r2, #136	@ 0x88
 80033cc:	2120      	movs	r1, #32
 80033ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2284      	movs	r2, #132	@ 0x84
 80033d4:	2100      	movs	r1, #0
 80033d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	0018      	movs	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	b004      	add	sp, #16
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	dfffffff 	.word	0xdfffffff

080033e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2284      	movs	r2, #132	@ 0x84
 80033f6:	5c9b      	ldrb	r3, [r3, r2]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e02e      	b.n	800345e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2284      	movs	r2, #132	@ 0x84
 8003404:	2101      	movs	r1, #1
 8003406:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2288      	movs	r2, #136	@ 0x88
 800340c:	2124      	movs	r1, #36	@ 0x24
 800340e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2101      	movs	r1, #1
 8003424:	438a      	bics	r2, r1
 8003426:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	08d9      	lsrs	r1, r3, #3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	0018      	movs	r0, r3
 8003440:	f000 f854 	bl	80034ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2288      	movs	r2, #136	@ 0x88
 8003450:	2120      	movs	r1, #32
 8003452:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2284      	movs	r2, #132	@ 0x84
 8003458:	2100      	movs	r1, #0
 800345a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	0018      	movs	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	b004      	add	sp, #16
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2284      	movs	r2, #132	@ 0x84
 8003476:	5c9b      	ldrb	r3, [r3, r2]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800347c:	2302      	movs	r3, #2
 800347e:	e02f      	b.n	80034e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2284      	movs	r2, #132	@ 0x84
 8003484:	2101      	movs	r1, #1
 8003486:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2288      	movs	r2, #136	@ 0x88
 800348c:	2124      	movs	r1, #36	@ 0x24
 800348e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2101      	movs	r1, #1
 80034a4:	438a      	bics	r2, r1
 80034a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	4a0e      	ldr	r2, [pc, #56]	@ (80034e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	0018      	movs	r0, r3
 80034c2:	f000 f813 	bl	80034ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2288      	movs	r2, #136	@ 0x88
 80034d2:	2120      	movs	r1, #32
 80034d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2284      	movs	r2, #132	@ 0x84
 80034da:	2100      	movs	r1, #0
 80034dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b004      	add	sp, #16
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	f1ffffff 	.word	0xf1ffffff

080034ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80034ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d108      	bne.n	800350e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	226a      	movs	r2, #106	@ 0x6a
 8003500:	2101      	movs	r1, #1
 8003502:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2268      	movs	r2, #104	@ 0x68
 8003508:	2101      	movs	r1, #1
 800350a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800350c:	e043      	b.n	8003596 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800350e:	260f      	movs	r6, #15
 8003510:	19bb      	adds	r3, r7, r6
 8003512:	2208      	movs	r2, #8
 8003514:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003516:	200e      	movs	r0, #14
 8003518:	183b      	adds	r3, r7, r0
 800351a:	2208      	movs	r2, #8
 800351c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	0e5b      	lsrs	r3, r3, #25
 8003526:	b2da      	uxtb	r2, r3
 8003528:	240d      	movs	r4, #13
 800352a:	193b      	adds	r3, r7, r4
 800352c:	2107      	movs	r1, #7
 800352e:	400a      	ands	r2, r1
 8003530:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	0f5b      	lsrs	r3, r3, #29
 800353a:	b2da      	uxtb	r2, r3
 800353c:	250c      	movs	r5, #12
 800353e:	197b      	adds	r3, r7, r5
 8003540:	2107      	movs	r1, #7
 8003542:	400a      	ands	r2, r1
 8003544:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003546:	183b      	adds	r3, r7, r0
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	197a      	adds	r2, r7, r5
 800354c:	7812      	ldrb	r2, [r2, #0]
 800354e:	4914      	ldr	r1, [pc, #80]	@ (80035a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003550:	5c8a      	ldrb	r2, [r1, r2]
 8003552:	435a      	muls	r2, r3
 8003554:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003556:	197b      	adds	r3, r7, r5
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	4a12      	ldr	r2, [pc, #72]	@ (80035a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800355c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800355e:	0019      	movs	r1, r3
 8003560:	f7fc fe5a 	bl	8000218 <__divsi3>
 8003564:	0003      	movs	r3, r0
 8003566:	b299      	uxth	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	226a      	movs	r2, #106	@ 0x6a
 800356c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800356e:	19bb      	adds	r3, r7, r6
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	193a      	adds	r2, r7, r4
 8003574:	7812      	ldrb	r2, [r2, #0]
 8003576:	490a      	ldr	r1, [pc, #40]	@ (80035a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003578:	5c8a      	ldrb	r2, [r1, r2]
 800357a:	435a      	muls	r2, r3
 800357c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800357e:	193b      	adds	r3, r7, r4
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	4a08      	ldr	r2, [pc, #32]	@ (80035a4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003584:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003586:	0019      	movs	r1, r3
 8003588:	f7fc fe46 	bl	8000218 <__divsi3>
 800358c:	0003      	movs	r3, r0
 800358e:	b299      	uxth	r1, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2268      	movs	r2, #104	@ 0x68
 8003594:	5299      	strh	r1, [r3, r2]
}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b005      	add	sp, #20
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	080036a0 	.word	0x080036a0
 80035a4:	080036a8 	.word	0x080036a8

080035a8 <memset>:
 80035a8:	0003      	movs	r3, r0
 80035aa:	1882      	adds	r2, r0, r2
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d100      	bne.n	80035b2 <memset+0xa>
 80035b0:	4770      	bx	lr
 80035b2:	7019      	strb	r1, [r3, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	e7f9      	b.n	80035ac <memset+0x4>

080035b8 <__libc_init_array>:
 80035b8:	b570      	push	{r4, r5, r6, lr}
 80035ba:	2600      	movs	r6, #0
 80035bc:	4c0c      	ldr	r4, [pc, #48]	@ (80035f0 <__libc_init_array+0x38>)
 80035be:	4d0d      	ldr	r5, [pc, #52]	@ (80035f4 <__libc_init_array+0x3c>)
 80035c0:	1b64      	subs	r4, r4, r5
 80035c2:	10a4      	asrs	r4, r4, #2
 80035c4:	42a6      	cmp	r6, r4
 80035c6:	d109      	bne.n	80035dc <__libc_init_array+0x24>
 80035c8:	2600      	movs	r6, #0
 80035ca:	f000 f819 	bl	8003600 <_init>
 80035ce:	4c0a      	ldr	r4, [pc, #40]	@ (80035f8 <__libc_init_array+0x40>)
 80035d0:	4d0a      	ldr	r5, [pc, #40]	@ (80035fc <__libc_init_array+0x44>)
 80035d2:	1b64      	subs	r4, r4, r5
 80035d4:	10a4      	asrs	r4, r4, #2
 80035d6:	42a6      	cmp	r6, r4
 80035d8:	d105      	bne.n	80035e6 <__libc_init_array+0x2e>
 80035da:	bd70      	pop	{r4, r5, r6, pc}
 80035dc:	00b3      	lsls	r3, r6, #2
 80035de:	58eb      	ldr	r3, [r5, r3]
 80035e0:	4798      	blx	r3
 80035e2:	3601      	adds	r6, #1
 80035e4:	e7ee      	b.n	80035c4 <__libc_init_array+0xc>
 80035e6:	00b3      	lsls	r3, r6, #2
 80035e8:	58eb      	ldr	r3, [r5, r3]
 80035ea:	4798      	blx	r3
 80035ec:	3601      	adds	r6, #1
 80035ee:	e7f2      	b.n	80035d6 <__libc_init_array+0x1e>
 80035f0:	080036b8 	.word	0x080036b8
 80035f4:	080036b8 	.word	0x080036b8
 80035f8:	080036bc 	.word	0x080036bc
 80035fc:	080036b8 	.word	0x080036b8

08003600 <_init>:
 8003600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003606:	bc08      	pop	{r3}
 8003608:	469e      	mov	lr, r3
 800360a:	4770      	bx	lr

0800360c <_fini>:
 800360c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360e:	46c0      	nop			@ (mov r8, r8)
 8003610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003612:	bc08      	pop	{r3}
 8003614:	469e      	mov	lr, r3
 8003616:	4770      	bx	lr
