--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128677 paths analyzed, 405 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.607ns.
--------------------------------------------------------------------------------
Slack:                  6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.541ns (5.709ns logic, 7.832ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  6.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.481ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.481ns (5.680ns logic, 7.801ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  6.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     13.381ns (5.680ns logic, 7.701ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D3      net (fanout=1)        1.613   myGame/myalu/myAdd/n0029[4]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.307ns (5.709ns logic, 7.598ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.256ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D1      net (fanout=1)        1.562   myGame/myalu/myAdd/n0029[3]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.256ns (5.709ns logic, 7.547ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D3      net (fanout=1)        1.613   myGame/myalu/myAdd/n0029[4]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.247ns (5.680ns logic, 7.567ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D1      net (fanout=1)        1.713   myGame/myalu/myAdd/n0029[8]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.236ns (5.709ns logic, 7.527ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.196ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D1      net (fanout=1)        1.562   myGame/myalu/myAdd/n0029[3]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.196ns (5.680ns logic, 7.516ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  6.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y25.A2      net (fanout=1)        1.685   myGame/myalu/myAdd/n0029[13]
    SLICE_X12Y25.A       Tilo                  0.254   M_state_q_FSM_FFd20_2
                                                       myGame/myalu/myAdd/z11
    SLICE_X12Y25.C1      net (fanout=4)        0.555   z10
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.185ns (5.728ns logic, 7.457ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D1      net (fanout=1)        1.713   myGame/myalu/myAdd/n0029[8]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (5.680ns logic, 7.496ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D3      net (fanout=1)        1.613   myGame/myalu/myAdd/n0029[4]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (5.680ns logic, 7.467ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  6.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.D6      net (fanout=14)       1.281   M_myGame_sqc[3]
    SLICE_X17Y21.D       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out31
    SLICE_X16Y22.D2      net (fanout=1)        1.481   M_myRom_out[3]
    SLICE_X16Y22.D       Tilo                  0.254   myGame/M_muxA_out[3]
                                                       myGame/M_muxA_out<3>1
    DSP48_X0Y6.B3        net (fanout=13)       1.293   myGame/M_muxA_out[3]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.137ns (5.704ns logic, 7.433ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y25.A2      net (fanout=1)        1.685   myGame/myalu/myAdd/n0029[13]
    SLICE_X12Y25.A       Tilo                  0.254   M_state_q_FSM_FFd20_2
                                                       myGame/myalu/myAdd/z11
    SLICE_X12Y25.C1      net (fanout=4)        0.555   z10
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.125ns (5.699ns logic, 7.426ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.119ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y27.B1      net (fanout=12)       1.247   M_myRom_out[0]
    SLICE_X17Y27.B       Tilo                  0.259   myGame/myalu/Sh73
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y6.B7        net (fanout=14)       1.288   myGame/M_muxA_out[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.119ns (5.709ns logic, 7.410ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.096ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D1      net (fanout=1)        1.562   myGame/myalu/myAdd/n0029[3]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     13.096ns (5.680ns logic, 7.416ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D3      net (fanout=1)        1.568   myGame/myalu/myAdd/n0029[9]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.091ns (5.709ns logic, 7.382ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.D6      net (fanout=14)       1.281   M_myGame_sqc[3]
    SLICE_X17Y21.D       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out31
    SLICE_X16Y22.D2      net (fanout=1)        1.481   M_myRom_out[3]
    SLICE_X16Y22.D       Tilo                  0.254   myGame/M_muxA_out[3]
                                                       myGame/M_muxA_out<3>1
    DSP48_X0Y6.B3        net (fanout=13)       1.293   myGame/M_muxA_out[3]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (5.675ns logic, 7.402ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.076ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D1      net (fanout=1)        1.713   myGame/myalu/myAdd/n0029[8]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     13.076ns (5.680ns logic, 7.396ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y27.B1      net (fanout=12)       1.247   M_myRom_out[0]
    SLICE_X17Y27.B       Tilo                  0.259   myGame/myalu/Sh73
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y6.B7        net (fanout=14)       1.288   myGame/M_muxA_out[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (5.680ns logic, 7.379ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.031ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D3      net (fanout=1)        1.568   myGame/myalu/myAdd/n0029[9]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (5.680ns logic, 7.351ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.039ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.284 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X17Y21.A5      net (fanout=12)       1.037   M_myGame_sqc[1]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.039ns (5.667ns logic, 7.372ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y25.A2      net (fanout=1)        1.685   myGame/myalu/myAdd/n0029[13]
    SLICE_X12Y25.A       Tilo                  0.254   M_state_q_FSM_FFd20_2
                                                       myGame/myalu/myAdd/z11
    SLICE_X12Y25.C1      net (fanout=4)        0.555   z10
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     13.025ns (5.699ns logic, 7.326ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X19Y25.B4      net (fanout=12)       1.069   M_myRom_out[0]
    SLICE_X19Y25.B       Tilo                  0.259   myGame/muxA/N24
                                                       myGame/muxA/Mmux_out11
    DSP48_X0Y6.B0        net (fanout=14)       1.371   myGame/M_muxA_out[0]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (5.709ns logic, 7.315ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.997ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X16Y27.B2      net (fanout=12)       1.249   M_myRom_out[0]
    SLICE_X16Y27.B       Tilo                  0.254   myGame/M_muxA_out[11]
                                                       myGame/muxA/Mmux_out31
    DSP48_X0Y6.B11       net (fanout=13)       1.169   myGame/M_muxA_out[11]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.997ns (5.704ns logic, 7.293ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.996ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M10       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y25.A1      net (fanout=1)        1.496   myGame/myalu/myAdd/n0029[10]
    SLICE_X12Y25.A       Tilo                  0.254   M_state_q_FSM_FFd20_2
                                                       myGame/myalu/myAdd/z11
    SLICE_X12Y25.C1      net (fanout=4)        0.555   z10
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (5.728ns logic, 7.268ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.991ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D6      net (fanout=1)        1.297   myGame/myalu/myAdd/n0029[1]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.991ns (5.709ns logic, 7.282ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.284 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y25.D4      net (fanout=1)        1.458   myGame/myalu/myAdd/n0029[6]
    SLICE_X14Y25.D       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z9
    SLICE_X12Y25.C3      net (fanout=4)        0.597   z8
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X19Y23.BX      net (fanout=3)        0.763   M_state_q_FSM_FFd20-In
    SLICE_X19Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (5.709ns logic, 7.272ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.D6      net (fanout=14)       1.281   M_myGame_sqc[3]
    SLICE_X17Y21.D       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out31
    SLICE_X16Y22.D2      net (fanout=1)        1.481   M_myRom_out[3]
    SLICE_X16Y22.D       Tilo                  0.254   myGame/M_muxA_out[3]
                                                       myGame/M_muxA_out<3>1
    DSP48_X0Y6.B3        net (fanout=13)       1.293   myGame/M_muxA_out[3]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.AX      net (fanout=3)        0.632   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_1
    -------------------------------------------------  ---------------------------
    Total                                     12.977ns (5.675ns logic, 7.302ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.979ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X17Y21.A5      net (fanout=12)       1.037   M_myGame_sqc[1]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X17Y30.B2      net (fanout=12)       1.486   M_myRom_out[0]
    SLICE_X17Y30.B       Tilo                  0.259   myGame/myalu/N84
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y6.B13       net (fanout=13)       1.471   myGame/M_muxA_out[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     12.979ns (5.638ns logic, 7.341ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd20_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.964ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X17Y21.A3      net (fanout=14)       1.497   M_myGame_sqc[3]
    SLICE_X17Y21.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X19Y25.B4      net (fanout=12)       1.069   M_myRom_out[0]
    SLICE_X19Y25.B       Tilo                  0.259   myGame/muxA/N24
                                                       myGame/muxA/Mmux_out11
    DSP48_X0Y6.B0        net (fanout=14)       1.371   myGame/M_muxA_out[0]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X14Y24.D2      net (fanout=1)        1.847   myGame/myalu/myAdd/n0029[2]
    SLICE_X14Y24.D       Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X12Y25.C2      net (fanout=4)        0.768   z9
    SLICE_X12Y25.CMUX    Tilo                  0.430   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20-In1_G
                                                       M_state_q_FSM_FFd20-In1
    SLICE_X12Y25.DX      net (fanout=3)        0.732   M_state_q_FSM_FFd20-In
    SLICE_X12Y25.CLK     Tdick                 0.085   M_state_q_FSM_FFd20_2
                                                       M_state_q_FSM_FFd20_2
    -------------------------------------------------  ---------------------------
    Total                                     12.964ns (5.680ns logic, 7.284ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20_2/CLK
  Logical resource: M_state_q_FSM_FFd20_1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20_2/CLK
  Logical resource: M_state_q_FSM_FFd20_2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd25/CLK
  Logical resource: M_state_q_FSM_FFd25/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[27]/SR
  Logical resource: M_counter_q_8/SR
  Location pin: SLICE_X16Y29.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[15]/CLK
  Logical resource: myGame/board/M_reg_q_14/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_myGame_display[15]/SR
  Logical resource: myGame/board/M_reg_q_14/SR
  Location pin: SLICE_X16Y32.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[15]/CLK
  Logical resource: myGame/board/M_reg_q_15/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_12/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_myGame_display[5]/SR
  Logical resource: myGame/board/M_reg_q_12/SR
  Location pin: SLICE_X20Y29.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_3/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_6/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_myGame_display[5]/SR
  Logical resource: myGame/board/M_reg_q_6/SR
  Location pin: SLICE_X20Y29.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_4/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_5/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_sequence_out[15]/SR
  Logical resource: myGame/sequence/M_reg_q_4/SR
  Location pin: SLICE_X18Y32.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_0/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_1/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_2/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_1/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_2/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X18Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd17/CLK
  Logical resource: M_state_q_FSM_FFd16/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.607|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 128677 paths, 0 nets, and 1636 connections

Design statistics:
   Minimum period:  13.607ns{1}   (Maximum frequency:  73.492MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 11:52:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



