;redcode
;assert 1
	SPL 0, -815
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 90, 9
	ADD @127, 106
	SUB 12, <-10
	CMP -900, <90
	SPL 701
	SPL 200, #2
	SUB 3, @20
	SUB @0, @2
	ADD 3, @20
	SUB @13, 0
	SUB #620, -100
	SPL 200, #2
	SUB @13, 0
	SUB @-487, @106
	SUB @121, 103
	ADD 90, 9
	ADD @113, 800
	SUB 3, @20
	SUB 3, @20
	CMP 3, @20
	SUB @0, @2
	JMP @100, 9
	SLT 621, -500
	SUB @-487, @106
	SUB @113, 800
	MOV -77, <120
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SLT 90, 9
	SPL 200, #2
	SUB @0, @2
	SUB 0, -815
	SLT 621, -500
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @-487, @106
	SUB 3, @-20
	JMN 621, -500
	SPL 0, -815
	CMP -232, <-120
	JMP @12, #200
