Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  6 05:44:53 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: aud0/sclk_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: clk_20kHz/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu0/clk0/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu_button0/clk0/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: morse0/clkslow/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: morse0/morse_anode_disp0/clock_200/clk_out_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: morse0/practice0/slowslow_clk/clk_out_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: morse0/timed0/slowslow_5clk/clk_out_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: poly_top1/clk0/clk_out_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: poly_top1/clk6p25m/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: poly_top1/db0/clk0/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d2/Q_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: spectrogram_top0/clock_20M/clk_out_reg/Q (HIGH)

 There are 1181 register/latch pins with no clock driven by root clock pin: spectrogram_top0/clock_20k/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: spectrogram_top0/freq_disp/clock_200/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3749 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.221        0.000                      0                 1061        0.098        0.000                      0                 1061        4.500        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.221        0.000                      0                 1061        0.098        0.000                      0                 1061        4.500        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.014ns (19.258%)  route 4.251ns (80.742%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.822    10.350    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X39Y19         FDSE                                         r  morse0/timed0/led_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X39Y19         FDSE                                         r  morse0/timed0/led_reg[4]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y19         FDSE (Setup_fdse_C_S)       -0.429    14.571    morse0/timed0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDSE (Setup_fdse_C_S)       -0.524    14.476    morse0/timed0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDSE (Setup_fdse_C_S)       -0.524    14.476    morse0/timed0/led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDSE (Setup_fdse_C_S)       -0.524    14.476    morse0/timed0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDSE (Setup_fdse_C_S)       -0.524    14.476    morse0/timed0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y20         FDSE                                         r  morse0/timed0/led_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDSE (Setup_fdse_C_S)       -0.524    14.476    morse0/timed0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[13]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDSE (Setup_fdse_C_S)       -0.429    14.571    morse0/timed0/led_reg[13]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[14]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDSE (Setup_fdse_C_S)       -0.429    14.571    morse0/timed0/led_reg[14]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDSE (Setup_fdse_C_S)       -0.429    14.571    morse0/timed0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 morse0/character_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.014ns (19.813%)  route 4.104ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.563     5.084    morse0/BASYS_CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  morse0/character_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  morse0/character_reg[4]/Q
                         net (fo=64, routed)          1.135     6.737    morse0/timed0/Q[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  morse0/timed0/char_byte[4]_i_1/O
                         net (fo=3, routed)           0.670     7.532    morse0/timed0/char_byte[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  morse0/timed0/timeup_i_8/O
                         net (fo=1, routed)           0.639     8.295    morse0/timed0/timeup_i_8_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.419 r  morse0/timed0/timeup_i_3/O
                         net (fo=2, routed)           0.984     9.403    morse0/timed0/led0
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.527 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.675    10.202    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434    14.775    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X39Y20         FDSE                                         r  morse0/timed0/led_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDSE (Setup_fdse_C_S)       -0.429    14.571    morse0/timed0/led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  poly_top1/clk6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.738    poly_top1/clk6p25m/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  poly_top1/clk6p25m/count_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.894    poly_top1/clk6p25m/count_reg[4]_i_1__9_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  poly_top1/clk6p25m/count_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.947    poly_top1/clk6p25m/count_reg[8]_i_1__9_n_7
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    poly_top1/clk6p25m/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk_20kHz/count_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_20kHz/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_20kHz/count_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk_20kHz/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk_20kHz/count_reg[4]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  clk_20kHz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clk_20kHz/count_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_20kHz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 spectrogram_top0/clock_20M/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrogram_top0/clock_20M/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.446    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  spectrogram_top0/clock_20M/count_reg[10]/Q
                         net (fo=3, routed)           0.138     1.748    spectrogram_top0/clock_20M/count_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  spectrogram_top0/clock_20M/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    spectrogram_top0/clock_20M/count_reg[8]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.957 r  spectrogram_top0/clock_20M/count_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.957    spectrogram_top0/clock_20M/count_reg[12]_i_1__3_n_7
    SLICE_X34Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     1.957    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[12]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    spectrogram_top0/clock_20M/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  poly_top1/clk6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.738    poly_top1/clk6p25m/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  poly_top1/clk6p25m/count_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.894    poly_top1/clk6p25m/count_reg[4]_i_1__9_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  poly_top1/clk6p25m/count_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.960    poly_top1/clk6p25m/count_reg[8]_i_1__9_n_5
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    poly_top1/clk6p25m/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk_20kHz/count_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_20kHz/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_20kHz/count_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk_20kHz/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clk_20kHz/count_reg[4]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  clk_20kHz/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clk_20kHz/count_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_20kHz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 spectrogram_top0/clock_20M/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrogram_top0/clock_20M/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.446    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  spectrogram_top0/clock_20M/count_reg[10]/Q
                         net (fo=3, routed)           0.138     1.748    spectrogram_top0/clock_20M/count_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  spectrogram_top0/clock_20M/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    spectrogram_top0/clock_20M/count_reg[8]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.970 r  spectrogram_top0/clock_20M/count_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.970    spectrogram_top0/clock_20M/count_reg[12]_i_1__3_n_5
    SLICE_X34Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     1.957    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[14]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    spectrogram_top0/clock_20M/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 morse0/practice0/slowslow_clk/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/practice0/slowslow_clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.945%)  route 0.145ns (29.055%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.448    morse0/practice0/slowslow_clk/BASYS_CLK_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  morse0/practice0/slowslow_clk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  morse0/practice0/slowslow_clk/count_reg[14]/Q
                         net (fo=3, routed)           0.145     1.734    morse0/practice0/slowslow_clk/count_reg[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  morse0/practice0/slowslow_clk/count_reg[12]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.895    morse0/practice0/slowslow_clk/count_reg[12]_i_1__12_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  morse0/practice0/slowslow_clk/count_reg[16]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.949    morse0/practice0/slowslow_clk/count_reg[16]_i_1__12_n_7
    SLICE_X44Y50         FDRE                                         r  morse0/practice0/slowslow_clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     1.960    morse0/practice0/slowslow_clk/BASYS_CLK_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  morse0/practice0/slowslow_clk/count_reg[16]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    morse0/practice0/slowslow_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  poly_top1/clk6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.738    poly_top1/clk6p25m/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  poly_top1/clk6p25m/count_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.894    poly_top1/clk6p25m/count_reg[4]_i_1__9_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  poly_top1/clk6p25m/count_reg[8]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     1.983    poly_top1/clk6p25m/count_reg[8]_i_1__9_n_6
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    poly_top1/clk6p25m/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  poly_top1/clk6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.738    poly_top1/clk6p25m/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  poly_top1/clk6p25m/count_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.894    poly_top1/clk6p25m/count_reg[4]_i_1__9_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  poly_top1/clk6p25m/count_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.985    poly_top1/clk6p25m/count_reg[8]_i_1__9_n_4
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    poly_top1/clk6p25m/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  poly_top1/clk6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.738    poly_top1/clk6p25m/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  poly_top1/clk6p25m/count_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.894    poly_top1/clk6p25m/count_reg[4]_i_1__9_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  poly_top1/clk6p25m/count_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.934    poly_top1/clk6p25m/count_reg[8]_i_1__9_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  poly_top1/clk6p25m/count_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.987    poly_top1/clk6p25m/count_reg[12]_i_1__9_n_7
    SLICE_X42Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    poly_top1/clk6p25m/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  BASYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    aud0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67    aud0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67    aud0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    aud0/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    aud0/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    aud0/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    aud0/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    aud0/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    aud0/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   menu0/clk0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   menu0/clk0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   menu0/clk0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   menu0/clk0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   menu0/clk0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   menu0/clk0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   menu0/clk0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   menu0/clk0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   menu0/clk0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   menu0/clk0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   clk6p25m/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   clk6p25m/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk6p25m/count_reg[19]/C



