<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/userlib/RUR_STM_F4Lib/DMA.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_380057f3c706ea250cd9d6d7d9256e92.html">userlib</a></li><li class="navelem"><a class="el" href="dir_d5ab0005fb99c599675e710428c06e58.html">RUR_STM_F4Lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">DMA.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="_d_m_a_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;<a class="code" href="_r_u_r___s_t_m___f4_lib_2_d_m_a_8hpp.html">RUR_STM_F4Lib/DMA.hpp</a>&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="util_8hpp.html">RUR_STM_CommonLib/util/util.hpp</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="_r_u_r___s_t_m___f4_lib_2_n_v_i_c_8hpp.html">RUR_STM_F4Lib/NVIC.hpp</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespace_f4.html">F4</a> {</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>std::map&lt;std::tuple&lt;uintptr_t, peripheral::dma::InterruptType&gt;, std::function&lt;void()&gt;&gt; DMAMethod::interruptMap;</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="class_f4_1_1_d_m_a_method.html#afa15fc94e55624623417502abb274e9f">   19</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#afa15fc94e55624623417502abb274e9f">DMAMethod::config</a>(<a class="code hl_enumeration" href="namespaceperipheral_1_1dma.html#ae356baf2aedfbd1137ecba98cb4d52d2">peripheral::dma::Direction</a> direction,</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>                 uintptr_t periphAddr,</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>                 uintptr_t memoryAddr,</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>                 std::size_t bufferSize,</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>                 std::size_t dataSize,</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>                 <a class="code hl_enumeration" href="namespaceperipheral_1_1dma.html#addf61d76cfbfa10e46bad083a09555d8">peripheral::dma::Mode</a> mode,</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>                 std::optional&lt;peripheral::dma::InterruptType&gt; interrupt) {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    bufSize = bufferSize;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    periphInfo.enableClock();</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <a class="code hl_function" href="group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a>(periphInfo.splPtr(), <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <a class="code hl_function" href="group___d_m_a.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a>(periphInfo.splPtr());</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <a class="code hl_struct" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> settings;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <a class="code hl_function" href="group___d_m_a.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a>(&amp;settings);</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_Channel</a>            = channel;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a> = <span class="keyword">static_cast&lt;</span>uint32_t<span class="keyword">&gt;</span>(periphAddr);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb">DMA_Memory0BaseAddr</a>    = <span class="keyword">static_cast&lt;</span>uint32_t<span class="keyword">&gt;</span>(memoryAddr);</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a>                = <a class="code hl_function" href="namespaceutil.html#adeaf46ba502907b9967e63d06e77c5e3">util::enumToReg</a>(direction, <a class="code hl_define" href="group___d_m_a__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a>, <a class="code hl_define" href="group___d_m_a__data__transfer__direction.html#gae1e6aa2722beb09b5be7140205244986">DMA_DIR_MemoryToPeripheral</a>);</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>         = bufferSize;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a>      = <a class="code hl_define" href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a>          = <a class="code hl_define" href="group___d_m_a__memory__incremented__mode.html#ga4e8cb23d039c74bbbf365d7678835bbb">DMA_MemoryInc_Enable</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a>               = <a class="code hl_function" href="namespaceutil.html#adeaf46ba502907b9967e63d06e77c5e3">util::enumToReg</a>(mode, <a class="code hl_define" href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>, <a class="code hl_define" href="group___d_m_a__circular__normal__mode.html#ga36327b14c302098fbc5823ac3f1ae020">DMA_Mode_Circular</a>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a>           = <a class="code hl_define" href="group___d_m_a__priority__level.html#gadccd2f8b2ac24ba4fd485dd5b9b48671">DMA_Priority_VeryHigh</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_FIFOMode</a>           = <a class="code hl_define" href="group___d_m_a__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_FIFOThreshold</a>      = <a class="code hl_define" href="group___d_m_a__fifo__threshold__level.html#ga9f1008e0df7d41d910ed89d7e0872e69">DMA_FIFOThreshold_Full</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_MemoryBurst</a>        = <a class="code hl_define" href="group___d_m_a__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_PeripheralBurst</a>    = <a class="code hl_define" href="group___d_m_a__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    uint32_t dataSizeReg = 0;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keywordflow">switch</span> (dataSize) {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        dataSizeReg = <a class="code hl_define" href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        dataSizeReg = <a class="code hl_define" href="group___d_m_a__peripheral__data__size.html#gab1988e5005ee65c261018f62866e4585">DMA_PeripheralDataSize_HalfWord</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>        dataSizeReg = <a class="code hl_define" href="group___d_m_a__peripheral__data__size.html#ga516ea7a40945d8325fe73e079b245ea1">DMA_PeripheralDataSize_Word</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    }</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a> = dataSizeReg;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    settings.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a>     = dataSizeReg;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_function" href="group___d_m_a.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a>(periphInfo.splPtr(), &amp;settings);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">if</span> (interrupt) {</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <a class="code hl_function" href="group___d_m_a.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a>(periphInfo.splPtr(), <a class="code hl_function" href="namespaceutil.html#adeaf46ba502907b9967e63d06e77c5e3">util::enumToReg</a>(*interrupt, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>), <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    }</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_function" href="group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a>(periphInfo.splPtr(), <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>}</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="class_f4_1_1_d_m_a_method.html#ad1c60ebcdbb8e36f0838f2e2f2f3d973">   73</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ad1c60ebcdbb8e36f0838f2e2f2f3d973">DMAMethod::configIT</a>(<a class="code hl_enumeration" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1">peripheral::dma::InterruptType</a> itType, uint8_t priority, std::function&lt;<span class="keywordtype">void</span>()&gt; handler) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keyword">auto</span> tmp = std::make_tuple(periphInfo.baseAddr, itType);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    interruptMap.insert(std::make_pair(tmp, handler));</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_function" href="class_f4_1_1_interrupt.html#a8eff04719cb018ea8371cb82d4ba7aa3">Interrupt::config</a>(irqn(), priority);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>}</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="class_f4_1_1_d_m_a_method.html#a711ad99b507e14e653a8497ca64044d8">   80</a></span>std::size_t <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#a711ad99b507e14e653a8497ca64044d8">DMAMethod::nextTransmitDataPos</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keywordflow">return</span> bufSize - <a class="code hl_function" href="group___d_m_a.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a>(periphInfo.splPtr());</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>}</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">   84</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">DMAMethod::interruptHandler</a>(uintptr_t stream, <a class="code hl_enumeration" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1">peripheral::dma::InterruptType</a> itType) {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="keyword">auto</span> tmp = std::make_tuple(stream, itType);</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keywordflow">if</span> (interruptMap.count(tmp)) {</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        interruptMap[tmp]();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    }</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>}</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> DMAMethod::irqn()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keywordflow">switch</span> (periphInfo.baseAddr) {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>: <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>: <span class="keywordflow">return</span> DMA1_Stream7_IRQn;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream0_IRQn;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream1_IRQn;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream2_IRQn;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream3_IRQn;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream4_IRQn;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream5_IRQn;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream6_IRQn;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>: <span class="keywordflow">return</span> DMA2_Stream7_IRQn;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    }</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">while</span> (<span class="keyword">true</span>) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>}</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>}  <span class="comment">// namespace F4</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream0_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be">DMA_IT_TCIF0</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be">DMA_IT_TCIF0</a>);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2">DMA_IT_HTIF0</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2">DMA_IT_HTIF0</a>);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    }</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream1_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879">DMA_IT_TCIF1</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879">DMA_IT_TCIF1</a>);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    }</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da">DMA_IT_HTIF1</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da">DMA_IT_HTIF1</a>);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>}</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream2_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86">DMA_IT_TCIF2</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86">DMA_IT_TCIF2</a>);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c">DMA_IT_HTIF2</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c">DMA_IT_HTIF2</a>);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    }</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>}</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream3_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d">DMA_IT_TCIF3</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d">DMA_IT_TCIF3</a>);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    }</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329">DMA_IT_HTIF3</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329">DMA_IT_HTIF3</a>);</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    }</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream4_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5">DMA_IT_TCIF4</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5">DMA_IT_TCIF4</a>);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d">DMA_IT_HTIF4</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d">DMA_IT_HTIF4</a>);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    }</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>}</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream5_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176">DMA_IT_TCIF5</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176">DMA_IT_TCIF5</a>);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1">DMA_IT_HTIF5</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1">DMA_IT_HTIF5</a>);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    }</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>}</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream6_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4">DMA_IT_TCIF6</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4">DMA_IT_TCIF6</a>);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f">DMA_IT_HTIF6</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f">DMA_IT_HTIF6</a>);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    }</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>}</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA1_Stream7_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42">DMA_IT_TCIF7</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42">DMA_IT_TCIF7</a>);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    }</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501">DMA_IT_HTIF7</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501">DMA_IT_HTIF7</a>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    }</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>}</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream0_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be">DMA_IT_TCIF0</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be">DMA_IT_TCIF0</a>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    }</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2">DMA_IT_HTIF0</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2">DMA_IT_HTIF0</a>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    }</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>}</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream1_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879">DMA_IT_TCIF1</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879">DMA_IT_TCIF1</a>);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da">DMA_IT_HTIF1</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da">DMA_IT_HTIF1</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    }</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>}</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream2_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86">DMA_IT_TCIF2</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86">DMA_IT_TCIF2</a>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c">DMA_IT_HTIF2</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c">DMA_IT_HTIF2</a>);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    }</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>}</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream3_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d">DMA_IT_TCIF3</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d">DMA_IT_TCIF3</a>);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    }</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329">DMA_IT_HTIF3</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329">DMA_IT_HTIF3</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    }</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>}</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream4_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5">DMA_IT_TCIF4</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5">DMA_IT_TCIF4</a>);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    }</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d">DMA_IT_HTIF4</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d">DMA_IT_HTIF4</a>);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    }</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>}</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream5_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176">DMA_IT_TCIF5</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176">DMA_IT_TCIF5</a>);</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    }</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1">DMA_IT_HTIF5</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1">DMA_IT_HTIF5</a>);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    }</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>}</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream6_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4">DMA_IT_TCIF6</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4">DMA_IT_TCIF6</a>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f">DMA_IT_HTIF6</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f">DMA_IT_HTIF6</a>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>}</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><a class="code hl_function" href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a>((weak)) <span class="keywordtype">void</span> DMA2_Stream7_IRQHandler(<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42">DMA_IT_TCIF7</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a>);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42">DMA_IT_TCIF7</a>);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501">DMA_IT_HTIF7</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        <a class="code hl_function" href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a>(<a class="code hl_define" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>, <a class="code hl_enumvalue" href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a>);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        <a class="code hl_function" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>, <a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501">DMA_IT_HTIF7</a>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    }</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>}</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>}  <span class="comment">// extern &quot;C&quot;</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>}  <span class="comment">// namespace</span></div>
<div class="ttc" id="a_r_u_r___s_t_m___f4_lib_2_d_m_a_8hpp_html"><div class="ttname"><a href="_r_u_r___s_t_m___f4_lib_2_d_m_a_8hpp.html">DMA.hpp</a></div></div>
<div class="ttc" id="a_r_u_r___s_t_m___f4_lib_2_n_v_i_c_8hpp_html"><div class="ttname"><a href="_r_u_r___s_t_m___f4_lib_2_n_v_i_c_8hpp.html">NVIC.hpp</a></div></div>
<div class="ttc" id="aclass_f4_1_1_d_m_a_method_html_a711ad99b507e14e653a8497ca64044d8"><div class="ttname"><a href="class_f4_1_1_d_m_a_method.html#a711ad99b507e14e653a8497ca64044d8">F4::DMAMethod::nextTransmitDataPos</a></div><div class="ttdeci">std::size_t nextTransmitDataPos() const override</div><div class="ttdoc"></div><div class="ttdef"><b>Definition:</b> <a href="_d_m_a_8cpp_source.html#l00080">DMA.cpp:80</a></div></div>
<div class="ttc" id="aclass_f4_1_1_d_m_a_method_html_ab65264d4d4d07f6cb3c20b106a300519"><div class="ttname"><a href="class_f4_1_1_d_m_a_method.html#ab65264d4d4d07f6cb3c20b106a300519">F4::DMAMethod::interruptHandler</a></div><div class="ttdeci">static void interruptHandler(uintptr_t stream, peripheral::dma::InterruptType itType)</div><div class="ttdef"><b>Definition:</b> <a href="_d_m_a_8cpp_source.html#l00084">DMA.cpp:84</a></div></div>
<div class="ttc" id="aclass_f4_1_1_d_m_a_method_html_ad1c60ebcdbb8e36f0838f2e2f2f3d973"><div class="ttname"><a href="class_f4_1_1_d_m_a_method.html#ad1c60ebcdbb8e36f0838f2e2f2f3d973">F4::DMAMethod::configIT</a></div><div class="ttdeci">bool configIT(peripheral::dma::InterruptType itType, uint8_t priority, std::function&lt; void()&gt; handler) override</div><div class="ttdoc"></div><div class="ttdef"><b>Definition:</b> <a href="_d_m_a_8cpp_source.html#l00073">DMA.cpp:73</a></div></div>
<div class="ttc" id="aclass_f4_1_1_d_m_a_method_html_afa15fc94e55624623417502abb274e9f"><div class="ttname"><a href="class_f4_1_1_d_m_a_method.html#afa15fc94e55624623417502abb274e9f">F4::DMAMethod::config</a></div><div class="ttdeci">bool config(peripheral::dma::Direction direction, uintptr_t periphAddr, uintptr_t memoryAddr, std::size_t bufferSize, std::size_t dataSize, peripheral::dma::Mode mode, std::optional&lt; peripheral::dma::InterruptType &gt; interrupt) override</div><div class="ttdef"><b>Definition:</b> <a href="_d_m_a_8cpp_source.html#l00019">DMA.cpp:19</a></div></div>
<div class="ttc" id="aclass_f4_1_1_interrupt_html_a8eff04719cb018ea8371cb82d4ba7aa3"><div class="ttname"><a href="class_f4_1_1_interrupt.html#a8eff04719cb018ea8371cb82d4ba7aa3">F4::Interrupt::config</a></div><div class="ttdeci">static void config(IRQn irqn, uint8_t priority)</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c_8cpp_source.html#l00018">NVIC.cpp:18</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00192">stm32f4xx.h:193</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00217">stm32f4xx.h:217</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00215">stm32f4xx.h:215</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00216">stm32f4xx.h:216</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00220">stm32f4xx.h:220</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00219">stm32f4xx.h:219</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00221">stm32f4xx.h:221</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00218">stm32f4xx.h:218</a></div></div>
<div class="ttc" id="agroup___d_m_a__circular__normal__mode_html_ga36327b14c302098fbc5823ac3f1ae020"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#ga36327b14c302098fbc5823ac3f1ae020">DMA_Mode_Circular</a></div><div class="ttdeci">#define DMA_Mode_Circular</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00247">stm32f4xx_dma.h:247</a></div></div>
<div class="ttc" id="agroup___d_m_a__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00246">stm32f4xx_dma.h:246</a></div></div>
<div class="ttc" id="agroup___d_m_a__data__transfer__direction_html_ga4d7847b57371eef92ec5da34511416a7"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a></div><div class="ttdeci">#define DMA_DIR_PeripheralToMemory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00166">stm32f4xx_dma.h:166</a></div></div>
<div class="ttc" id="agroup___d_m_a__data__transfer__direction_html_gae1e6aa2722beb09b5be7140205244986"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#gae1e6aa2722beb09b5be7140205244986">DMA_DIR_MemoryToPeripheral</a></div><div class="ttdeci">#define DMA_DIR_MemoryToPeripheral</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00167">stm32f4xx_dma.h:167</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__direct__mode_html_gadad9e503fa9867a981e3090d333483d7"><div class="ttname"><a href="group___d_m_a__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a></div><div class="ttdeci">#define DMA_FIFOMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00276">stm32f4xx_dma.h:276</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__threshold__level_html_ga9f1008e0df7d41d910ed89d7e0872e69"><div class="ttname"><a href="group___d_m_a__fifo__threshold__level.html#ga9f1008e0df7d41d910ed89d7e0872e69">DMA_FIFOThreshold_Full</a></div><div class="ttdeci">#define DMA_FIFOThreshold_Full</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00292">stm32f4xx_dma.h:292</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga06e83dd277e0d3e5635cf8ce8dfd6e16"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a></div><div class="ttdeci">#define DMA_IT_TC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00432">stm32f4xx_dma.h:432</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_gadf11c572b9797e04a14b105fdc2e5f66"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a></div><div class="ttdeci">#define DMA_IT_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00433">stm32f4xx_dma.h:433</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga04ed284cd063df3e1e72a189bc6d9d86"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86">DMA_IT_TCIF2</a></div><div class="ttdeci">#define DMA_IT_TCIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00461">stm32f4xx_dma.h:461</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga22e9fbbe3bd5539bf4c087c9ba2735da"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da">DMA_IT_HTIF1</a></div><div class="ttdeci">#define DMA_IT_HTIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00455">stm32f4xx_dma.h:455</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga2761f6621db0231ddc8294a8eb1c8e42"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42">DMA_IT_TCIF7</a></div><div class="ttdeci">#define DMA_IT_TCIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00486">stm32f4xx_dma.h:486</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga36a29ac345571fad0b1c98f36c59d4c5"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5">DMA_IT_TCIF4</a></div><div class="ttdeci">#define DMA_IT_TCIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00471">stm32f4xx_dma.h:471</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga759d12e1158b37391b31a79f3a54339c"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c">DMA_IT_HTIF2</a></div><div class="ttdeci">#define DMA_IT_HTIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00460">stm32f4xx_dma.h:460</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga895e7dfd7ddf4879181e475eb322f1b4"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4">DMA_IT_TCIF6</a></div><div class="ttdeci">#define DMA_IT_TCIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00481">stm32f4xx_dma.h:481</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga9de4a37c4fb35a2d3566d8060a8145be"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be">DMA_IT_TCIF0</a></div><div class="ttdeci">#define DMA_IT_TCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00451">stm32f4xx_dma.h:451</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gaabb2f6093a51f4f25ac67a21125a8bc2"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2">DMA_IT_HTIF0</a></div><div class="ttdeci">#define DMA_IT_HTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00450">stm32f4xx_dma.h:450</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gab67a2a189e63786b23e37febcd9aaad1"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1">DMA_IT_HTIF5</a></div><div class="ttdeci">#define DMA_IT_HTIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00475">stm32f4xx_dma.h:475</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gaba176f6d831b4d30fdeddcb2f301f329"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329">DMA_IT_HTIF3</a></div><div class="ttdeci">#define DMA_IT_HTIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00465">stm32f4xx_dma.h:465</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gae43cd288bb0b6f1cbb313dc5690f174f"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f">DMA_IT_HTIF6</a></div><div class="ttdeci">#define DMA_IT_HTIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00480">stm32f4xx_dma.h:480</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gae4eb128c7b47473cf984c4d91878d879"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879">DMA_IT_TCIF1</a></div><div class="ttdeci">#define DMA_IT_TCIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00456">stm32f4xx_dma.h:456</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gae95460193a9f02e03a6aaf01ecb9a501"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501">DMA_IT_HTIF7</a></div><div class="ttdeci">#define DMA_IT_HTIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00485">stm32f4xx_dma.h:485</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gaf4a7f8f3d5914858c59b12fc36e9a176"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176">DMA_IT_TCIF5</a></div><div class="ttdeci">#define DMA_IT_TCIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00476">stm32f4xx_dma.h:476</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gafc40a792a31cfc0d2fbc937e0796533d"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d">DMA_IT_TCIF3</a></div><div class="ttdeci">#define DMA_IT_TCIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00466">stm32f4xx_dma.h:466</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gafda7db2d283c4a71dcad96dc4972799d"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d">DMA_IT_HTIF4</a></div><div class="ttdeci">#define DMA_IT_HTIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00470">stm32f4xx_dma.h:470</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__burst_html_gab3353b3a85b555f826fe567ce68c3fc3"><div class="ttname"><a href="group___d_m_a__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a></div><div class="ttdeci">#define DMA_MemoryBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00306">stm32f4xx_dma.h:306</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__incremented__mode_html_ga4e8cb23d039c74bbbf365d7678835bbb"><div class="ttname"><a href="group___d_m_a__memory__incremented__mode.html#ga4e8cb23d039c74bbbf365d7678835bbb">DMA_MemoryInc_Enable</a></div><div class="ttdeci">#define DMA_MemoryInc_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00203">stm32f4xx_dma.h:203</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__burst_html_ga524cdc5efb8978b586637f35e38a850b"><div class="ttname"><a href="group___d_m_a__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a></div><div class="ttdeci">#define DMA_PeripheralBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00323">stm32f4xx_dma.h:323</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__data__size_html_ga516ea7a40945d8325fe73e079b245ea1"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#ga516ea7a40945d8325fe73e079b245ea1">DMA_PeripheralDataSize_Word</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Word</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00218">stm32f4xx_dma.h:218</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00216">stm32f4xx_dma.h:216</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__data__size_html_gab1988e5005ee65c261018f62866e4585"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#gab1988e5005ee65c261018f62866e4585">DMA_PeripheralDataSize_HalfWord</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_HalfWord</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00217">stm32f4xx_dma.h:217</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00191">stm32f4xx_dma.h:191</a></div></div>
<div class="ttc" id="agroup___d_m_a__priority__level_html_gadccd2f8b2ac24ba4fd485dd5b9b48671"><div class="ttname"><a href="group___d_m_a__priority__level.html#gadccd2f8b2ac24ba4fd485dd5b9b48671">DMA_Priority_VeryHigh</a></div><div class="ttdeci">#define DMA_Priority_VeryHigh</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00262">stm32f4xx_dma.h:262</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga0f7f95f750a90a6824f4e9b6f58adc7e"><div class="ttname"><a href="group___d_m_a.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00403">stm32f4xx_dma.c:403</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><div class="ttname"><a href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="ttdoc">Checks whether the specified DMAy Streamx flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01004">stm32f4xx_dma.c:1004</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga38d4a4ab8990299f8a6cf064e1e811d0"><div class="ttname"><a href="group___d_m_a.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Deinitialize the DMAy Streamx registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00196">stm32f4xx_dma.c:196</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga4a76444a92423f5f15a4328738d6dc46"><div class="ttname"><a href="group___d_m_a.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Streamx transfer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00647">stm32f4xx_dma.c:647</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gab2bea22f9f6dc62fdd7afb385a0c1f73"><div class="ttname"><a href="group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00478">stm32f4xx_dma.c:478</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gab9c469a3f5d4aca5c97dee798ffc2f05"><div class="ttname"><a href="group___d_m_a.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a></div><div class="ttdeci">void DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01118">stm32f4xx_dma.c:1118</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gaced8a4149acfb0a50b50e63273a87148"><div class="ttname"><a href="group___d_m_a.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00319">stm32f4xx_dma.c:319</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gad5433018889cd36140d98bb380c4e76e"><div class="ttname"><a href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a></div><div class="ttdeci">void DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT)</div><div class="ttdoc">Clears the DMAy Streamx's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01252">stm32f4xx_dma.c:1252</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga11a00b283e0911cd427e277e5a314ccc"><div class="ttname"><a href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a></div><div class="ttdeci">#define DMA2_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02265">stm32f4xx.h:2265</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02259">stm32f4xx.h:2259</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02250">stm32f4xx.h:2250</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga71bb410664b861ff0520f08976e24ee1"><div class="ttname"><a href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a></div><div class="ttdeci">#define DMA2_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02261">stm32f4xx.h:2261</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><div class="ttname"><a href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a></div><div class="ttdeci">#define DMA1_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02254">stm32f4xx.h:2254</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><div class="ttname"><a href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a></div><div class="ttdeci">#define DMA1_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02257">stm32f4xx.h:2257</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga96ac1af7a92469fe86a9fbdec091f25d"><div class="ttname"><a href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a></div><div class="ttdeci">#define DMA1_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02253">stm32f4xx.h:2253</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><div class="ttname"><a href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a></div><div class="ttdeci">#define DMA2_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02262">stm32f4xx.h:2262</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac3abc20f80e25c19b02104ad34eae652"><div class="ttname"><a href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a></div><div class="ttdeci">#define DMA1_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02255">stm32f4xx.h:2255</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac40f58718761251875b5a897287efd83"><div class="ttname"><a href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a></div><div class="ttdeci">#define DMA2_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02264">stm32f4xx.h:2264</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac95127480470900755953f1cfe68567d"><div class="ttname"><a href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a></div><div class="ttdeci">#define DMA1_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02256">stm32f4xx.h:2256</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02266">stm32f4xx.h:2266</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gad0e2140b8eeec3594035f1a7bf2a7250"><div class="ttname"><a href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a></div><div class="ttdeci">#define DMA1_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02252">stm32f4xx.h:2252</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae32674772021620800275dd3b6d62c2f"><div class="ttname"><a href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a></div><div class="ttdeci">#define DMA2_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02263">stm32f4xx.h:2263</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae96f15d34d3c41c16fce69bc2878151a"><div class="ttname"><a href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a></div><div class="ttdeci">#define DMA2_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02260">stm32f4xx.h:2260</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaf7d82f110f19982d483eebc465d222b2"><div class="ttname"><a href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a></div><div class="ttdeci">#define DMA1_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02251">stm32f4xx.h:2251</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0d3c52aa35dcc68f78b704dfde57ba95"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a></div><div class="ttdeci">#define DMA1_Stream0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02091">stm32f4xx.h:2091</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0ded7bed8969fe2e2d616e7f90eb7654"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a></div><div class="ttdeci">#define DMA1_Stream5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02096">stm32f4xx.h:2096</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga35512bdc3f5e9df4557c2fbe7935d0b1"><div class="ttname"><a href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a></div><div class="ttdeci">#define DMA2_Stream1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02101">stm32f4xx.h:2101</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga48a551ee91d3f07dd74347fdb35c703d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a></div><div class="ttdeci">#define DMA1_Stream2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02093">stm32f4xx.h:2093</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga58998ddc40adb6361704d6c9dad08125"><div class="ttname"><a href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a></div><div class="ttdeci">#define DMA1_Stream6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02097">stm32f4xx.h:2097</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga5b4152cef577e37eccc9311d8bdbf3c2"><div class="ttname"><a href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a></div><div class="ttdeci">#define DMA1_Stream1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02092">stm32f4xx.h:2092</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga5e81174c96fd204fa7c82c815e85c8e6"><div class="ttname"><a href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a></div><div class="ttdeci">#define DMA2_Stream6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02106">stm32f4xx.h:2106</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga757a3c0d866c0fe68c6176156065a26b"><div class="ttname"><a href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a></div><div class="ttdeci">#define DMA1_Stream4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02095">stm32f4xx.h:2095</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga82186dd6d3f60995d428b34c041919d7"><div class="ttname"><a href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a></div><div class="ttdeci">#define DMA1_Stream7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02098">stm32f4xx.h:2098</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gaa9faa708ad2440d24eb1064cba9bb06d"><div class="ttname"><a href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a></div><div class="ttdeci">#define DMA2_Stream7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02107">stm32f4xx.h:2107</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gac4c67b24726ba6b94d03adb351bcec4d"><div class="ttname"><a href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a></div><div class="ttdeci">#define DMA2_Stream0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02100">stm32f4xx.h:2100</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gac51deb54ff7cfe1290dfcf517ae67127"><div class="ttname"><a href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a></div><div class="ttdeci">#define DMA1_Stream3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02094">stm32f4xx.h:2094</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gad1e67740e6301233473f64638145dd1f"><div class="ttname"><a href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a></div><div class="ttdeci">#define DMA2_Stream4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02104">stm32f4xx.h:2104</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gaed1460fdc407b6decfbffccb0260d0af"><div class="ttname"><a href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a></div><div class="ttdeci">#define DMA2_Stream5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02105">stm32f4xx.h:2105</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gaed33a06f08188466f2ede06160984e9a"><div class="ttname"><a href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a></div><div class="ttdeci">#define DMA2_Stream2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02102">stm32f4xx.h:2102</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gaf3a9480e08c6ae94f4482e0cdaebdd17"><div class="ttname"><a href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a></div><div class="ttdeci">#define DMA2_Stream3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02103">stm32f4xx.h:2103</a></div></div>
<div class="ttc" id="anamespace_f4_html"><div class="ttname"><a href="namespace_f4.html">F4</a></div><div class="ttdoc">F4.</div><div class="ttdef"><b>Definition:</b> <a href="_a_d_c_8cpp_source.html#l00031">ADC.cpp:31</a></div></div>
<div class="ttc" id="anamespaceperipheral_1_1dma_html_addf61d76cfbfa10e46bad083a09555d8"><div class="ttname"><a href="namespaceperipheral_1_1dma.html#addf61d76cfbfa10e46bad083a09555d8">peripheral::dma::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="_r_u_r___s_t_m___periph_lib_2periph_2_d_m_a_8hpp_source.html#l00039">DMA.hpp:39</a></div></div>
<div class="ttc" id="anamespaceperipheral_1_1dma_html_ae356baf2aedfbd1137ecba98cb4d52d2"><div class="ttname"><a href="namespaceperipheral_1_1dma.html#ae356baf2aedfbd1137ecba98cb4d52d2">peripheral::dma::Direction</a></div><div class="ttdeci">Direction</div><div class="ttdef"><b>Definition:</b> <a href="_r_u_r___s_t_m___periph_lib_2periph_2_d_m_a_8hpp_source.html#l00031">DMA.hpp:31</a></div></div>
<div class="ttc" id="anamespaceperipheral_1_1dma_html_ae96ecbbe2388ef0111856e69981281a1"><div class="ttname"><a href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1">peripheral::dma::InterruptType</a></div><div class="ttdeci">InterruptType</div><div class="ttdef"><b>Definition:</b> <a href="_r_u_r___s_t_m___periph_lib_2periph_2_d_m_a_8hpp_source.html#l00047">DMA.hpp:47</a></div></div>
<div class="ttc" id="anamespaceperipheral_1_1dma_html_ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c"><div class="ttname"><a href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a05cc105f180ba26e7150335fcda7565c">peripheral::dma::InterruptType::halhTransferComplete</a></div><div class="ttdeci">@ halhTransferComplete</div><div class="ttdoc">1/2</div></div>
<div class="ttc" id="anamespaceperipheral_1_1dma_html_ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e"><div class="ttname"><a href="namespaceperipheral_1_1dma.html#ae96ecbbe2388ef0111856e69981281a1a7e010c3ec04ae1fff5d310bb903eb51e">peripheral::dma::InterruptType::transferComplete</a></div><div class="ttdeci">@ transferComplete</div><div class="ttdoc"></div></div>
<div class="ttc" id="anamespaceutil_html_adeaf46ba502907b9967e63d06e77c5e3"><div class="ttname"><a href="namespaceutil.html#adeaf46ba502907b9967e63d06e77c5e3">util::enumToReg</a></div><div class="ttdeci">auto enumToReg(T value, Args... args)</div><div class="ttdoc">Enum</div><div class="ttdef"><b>Definition:</b> <a href="util_8hpp_source.html#l00032">util.hpp:32</a></div></div>
<div class="ttc" id="astm32f4xx__io__view_8c_html_a60a1fb65fdb6f006e5904875f1019b7c"><div class="ttname"><a href="stm32f4xx__io__view_8c.html#a60a1fb65fdb6f006e5904875f1019b7c">__attribute__</a></div><div class="ttdeci">volatile SCnSCB_Type *const IO_SCnSCB __attribute__((section(&quot;.ioview&quot;)))</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html"><div class="ttname"><a href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></div><div class="ttdoc">DMA Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00054">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a10bdf685aa58035632ead27b61fe4ffd"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00101">stm32f4xx_dma.h:101</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a232af556de7c2eec9a82d448730bd86d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a331a1d487dba9bcba3f58e136bb91bc1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00106">stm32f4xx_dma.h:106</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a56198043a8d5f2e25a87a79cbe2a3aa5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00093">stm32f4xx_dma.h:93</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a5dbf46e6177ea71b38119e5442a9fb36"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00098">stm32f4xx_dma.h:98</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a68cba36c380e7297b23b09a16c809969"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00056">stm32f4xx_dma.h:56</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a74bb71921c4d198d6cf1979c120f694f"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00082">stm32f4xx_dma.h:82</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a8adbe6f3e46471d109afaa3111dce220"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00085">stm32f4xx_dma.h:85</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a91b47435ccf4a40efa97bbbe631789e1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00065">stm32f4xx_dma.h:65</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a93227da797b033f9bc87523e1cfd8bbb"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00061">stm32f4xx_dma.h:61</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a999df57215b28b3b1b3b6836c4952ca5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00069">stm32f4xx_dma.h:69</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_aaf69c680a297ec01a2ed613289e691a1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ab9a17bd51778478cbd728c868206dca0"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00090">stm32f4xx_dma.h:90</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ad4d427790f9a089ca0257a358fc263c2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_afb46aaadfb80a7e19277c868bd252554"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="autil_8hpp_html"><div class="ttname"><a href="util_8hpp.html">util.hpp</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
