idle 1000

#check device status and detected parity error to be set
rd hqm_vf_cfg_i[0].device_status 0x8010

#check aer_cap_uncorr_err_status and poison TLP
rd hqm_vf_cfg_i[0].aer_cap_uncorr_err_status 0x00001000

#check ERror status
rd hqm_vf_cfg_i[0].pcie_cap_device_status 0x0004 


#Check register  update happened or not
#rd hqm_system_csr.cmpl_data_fifo_ctl 0x0000000C
#rd hqm_system_csr.ti_sb_thresh 0x000000FE
#rd hqm_system_csr.cmpl_hdr_fifo_ctl 0x00000006

#rd hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0x0001
rd hqm_func_vf_bar[0].vf_to_pf_mailbox_isr 0


#EOT check 
sai hostia_boot_sai     # Should be SAI index 4


########################################
#read all HQM CSR policy register 
wr hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF

sai hostia_ucode_sai    # Should be SAI index 1

############################################
#HQM CSR Read Access Policy Low Register
wr hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
##################################################
#HQM CSR Write Access Policy Low Register
wr hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF

#check EOT_seq
wr  hqm_vf_cfg_i[0].aer_cap_corr_err_status 0xFFFFFFFF
rd  hqm_vf_cfg_i[0].aer_cap_corr_err_status 0x00000000


 
wr hqm_vf_cfg_i[0].aer_cap_uncorr_err_status 0xFFFFFFFF
rd hqm_vf_cfg_i[0].aer_cap_uncorr_err_status 0x00000000

wr hqm_vf_cfg_i[0].device_status 0xFFFF
rd hqm_vf_cfg_i[0].device_status 0x0010

wr hqm_vf_cfg_i[0].pcie_cap_device_status 0xFFFF
rd hqm_vf_cfg_i[0].pcie_cap_device_status 0x0000 


poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000









