|alu_fpga
dira_i[0] => dira_i[0].IN1
dira_i[1] => dira_i[1].IN1
dira_i[2] => dira_i[2].IN1
dira_i[3] => dira_i[3].IN1
dirb_i[0] => dirb_i[0].IN1
dirb_i[1] => dirb_i[1].IN1
dirb_i[2] => dirb_i[2].IN1
dirb_i[3] => dirb_i[3].IN1
c_i => c_i.IN1
operacion_i[0] => operacion_i[0].IN1
operacion_i[1] => operacion_i[1].IN1
operacion_i[2] => operacion_i[2].IN1
operacion_i[3] => operacion_i[3].IN1
c_o << aluN:alu.c_o
disp0[0] << disp7segs:disp_0.salida_o
disp0[1] << disp7segs:disp_0.salida_o
disp0[2] << disp7segs:disp_0.salida_o
disp0[3] << disp7segs:disp_0.salida_o
disp0[4] << disp7segs:disp_0.salida_o
disp0[5] << disp7segs:disp_0.salida_o
disp0[6] << disp7segs:disp_0.salida_o
disp1[0] << disp7segs:disp_1.salida_o
disp1[1] << disp7segs:disp_1.salida_o
disp1[2] << disp7segs:disp_1.salida_o
disp1[3] << disp7segs:disp_1.salida_o
disp1[4] << disp7segs:disp_1.salida_o
disp1[5] << disp7segs:disp_1.salida_o
disp1[6] << disp7segs:disp_1.salida_o
disp2[0] << disp7segs:disp_2.salida_o
disp2[1] << disp7segs:disp_2.salida_o
disp2[2] << disp7segs:disp_2.salida_o
disp2[3] << disp7segs:disp_2.salida_o
disp2[4] << disp7segs:disp_2.salida_o
disp2[5] << disp7segs:disp_2.salida_o
disp2[6] << disp7segs:disp_2.salida_o
disp3[0] << disp7segs:disp_3.salida_o
disp3[1] << disp7segs:disp_3.salida_o
disp3[2] << disp7segs:disp_3.salida_o
disp3[3] << disp7segs:disp_3.salida_o
disp3[4] << disp7segs:disp_3.salida_o
disp3[5] << disp7segs:disp_3.salida_o
disp3[6] << disp7segs:disp_3.salida_o
disp4[0] << disp7segs:disp_4.salida_o
disp4[1] << disp7segs:disp_4.salida_o
disp4[2] << disp7segs:disp_4.salida_o
disp4[3] << disp7segs:disp_4.salida_o
disp4[4] << disp7segs:disp_4.salida_o
disp4[5] << disp7segs:disp_4.salida_o
disp4[6] << disp7segs:disp_4.salida_o
disp5[0] << disp7segs:disp_5.salida_o
disp5[1] << disp7segs:disp_5.salida_o
disp5[2] << disp7segs:disp_5.salida_o
disp5[3] << disp7segs:disp_5.salida_o
disp5[4] << disp7segs:disp_5.salida_o
disp5[5] << disp7segs:disp_5.salida_o
disp5[6] << disp7segs:disp_5.salida_o
disp6[0] << disp7segs:disp_6.salida_o
disp6[1] << disp7segs:disp_6.salida_o
disp6[2] << disp7segs:disp_6.salida_o
disp6[3] << disp7segs:disp_6.salida_o
disp6[4] << disp7segs:disp_6.salida_o
disp6[5] << disp7segs:disp_6.salida_o
disp6[6] << disp7segs:disp_6.salida_o
disp7[0] << disp7segs:disp_7.salida_o
disp7[1] << disp7segs:disp_7.salida_o
disp7[2] << disp7segs:disp_7.salida_o
disp7[3] << disp7segs:disp_7.salida_o
disp7[4] << disp7segs:disp_7.salida_o
disp7[5] << disp7segs:disp_7.salida_o
disp7[6] << disp7segs:disp_7.salida_o


|alu_fpga|rom:rom_a
dir_i[0] => Decoder0.IN3
dir_i[1] => Decoder0.IN2
dir_i[2] => Decoder0.IN1
dir_i[3] => Decoder0.IN0
sal_o[0] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
sal_o[1] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
sal_o[2] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
sal_o[3] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
sal_o[4] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
sal_o[5] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
sal_o[6] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
sal_o[7] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
sal_o[8] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
sal_o[9] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
sal_o[10] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
sal_o[11] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
sal_o[12] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
sal_o[13] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
sal_o[14] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
sal_o[15] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
sal_o[16] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
sal_o[17] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
sal_o[18] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sal_o[19] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
sal_o[20] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
sal_o[21] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
sal_o[22] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
sal_o[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sal_o[24] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
sal_o[25] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sal_o[26] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sal_o[27] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sal_o[28] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sal_o[29] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sal_o[30] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sal_o[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|rom:rom_b
dir_i[0] => Decoder0.IN3
dir_i[1] => Decoder0.IN2
dir_i[2] => Decoder0.IN1
dir_i[3] => Decoder0.IN0
sal_o[0] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
sal_o[1] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
sal_o[2] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
sal_o[3] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
sal_o[4] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
sal_o[5] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
sal_o[6] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
sal_o[7] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
sal_o[8] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
sal_o[9] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
sal_o[10] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
sal_o[11] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
sal_o[12] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
sal_o[13] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
sal_o[14] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
sal_o[15] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
sal_o[16] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
sal_o[17] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
sal_o[18] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sal_o[19] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
sal_o[20] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
sal_o[21] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
sal_o[22] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
sal_o[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sal_o[24] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
sal_o[25] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sal_o[26] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sal_o[27] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sal_o[28] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sal_o[29] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sal_o[30] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sal_o[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu
A_i[0] => A_i[0].IN1
A_i[1] => A_i[1].IN1
A_i[2] => A_i[2].IN1
A_i[3] => A_i[3].IN1
A_i[4] => A_i[4].IN1
A_i[5] => A_i[5].IN1
A_i[6] => A_i[6].IN1
A_i[7] => A_i[7].IN1
A_i[8] => A_i[8].IN1
A_i[9] => A_i[9].IN1
A_i[10] => A_i[10].IN1
A_i[11] => A_i[11].IN1
A_i[12] => A_i[12].IN1
A_i[13] => A_i[13].IN1
A_i[14] => A_i[14].IN1
A_i[15] => A_i[15].IN1
A_i[16] => A_i[16].IN1
A_i[17] => A_i[17].IN1
A_i[18] => A_i[18].IN1
A_i[19] => A_i[19].IN1
A_i[20] => A_i[20].IN1
A_i[21] => A_i[21].IN1
A_i[22] => A_i[22].IN1
A_i[23] => A_i[23].IN1
A_i[24] => A_i[24].IN1
A_i[25] => A_i[25].IN1
A_i[26] => A_i[26].IN1
A_i[27] => A_i[27].IN1
A_i[28] => A_i[28].IN1
A_i[29] => A_i[29].IN1
A_i[30] => A_i[30].IN1
A_i[31] => A_i[31].IN1
B_i[0] => B_i[0].IN1
B_i[1] => B_i[1].IN1
B_i[2] => B_i[2].IN1
B_i[3] => B_i[3].IN1
B_i[4] => B_i[4].IN1
B_i[5] => B_i[5].IN1
B_i[6] => B_i[6].IN1
B_i[7] => B_i[7].IN1
B_i[8] => B_i[8].IN1
B_i[9] => B_i[9].IN1
B_i[10] => B_i[10].IN1
B_i[11] => B_i[11].IN1
B_i[12] => B_i[12].IN1
B_i[13] => B_i[13].IN1
B_i[14] => B_i[14].IN1
B_i[15] => B_i[15].IN1
B_i[16] => B_i[16].IN1
B_i[17] => B_i[17].IN1
B_i[18] => B_i[18].IN1
B_i[19] => B_i[19].IN1
B_i[20] => B_i[20].IN1
B_i[21] => B_i[21].IN1
B_i[22] => B_i[22].IN1
B_i[23] => B_i[23].IN1
B_i[24] => B_i[24].IN1
B_i[25] => B_i[25].IN1
B_i[26] => B_i[26].IN1
B_i[27] => B_i[27].IN1
B_i[28] => B_i[28].IN1
B_i[29] => B_i[29].IN1
B_i[30] => B_i[30].IN1
B_i[31] => B_i[31].IN1
c_i => c_i.IN33
ope_i[0] => ope_i[0].IN32
ope_i[1] => ope_i[1].IN32
ope_i[2] => ope_i[2].IN32
ope_i[3] => ope_i[3].IN32
c_o <= alu:alutag[31].alu_N.c_o
sal_o[0] <= alu:alutag[0].alu_N.res_o
sal_o[1] <= alu:alutag[1].alu_N.res_o
sal_o[2] <= alu:alutag[2].alu_N.res_o
sal_o[3] <= alu:alutag[3].alu_N.res_o
sal_o[4] <= alu:alutag[4].alu_N.res_o
sal_o[5] <= alu:alutag[5].alu_N.res_o
sal_o[6] <= alu:alutag[6].alu_N.res_o
sal_o[7] <= alu:alutag[7].alu_N.res_o
sal_o[8] <= alu:alutag[8].alu_N.res_o
sal_o[9] <= alu:alutag[9].alu_N.res_o
sal_o[10] <= alu:alutag[10].alu_N.res_o
sal_o[11] <= alu:alutag[11].alu_N.res_o
sal_o[12] <= alu:alutag[12].alu_N.res_o
sal_o[13] <= alu:alutag[13].alu_N.res_o
sal_o[14] <= alu:alutag[14].alu_N.res_o
sal_o[15] <= alu:alutag[15].alu_N.res_o
sal_o[16] <= alu:alutag[16].alu_N.res_o
sal_o[17] <= alu:alutag[17].alu_N.res_o
sal_o[18] <= alu:alutag[18].alu_N.res_o
sal_o[19] <= alu:alutag[19].alu_N.res_o
sal_o[20] <= alu:alutag[20].alu_N.res_o
sal_o[21] <= alu:alutag[21].alu_N.res_o
sal_o[22] <= alu:alutag[22].alu_N.res_o
sal_o[23] <= alu:alutag[23].alu_N.res_o
sal_o[24] <= alu:alutag[24].alu_N.res_o
sal_o[25] <= alu:alutag[25].alu_N.res_o
sal_o[26] <= alu:alutag[26].alu_N.res_o
sal_o[27] <= alu:alutag[27].alu_N.res_o
sal_o[28] <= alu:alutag[28].alu_N.res_o
sal_o[29] <= alu:alutag[29].alu_N.res_o
sal_o[30] <= alu:alutag[30].alu_N.res_o
sal_o[31] <= sal_o[31].DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[0].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[0].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[1].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[1].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[2].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[2].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[3].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[3].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[4].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[4].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[5].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[5].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[6].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[6].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[7].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[7].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[8].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[8].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[9].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[9].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[10].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[10].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[11].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[11].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[12].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[12].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[13].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[13].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[14].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[14].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[15].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[15].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[16].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[16].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[17].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[17].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[18].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[18].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[19].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[19].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[20].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[20].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[21].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[21].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[22].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[22].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[23].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[23].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[24].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[24].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[25].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[25].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[26].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[26].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[27].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[27].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[28].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[28].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[29].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[29].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[30].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[30].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|aluN:alu|alu:alutag[31].alu_N
a_i => a_i.IN1
b_i => b_w.DATAA
b_i => b_w.DATAB
c_i => c_i.IN1
sel_i[0] => Mux0.IN11
sel_i[1] => Mux0.IN10
sel_i[2] => Mux0.IN9
sel_i[3] => Mux0.IN8
set_i => Mux0.IN12
inver_i => b_w.OUTPUTSELECT
res_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_o <= fulladder:fa.c_o


|alu_fpga|aluN:alu|alu:alutag[31].alu_N|fulladder:fa
a_i => wireand1_w.IN0
a_i => wireand3_w.IN0
a_i => wirexor1_w.IN0
b_i => wireand2_w.IN0
b_i => wireand3_w.IN1
b_i => wirexor1_w.IN1
c_i => wireand1_w.IN1
c_i => wireand2_w.IN1
c_i => res_o.IN1
c_o <= c_o.DB_MAX_OUTPUT_PORT_TYPE
res_o <= res_o.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_0
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_1
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_2
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_3
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_4
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_5
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_6
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|alu_fpga|disp7segs:disp_7
entrada_i[0] => Decoder1.IN3
entrada_i[1] => Decoder0.IN2
entrada_i[1] => Decoder1.IN2
entrada_i[2] => Decoder0.IN1
entrada_i[2] => Decoder1.IN1
entrada_i[3] => Decoder0.IN0
entrada_i[3] => Decoder1.IN0
salida_o[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
salida_o[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
salida_o[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
salida_o[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
salida_o[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
salida_o[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
salida_o[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


