#ifndef _MT_PMIC_LK_SW_H_
#define _MT_PMIC_LK_SW_H_

#include <mach/mt_typedefs.h>

//==============================================================================
// PMIC6320 Define
//==============================================================================
#define PMIC6320_E1_CID_CODE    0x1020
#define PMIC6320_E2_CID_CODE    0x2020

#define AUXADC_BATTERY_VOLTAGE_CHANNEL  0
#define AUXADC_REF_CURRENT_CHANNEL     	1
#define AUXADC_CHARGER_VOLTAGE_CHANNEL  2
#define AUXADC_TEMPERATURE_CHANNEL     	3

#define VOLTAGE_FULL_RANGE 	1200
#define ADC_PRECISE 		1024 // 10 bits

typedef enum {
    CHARGER_UNKNOWN = 0,
    STANDARD_HOST,          // USB : 450mA
    CHARGING_HOST,
    NONSTANDARD_CHARGER,    // AC : 450mA~1A 
    STANDARD_CHARGER,       // AC : ~1A
} CHARGER_TYPE;

//==============================================================================
// PMIC6320 Exported Function
//==============================================================================
extern U32 pmic_read_interface (U32 RegNum, U32 *val, U32 MASK, U32 SHIFT);
extern U32 pmic_config_interface (U32 RegNum, U32 val, U32 MASK, U32 SHIFT);
extern U32 pmic_IsUsbCableIn (void);
extern kal_bool upmu_is_chr_det(void);
extern int pmic_detect_powerkey(void);
extern int pmic_detect_powerkey(void);
extern kal_uint32 upmu_get_reg_value(kal_uint32 reg);
extern void PMIC_DUMP_ALL_Register(void);
extern U32 pmic6320_init (void);
extern int PMIC_IMM_GetOneChannelValue(int dwChannel, int deCount, int trimd);
extern int get_bat_sense_volt(int times);
extern int get_i_sense_volt(int times);
extern int get_charger_volt(int times);
extern int get_tbat_volt(int times);
extern CHARGER_TYPE mt_charger_type_detection(void);

//==============================================================================
// PMIC6320 Status Code
//==============================================================================
#define PMIC_TEST_PASS               0x0000
#define PMIC_TEST_FAIL               0xB001
#define PMIC_EXCEED_I2C_FIFO_LENGTH  0xB002
#define PMIC_CHRDET_EXIST            0xB003
#define PMIC_CHRDET_NOT_EXIST        0xB004

//==============================================================================
// PMIC6320 Register Index
//==============================================================================
//register number
#define CHR_CON0        0x0000
#define CHR_CON1        0x0002
#define CHR_CON2        0x0004
#define CHR_CON3        0x0006
#define CHR_CON4        0x0008
#define CHR_CON5        0x000A
#define CHR_CON6        0x000C
#define CHR_CON7        0x000E
#define CHR_CON8        0x0010
#define CHR_CON9        0x0012
#define CHR_CON10       0x0014
#define CHR_CON11       0x0016
#define CHR_CON12       0x0018
#define CHR_CON13       0x001A
#define CHR_CON14       0x001C
#define CHR_CON15       0x001E
#define CHR_CON16       0x0020
#define CHR_CON17       0x0022
#define CHR_CON18       0x0024
#define CHR_CON19       0x0026
#define CHR_CON20       0x0028
#define CHR_CON21       0x002A
#define CHR_CON22       0x002C
#define CHR_CON23       0x002E
#define CHR_CON24       0x0030
#define CHR_CON25       0x0032
#define CHR_CON26       0x0034
#define CHR_CON27       0x0036
#define CHR_CON28       0x0038
#define CHR_CON29       0x003A
#define CID             0x0100
#define TOP_CKPDN       0x0102
#define TOP_CKPDN2      0x0108
#define TOP_GPIO_CKPDN  0x010E
#define TOP_RST_CON     0x0114
#define WRP_CKPDN       0x011A
#define WRP_RST_CON     0x0120
#define TOP_RST_MISC    0x0126
#define TOP_CKCON1      0x0128
#define TOP_CKCON2      0x012A
#define TOP_CKTST1      0x012C
#define TOP_CKTST2      0x012E
#define OC_DEG_EN       0x0130
#define OC_CTL0         0x0132
#define OC_CTL1         0x0134
#define OC_CTL2         0x0136
#define INT_RSV         0x0138
#define TEST_CON0       0x013A
#define TEST_CON1       0x013C
#define STATUS0         0x013E
#define STATUS1         0x0140
#define PGSTATUS        0x0142
#define CHRSTATUS       0x0144
#define OCSTATUS0       0x0146
#define OCSTATUS1       0x0148
#define OCSTATUS2       0x014A
#define SIMLS_CON       0x014C
#define TEST_OUT_L      0x014E
#define TEST_OUT_H      0x0150
#define TDSEL_CON       0x0152
#define RDSEL_CON       0x0154
#define GPIO_SMT_CON0   0x0156
#define GPIO_SMT_CON1   0x0158
#define GPIO_SMT_CON2   0x015A
#define GPIO_SMT_CON3   0x015C
#define DRV_CON0        0x015E
#define DRV_CON1        0x0160
#define DRV_CON2        0x0162
#define DRV_CON3        0x0164
#define DRV_CON4        0x0166
#define DRV_CON5        0x0168
#define DRV_CON6        0x016A
#define DRV_CON7        0x016C
#define DRV_CON8        0x016E
#define DRV_CON9        0x0170
#define DRV_CON10       0x0172
#define DRV_CON11       0x0174
#define DRV_CON12       0x0176
#define INT_CON0        0x0178
#define INT_CON1        0x017E
#define INT_STATUS0     0x0184
#define INT_STATUS1     0x0186
#define FQMTR_CON0      0x0188
#define FQMTR_CON1      0x018A
#define FQMTR_CON2      0x018C
#define EFUSE_CON0      0x018E
#define EFUSE_CON1      0x0190
#define EFUSE_CON2      0x0192
#define EFUSE_CON3      0x0194
#define EFUSE_CON4      0x0196
#define EFUSE_CON5      0x0198
#define EFUSE_CON6      0x019A
#define EFUSE_VAL_0_15  0x019C
#define EFUSE_VAL_16_31 0x019E
#define EFUSE_VAL_32_47 0x01A0
#define EFUSE_VAL_48_63 0x01A2
#define EFUSE_VAL_64_79 0x01A4
#define EFUSE_VAL_80_95 0x01A6
#define EFUSE_VAL_96_111 0x01A8
#define EFUSE_VAL_112_127 0x01AA
#define EFUSE_VAL_128_143 0x01AC
#define EFUSE_VAL_144_159 0x01AE
#define EFUSE_VAL_160_175 0x01B0
#define EFUSE_VAL_176_191 0x01B2
#define EFUSE_DOUT_0_15 0x01B4
#define EFUSE_DOUT_16_31 0x01B6
#define EFUSE_DOUT_32_47 0x01B8
#define EFUSE_DOUT_48_63 0x01BA
#define EFUSE_DOUT_64_79 0x01BC
#define EFUSE_DOUT_80_95 0x01BE
#define EFUSE_DOUT_96_111 0x01C0
#define EFUSE_DOUT_112_127 0x01C2
#define EFUSE_DOUT_128_143 0x01C4
#define EFUSE_DOUT_144_159 0x01C6
#define EFUSE_DOUT_160_175 0x01C8
#define EFUSE_DOUT_176_191 0x01CA
#define SPI_CON         0x01CC
#define BUCK_CON0       0x0200
#define BUCK_CON1       0x0202
#define BUCK_CON2       0x0204
#define VPROC_CON0      0x0206
#define VPROC_CON1      0x0208
#define VPROC_CON2      0x020A
#define VPROC_CON3      0x020C
#define VPROC_CON4      0x020E
#define VPROC_CON5      0x0210
#define VPROC_CON6      0x0212
#define VPROC_CON7      0x0214
#define VPROC_CON8      0x0216
#define VPROC_CON9      0x0218
#define VPROC_CON10     0x021A
#define VPROC_CON11     0x021C
#define VPROC_CON12     0x021E
#define VPROC_CON13     0x0220
#define VPROC_CON14     0x0222
#define VPROC_CON15     0x0224
#define VPROC_CON16     0x0226
#define VPROC_CON17     0x0228
#define VPROC_CON18     0x022A
#define VSRAM_CON0      0x022C
#define VSRAM_CON1      0x022E
#define VSRAM_CON2      0x0230
#define VSRAM_CON3      0x0232
#define VSRAM_CON4      0x0234
#define VSRAM_CON5      0x0236
#define VSRAM_CON6      0x0238
#define VSRAM_CON7      0x023A
#define VSRAM_CON8      0x023C
#define VSRAM_CON9      0x023E
#define VSRAM_CON10     0x0240
#define VSRAM_CON11     0x0242
#define VSRAM_CON12     0x0244
#define VSRAM_CON13     0x0246
#define VSRAM_CON14     0x0248
#define VSRAM_CON15     0x024A
#define VSRAM_CON16     0x024C
#define VSRAM_CON17     0x024E
#define VSRAM_CON18     0x0250
#define VSRAM_CON19     0x0252
#define VSRAM_CON20     0x0254
#define VSRAM_CON21     0x0256
#define VCORE_CON0      0x0258
#define VCORE_CON1      0x025A
#define VCORE_CON2      0x025C
#define VCORE_CON3      0x025E
#define VCORE_CON4      0x0260
#define VCORE_CON5      0x0262
#define VCORE_CON6      0x0264
#define VCORE_CON7      0x0266
#define VCORE_CON8      0x0268
#define VCORE_CON9      0x026A
#define VCORE_CON10     0x026C
#define VCORE_CON11     0x026E
#define VCORE_CON12     0x0270
#define VCORE_CON13     0x0272
#define VCORE_CON14     0x0274
#define VCORE_CON15     0x0276
#define VCORE_CON16     0x0278
#define VCORE_CON17     0x027A
#define VCORE_CON18     0x027C
#define VM_CON0         0x027E
#define VM_CON1         0x0280
#define VM_CON2         0x0282
#define VM_CON3         0x0284
#define VM_CON4         0x0286
#define VM_CON5         0x0288
#define VM_CON6         0x028A
#define VM_CON7         0x028C
#define VM_CON8         0x028E
#define VM_CON9         0x0290
#define VM_CON10        0x0292
#define VM_CON11        0x0294
#define VM_CON12        0x0296
#define VM_CON13        0x0298
#define VM_CON14        0x029A
#define VM_CON15        0x029C
#define VM_CON16        0x029E
#define VM_CON17        0x02A0
#define VM_CON18        0x02A2
#define VIO18_CON0      0x0300
#define VIO18_CON1      0x0302
#define VIO18_CON2      0x0304
#define VIO18_CON3      0x0306
#define VIO18_CON4      0x0308
#define VIO18_CON5      0x030A
#define VIO18_CON6      0x030C
#define VIO18_CON7      0x030E
#define VIO18_CON8      0x0310
#define VIO18_CON9      0x0312
#define VIO18_CON10     0x0314
#define VIO18_CON11     0x0316
#define VIO18_CON12     0x0318
#define VIO18_CON13     0x031A
#define VIO18_CON14     0x031C
#define VIO18_CON15     0x031E
#define VIO18_CON16     0x0320
#define VIO18_CON17     0x0322
#define VIO18_CON18     0x0324
#define VPA_CON0        0x0326
#define VPA_CON1        0x0328
#define VPA_CON2        0x032A
#define VPA_CON3        0x032C
#define VPA_CON4        0x032E
#define VPA_CON5        0x0330
#define VPA_CON6        0x0332
#define VPA_CON7        0x0334
#define VPA_CON8        0x0336
#define VPA_CON9        0x0338
#define VPA_CON10       0x033A
#define VPA_CON11       0x033C
#define VPA_CON12       0x033E
#define VPA_CON13       0x0340
#define VPA_CON14       0x0342
#define VPA_CON15       0x0344
#define VPA_CON16       0x0346
#define VPA_CON17       0x0348
#define VPA_CON18       0x034A
#define VPA_CON19       0x034C
#define VPA_CON20       0x034E
#define VRF18_CON0      0x0350
#define VRF18_CON1      0x0352
#define VRF18_CON2      0x0354
#define VRF18_CON3      0x0356
#define VRF18_CON4      0x0358
#define VRF18_CON5      0x035A
#define VRF18_CON6      0x035C
#define VRF18_CON7      0x035E
#define VRF18_CON8      0x0360
#define VRF18_CON9      0x0362
#define VRF18_CON10     0x0364
#define VRF18_CON11     0x0366
#define VRF18_CON12     0x0368
#define VRF18_CON13     0x036A
#define VRF18_CON14     0x036C
#define VRF18_CON15     0x036E
#define VRF18_CON16     0x0370
#define VRF18_CON17     0x0372
#define VRF18_CON18     0x0374
#define VRF18_CON19     0x0376
#define VRF18_CON20     0x0378
#define VRF18_2_CON0    0x037A
#define VRF18_2_CON1    0x037C
#define VRF18_2_CON2    0x037E
#define VRF18_2_CON3    0x0380
#define VRF18_2_CON4    0x0382
#define VRF18_2_CON5    0x0384
#define VRF18_2_CON6    0x0386
#define VRF18_2_CON7    0x0388
#define VRF18_2_CON8    0x038A
#define VRF18_2_CON9    0x038C
#define VRF18_2_CON10   0x038E
#define VRF18_2_CON11   0x0390
#define VRF18_2_CON12   0x0392
#define VRF18_2_CON13   0x0394
#define VRF18_2_CON14   0x0396
#define VRF18_2_CON15   0x0398
#define VRF18_2_CON16   0x039A
#define VRF18_2_CON17   0x039C
#define VRF18_2_CON18   0x039E
#define BUCK_K_CON0     0x03A0
#define BUCK_K_CON1     0x03A2
#define ANALDO_CON0     0x0400
#define ANALDO_CON1     0x0402
#define ANALDO_CON2     0x0404
#define ANALDO_CON3     0x0406
#define ANALDO_CON4     0x0408
#define ANALDO_CON5     0x040A
#define ANALDO_CON6     0x040C
#define ANALDO_CON7     0x040E
#define ANALDO_CON8     0x0410
#define ANALDO_CON9     0x0412
#define ANALDO_CON10    0x0414
#define ANALDO_CON11    0x0416
#define ANALDO_CON12    0x0418
#define ANALDO_CON13    0x041A
#define ANALDO_CON14    0x041C
#define ANALDO_CON15    0x041E
#define DIGLDO_CON0     0x0420
#define DIGLDO_CON2     0x0422
#define DIGLDO_CON3     0x0424
#define DIGLDO_CON5     0x0426
#define DIGLDO_CON6     0x0428
#define DIGLDO_CON7     0x042A
#define DIGLDO_CON8     0x042C
#define DIGLDO_CON9     0x042E
#define DIGLDO_CON10    0x0430
#define DIGLDO_CON11    0x0432
#define DIGLDO_CON12    0x0434
#define DIGLDO_CON13    0x0436
#define DIGLDO_CON14    0x0438
#define DIGLDO_CON15    0x043A
#define DIGLDO_CON16    0x043C
#define DIGLDO_CON17    0x043E
#define DIGLDO_CON18    0x0440
#define DIGLDO_CON19    0x0442
#define DIGLDO_CON20    0x0444
#define DIGLDO_CON21    0x0446
#define DIGLDO_CON23    0x0448
#define DIGLDO_CON24    0x044A
#define DIGLDO_CON26    0x044C
#define DIGLDO_CON27    0x044E
#define DIGLDO_CON28    0x0450
#define DIGLDO_CON29    0x0452
#define DIGLDO_CON30    0x0454
#define DIGLDO_CON31    0x0456
#define DIGLDO_CON32    0x0458
#define DIGLDO_CON33    0x045A
#define DIGLDO_CON34    0x045C
#define DIGLDO_CON35    0x045E
#define DIGLDO_CON36    0x0460
#define DIGLDO_CON37    0x0462
#define DIGLDO_CON38    0x0464
#define DIGLDO_CON39    0x0466
#define DIGLDO_CON40    0x0468
#define DIGLDO_CON41    0x046A
#define DIGLDO_CON42    0x046C
#define DIGLDO_CON43    0x046E
#define DIGLDO_CON44    0x0470
#define STRUP_CON0      0x0500
#define STRUP_CON2      0x0502
#define STRUP_CON3      0x0504
#define STRUP_CON4      0x0506
#define STRUP_CON5      0x0508
#define STRUP_CON6      0x050A
#define STRUP_CON7      0x050C
#define STRUP_CON8      0x050E
#define STRUP_CON9      0x0510
#define AUXADC_ADC0     0x0512
#define AUXADC_ADC1     0x0514
#define AUXADC_ADC2     0x0516
#define AUXADC_ADC3     0x0518
#define AUXADC_ADC4     0x051A
#define AUXADC_ADC5     0x051C
#define AUXADC_ADC6     0x051E
#define AUXADC_ADC7     0x0520
#define AUXADC_ADC8     0x0522
#define AUXADC_ADC9     0x0524
#define AUXADC_ADC10    0x0526
#define AUXADC_ADC11    0x0528
#define AUXADC_ADC12    0x052A
#define AUXADC_ADC13    0x052C
#define AUXADC_ADC14    0x052E
#define AUXADC_ADC15    0x0530
#define AUXADC_ADC16    0x0532
#define AUXADC_ADC17    0x0534
#define AUXADC_ADC18    0x0536
#define AUXADC_ADC19    0x0538
#define AUXADC_ADC20    0x053A
#define AUXADC_ADC21    0x053C
#define AUXADC_ADC22    0x053E
#define AUXADC_CON0     0x0540
#define AUXADC_CON1     0x0542
#define AUXADC_CON2     0x0544
#define AUXADC_CON3     0x0546
#define AUXADC_CON4     0x0548
#define AUXADC_CON5     0x054A
#define AUXADC_CON6     0x054C
#define AUXADC_CON7     0x054E
#define AUXADC_CON8     0x0550
#define AUXADC_CON9     0x0552
#define AUXADC_CON10    0x0554
#define AUXADC_CON11    0x0556
#define AUXADC_CON12    0x0558
#define AUXADC_CON13    0x055A
#define AUXADC_CON14    0x055C
#define FLASH_CON0      0x055E
#define FLASH_CON1      0x0560
#define FLASH_CON2      0x0562
#define KPLED_CON0      0x0564
#define KPLED_CON1      0x0566
#define KPLED_CON2      0x0568
#define ISINKS_CON0     0x056A
#define ISINKS_CON1     0x056C
#define ISINKS_CON2     0x056E
#define ISINKS_CON3     0x0570
#define ISINKS_CON4     0x0572
#define ISINKS_CON5     0x0574
#define ISINKS_CON6     0x0576
#define ISINKS_CON7     0x0578
#define ISINKS_CON8     0x057A
#define ISINKS_CON9     0x057C
#define ISINKS_CON10    0x057E
#define ISINKS_CON11    0x0580
#define ACCDET_CON0     0x0582
#define ACCDET_CON1     0x0584
#define ACCDET_CON2     0x0586
#define ACCDET_CON3     0x0588
#define ACCDET_CON4     0x058A
#define ACCDET_CON5     0x058C
#define ACCDET_CON6     0x058E
#define ACCDET_CON7     0x0590
#define ACCDET_CON8     0x0592
#define ACCDET_CON9     0x0594
#define ACCDET_CON10    0x0596
#define ACCDET_CON11    0x0598
#define ACCDET_CON12    0x059A
#define ACCDET_CON13    0x059C
#define ACCDET_CON14    0x059E
#define ACCDET_CON15    0x05A0
#define ACCDET_CON16    0x05A2
#define SPK_CON0        0x0600
#define SPK_CON1        0x0602
#define SPK_CON2        0x0604
#define SPK_CON3        0x0606
#define SPK_CON4        0x0608
#define SPK_CON5        0x060A
#define SPK_CON6        0x060C
#define SPK_CON7        0x060E
#define SPK_CON8        0x0610
#define SPK_CON9        0x0612
#define SPK_CON10       0x0614
#define SPK_CON11       0x0616
#define FGADC_CON0      0x0618
#define FGADC_CON1      0x061A
#define FGADC_CON2      0x061C
#define FGADC_CON3      0x061E
#define FGADC_CON4      0x0620
#define FGADC_CON5      0x0622
#define FGADC_CON6      0x0624
#define FGADC_CON7      0x0626
#define FGADC_CON8      0x0628
#define FGADC_CON9      0x062A
#define FGADC_CON10     0x062C
#define FGADC_CON11     0x062E
#define FGADC_CON12     0x0630
#define FGADC_CON13     0x0632
#define FGADC_CON14     0x0634
#define FGADC_CON15     0x0636
#define FGADC_CON16     0x0638
#define FGADC_CON17     0x063A
#define FGADC_CON18     0x063C
#define FGADC_CON19     0x063E
#define RTC_MIX_CON0    0x0640
#define RTC_MIX_CON1    0x0642
#define AUDDAC_CON0     0x0700
#define AUDBUF_CFG0     0x0702
#define AUDBUF_CFG1     0x0704
#define AUDBUF_CFG2     0x0706
#define AUDBUF_CFG3     0x0708
#define AUDBUF_CFG4     0x070A
#define IBIASDIST_CFG0  0x070C
#define AUDACCDEPOP_CFG0 0x070E
#define AUD_IV_CFG0     0x0710
#define AUDCLKGEN_CFG0  0x0712
#define AUDLDO_CFG0     0x0714
#define AUDLDO_CFG1     0x0716
#define AUDNVREGGLB_CFG0 0x0718
#define AUD_NCP0        0x071A
#define AUDPREAMP_CON0  0x071C
#define AUDADC_CON0     0x071E
#define AUDADC_CON1     0x0720
#define AUDADC_CON2     0x0722
#define AUDADC_CON3     0x0724
#define AUDADC_CON4     0x0726
#define AUDADC_CON5     0x0728
#define AUDADC_CON6     0x072A
#define AUDDIGMI_CON0   0x072C
#define AUDLSBUF_CON0   0x072E
#define AUDLSBUF_CON1   0x0730
#define AUDENCSPARE_CON0 0x0732
#define AUDENCCLKSQ_CON0 0x0734
#define AUDPREAMPGAIN_CON0 0x0736
#define ZCD_CON0        0x0738
#define ZCD_CON1        0x073A
#define ZCD_CON2        0x073C
#define ZCD_CON3        0x073E
#define ZCD_CON4        0x0740
#define ZCD_CON5        0x0742
#define NCP_CLKDIV_CON0 0x0744
#define NCP_CLKDIV_CON1 0x0746

//mask is HEX
//shift is Integer
#define PMIC_RGS_VCDT_HV_DET_MASK 0x1
#define PMIC_RGS_VCDT_HV_DET_SHIFT 7
#define PMIC_RGS_VCDT_LV_DET_MASK 0x1
#define PMIC_RGS_VCDT_LV_DET_SHIFT 6
#define PMIC_RGS_CHRDET_MASK 0x1
#define PMIC_RGS_CHRDET_SHIFT 5
#define PMIC_RG_CHR_EN_MASK 0x1
#define PMIC_RG_CHR_EN_SHIFT 4
#define PMIC_RG_CSDAC_EN_MASK 0x1
#define PMIC_RG_CSDAC_EN_SHIFT 3
#define PMIC_RG_PCHR_AUTOMODE_MASK 0x1
#define PMIC_RG_PCHR_AUTOMODE_SHIFT 2
#define PMIC_RGS_CHR_LDO_DET_MASK 0x1
#define PMIC_RGS_CHR_LDO_DET_SHIFT 1
#define PMIC_RG_VCDT_HV_EN_MASK 0x1
#define PMIC_RG_VCDT_HV_EN_SHIFT 0
#define PMIC_RG_VCDT_HV_VTH_MASK 0xF
#define PMIC_RG_VCDT_HV_VTH_SHIFT 4
#define PMIC_RG_VCDT_LV_VTH_MASK 0xF
#define PMIC_RG_VCDT_LV_VTH_SHIFT 0
#define PMIC_RGS_VBAT_CC_DET_MASK 0x1
#define PMIC_RGS_VBAT_CC_DET_SHIFT 7
#define PMIC_RGS_VBAT_CV_DET_MASK 0x1
#define PMIC_RGS_VBAT_CV_DET_SHIFT 6
#define PMIC_RGS_CS_DET_MASK 0x1
#define PMIC_RGS_CS_DET_SHIFT 5
#define PMIC_RG_CS_EN_MASK 0x1
#define PMIC_RG_CS_EN_SHIFT 3
#define PMIC_RG_VBAT_CC_EN_MASK 0x1
#define PMIC_RG_VBAT_CC_EN_SHIFT 2
#define PMIC_RG_VBAT_CV_EN_MASK 0x1
#define PMIC_RG_VBAT_CV_EN_SHIFT 1
#define PMIC_RG_VBAT_CC_VTH_MASK 0x3
#define PMIC_RG_VBAT_CC_VTH_SHIFT 6
#define PMIC_RG_VBAT_CV_VTH_MASK 0x1F
#define PMIC_RG_VBAT_CV_VTH_SHIFT 0
#define PMIC_RG_CS_VTH_MASK 0xF
#define PMIC_RG_CS_VTH_SHIFT 0
#define PMIC_RG_PCHR_TOLTC_MASK 0x7
#define PMIC_RG_PCHR_TOLTC_SHIFT 4
#define PMIC_RG_PCHR_TOHTC_MASK 0x7
#define PMIC_RG_PCHR_TOHTC_SHIFT 0
#define PMIC_RGS_VBAT_OV_DET_MASK 0x1
#define PMIC_RGS_VBAT_OV_DET_SHIFT 6
#define PMIC_RG_VBAT_OV_DEG_MASK 0x1
#define PMIC_RG_VBAT_OV_DEG_SHIFT 5
#define PMIC_RG_VBAT_OV_VTH_MASK 0x7
#define PMIC_RG_VBAT_OV_VTH_SHIFT 1
#define PMIC_RG_VBAT_OV_EN_MASK 0x1
#define PMIC_RG_VBAT_OV_EN_SHIFT 0
#define PMIC_RGS_BATON_UNDET_MASK 0x1
#define PMIC_RGS_BATON_UNDET_SHIFT 12
#define PMIC_RG_BATON_HT_TRIM_SET_MASK 0x1
#define PMIC_RG_BATON_HT_TRIM_SET_SHIFT 7
#define PMIC_RG_BATON_HT_TRIM_MASK 0x7
#define PMIC_RG_BATON_HT_TRIM_SHIFT 4
#define PMIC_BATON_TDET_EN_MASK 0x1
#define PMIC_BATON_TDET_EN_SHIFT 2
#define PMIC_RG_BATON_HT_EN_MASK 0x1
#define PMIC_RG_BATON_HT_EN_SHIFT 1
#define PMIC_RG_BATON_EN_MASK 0x1
#define PMIC_RG_BATON_EN_SHIFT 0
#define PMIC_RG_CSDAC_DATA_MASK 0x3FF
#define PMIC_RG_CSDAC_DATA_SHIFT 0
#define PMIC_RG_FRC_CSVTH_USBDL_MASK 0x1
#define PMIC_RG_FRC_CSVTH_USBDL_SHIFT 0
#define PMIC_RGS_OTG_BVALID_DET_MASK 0x1
#define PMIC_RGS_OTG_BVALID_DET_SHIFT 6
#define PMIC_RG_OTG_BVALID_EN_MASK 0x1
#define PMIC_RG_OTG_BVALID_EN_SHIFT 5
#define PMIC_RG_PCHR_FLAG_EN_MASK 0x1
#define PMIC_RG_PCHR_FLAG_EN_SHIFT 4
#define PMIC_RGS_PCHR_FLAG_OUT_MASK 0xF
#define PMIC_RGS_PCHR_FLAG_OUT_SHIFT 0
#define PMIC_RG_PCHR_FLAG_SEL_MASK 0x3F
#define PMIC_RG_PCHR_FLAG_SEL_SHIFT 0
#define PMIC_RG_PCHR_FT_CTRL_MASK 0x7
#define PMIC_RG_PCHR_FT_CTRL_SHIFT 4
#define PMIC_RG_PCHR_RST_MASK 0x1
#define PMIC_RG_PCHR_RST_SHIFT 2
#define PMIC_RG_CSDAC_TESTMODE_MASK 0x1
#define PMIC_RG_CSDAC_TESTMODE_SHIFT 1
#define PMIC_RG_PCHR_TESTMODE_MASK 0x1
#define PMIC_RG_PCHR_TESTMODE_SHIFT 0
#define PMIC_RG_CHRWDT_WR_MASK 0x1
#define PMIC_RG_CHRWDT_WR_SHIFT 8
#define PMIC_RG_CHRWDT_EN_MASK 0x1
#define PMIC_RG_CHRWDT_EN_SHIFT 4
#define PMIC_RG_CHRWDT_TD_MASK 0xF
#define PMIC_RG_CHRWDT_TD_SHIFT 0
#define PMIC_RG_PCHR_RV_MASK 0xFF
#define PMIC_RG_PCHR_RV_SHIFT 0
#define PMIC_RGS_CHRWDT_OUT_MASK 0x1
#define PMIC_RGS_CHRWDT_OUT_SHIFT 2
#define PMIC_RG_CHRWDT_FLAG_WR_MASK 0x1
#define PMIC_RG_CHRWDT_FLAG_WR_SHIFT 1
#define PMIC_RG_CHRWDT_INT_EN_MASK 0x1
#define PMIC_RG_CHRWDT_INT_EN_SHIFT 0
#define PMIC_ADCIN_VCHR_EN_MASK 0x1
#define PMIC_ADCIN_VCHR_EN_SHIFT 12
#define PMIC_ADCIN_VSEN_EN_MASK 0x1
#define PMIC_ADCIN_VSEN_EN_SHIFT 11
#define PMIC_ADCIN_VBAT_EN_MASK 0x1
#define PMIC_ADCIN_VBAT_EN_SHIFT 10
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK 0x1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT 9
#define PMIC_ADCIN_VSEN_MUX_EN_MASK 0x1
#define PMIC_ADCIN_VSEN_MUX_EN_SHIFT 8
#define PMIC_RG_USBDL_SET_MASK 0x1
#define PMIC_RG_USBDL_SET_SHIFT 3
#define PMIC_RG_USBDL_RST_MASK 0x1
#define PMIC_RG_USBDL_RST_SHIFT 2
#define PMIC_RG_UVLO_VTHL_MASK 0x3
#define PMIC_RG_UVLO_VTHL_SHIFT 0
#define PMIC_RG_BGR_UNCHOP_MASK 0x1
#define PMIC_RG_BGR_UNCHOP_SHIFT 5
#define PMIC_RG_BGR_UNCHOP_PH_MASK 0x1
#define PMIC_RG_BGR_UNCHOP_PH_SHIFT 4
#define PMIC_RG_BGR_RSEL_MASK 0x7
#define PMIC_RG_BGR_RSEL_SHIFT 0
#define PMIC_RGS_BC11_CMP_OUT_MASK 0x1
#define PMIC_RGS_BC11_CMP_OUT_SHIFT 7
#define PMIC_RG_BC11_VSRC_EN_MASK 0x3
#define PMIC_RG_BC11_VSRC_EN_SHIFT 2
#define PMIC_RG_BC11_RST_MASK 0x1
#define PMIC_RG_BC11_RST_SHIFT 1
#define PMIC_RG_BC11_BB_CTRL_MASK 0x1
#define PMIC_RG_BC11_BB_CTRL_SHIFT 0
#define PMIC_RG_BC11_BIAS_EN_MASK 0x1
#define PMIC_RG_BC11_BIAS_EN_SHIFT 7
#define PMIC_RG_BC11_IPU_EN_MASK 0x3
#define PMIC_RG_BC11_IPU_EN_SHIFT 5
#define PMIC_RG_BC11_IPD_EN_MASK 0x3
#define PMIC_RG_BC11_IPD_EN_SHIFT 3
#define PMIC_RG_BC11_CMP_EN_MASK 0x3
#define PMIC_RG_BC11_CMP_EN_SHIFT 1
#define PMIC_RG_BC11_VREF_VTH_MASK 0x1
#define PMIC_RG_BC11_VREF_VTH_SHIFT 0
#define PMIC_RG_CSDAC_STP_DEC_MASK 0x7
#define PMIC_RG_CSDAC_STP_DEC_SHIFT 4
#define PMIC_RG_CSDAC_STP_INC_MASK 0x7
#define PMIC_RG_CSDAC_STP_INC_SHIFT 0
#define PMIC_RG_CSDAC_STP_MASK 0x7
#define PMIC_RG_CSDAC_STP_SHIFT 4
#define PMIC_RG_CSDAC_DLY_MASK 0x7
#define PMIC_RG_CSDAC_DLY_SHIFT 0
#define PMIC_RG_CHRIND_DIMMING_MASK 0x1
#define PMIC_RG_CHRIND_DIMMING_SHIFT 7
#define PMIC_RG_CHRIND_ON_MASK 0x1
#define PMIC_RG_CHRIND_ON_SHIFT 6
#define PMIC_RG_LOW_ICH_DB_MASK 0x3F
#define PMIC_RG_LOW_ICH_DB_SHIFT 0
#define PMIC_RG_ULC_DET_EN_MASK 0x1
#define PMIC_RG_ULC_DET_EN_SHIFT 7
#define PMIC_RG_HWCV_EN_MASK 0x1
#define PMIC_RG_HWCV_EN_SHIFT 6
#define PMIC_RG_TRACKING_EN_MASK 0x1
#define PMIC_RG_TRACKING_EN_SHIFT 4
#define PMIC_RG_CSDAC_MODE_MASK 0x1
#define PMIC_RG_CSDAC_MODE_SHIFT 2
#define PMIC_RG_VCDT_MODE_MASK 0x1
#define PMIC_RG_VCDT_MODE_SHIFT 1
#define PMIC_RG_CV_MODE_MASK 0x1
#define PMIC_RG_CV_MODE_SHIFT 0
#define PMIC_RG_ICHRG_TRIM_MASK 0xF
#define PMIC_RG_ICHRG_TRIM_SHIFT 4
#define PMIC_RG_BGR_TRIM_EN_MASK 0x1
#define PMIC_RG_BGR_TRIM_EN_SHIFT 0
#define PMIC_RG_BGR_TRIM_MASK 0x1F
#define PMIC_RG_BGR_TRIM_SHIFT 0
#define PMIC_RG_OVP_TRIM_MASK 0xF
#define PMIC_RG_OVP_TRIM_SHIFT 0
#define PMIC_RG_BGR_TEST_RSTB_MASK 0x1
#define PMIC_RG_BGR_TEST_RSTB_SHIFT 7
#define PMIC_RG_BGR_TEST_EN_MASK 0x1
#define PMIC_RG_BGR_TEST_EN_SHIFT 6
#define PMIC_QI_BGR_EXT_BUF_EN_MASK 0x1
#define PMIC_QI_BGR_EXT_BUF_EN_SHIFT 5
#define PMIC_CHR_OSC_TRIM_MASK 0x1F
#define PMIC_CHR_OSC_TRIM_SHIFT 0
#define PMIC_RG_DAC_USBDL_MAX_MASK 0x3FF
#define PMIC_RG_DAC_USBDL_MAX_SHIFT 0
#define PMIC_RG_PCHR_RSV_MASK 0xFF
#define PMIC_RG_PCHR_RSV_SHIFT 0
#define PMIC_CID_MASK 0xFFFF
#define PMIC_CID_SHIFT 0
#define PMIC_RG_STRUP_6M_PDN_MASK 0x1
#define PMIC_RG_STRUP_6M_PDN_SHIFT 15
#define PMIC_RG_ACCDET_CK_PDN_MASK 0x1
#define PMIC_RG_ACCDET_CK_PDN_SHIFT 14
#define PMIC_RG_AUXADC_CK_PDN_MASK 0x1
#define PMIC_RG_AUXADC_CK_PDN_SHIFT 13
#define PMIC_RG_SMPS_CK_DIV_PDN_MASK 0x1
#define PMIC_RG_SMPS_CK_DIV_PDN_SHIFT 12
#define PMIC_RG_SMPS_CK_DIV2_PDN_MASK 0x1
#define PMIC_RG_SMPS_CK_DIV2_PDN_SHIFT 11
#define PMIC_RG_SPK_DIV_PDN_MASK 0x1
#define PMIC_RG_SPK_DIV_PDN_SHIFT 10
#define PMIC_RG_SPK_PWM_DIV_PDN_MASK 0x1
#define PMIC_RG_SPK_PWM_DIV_PDN_SHIFT 9
#define PMIC_RG_RTC_MCLK_PDN_MASK 0x1
#define PMIC_RG_RTC_MCLK_PDN_SHIFT 8
#define PMIC_RG_BST_DRV_1M_CK_PDN_MASK 0x1
#define PMIC_RG_BST_DRV_1M_CK_PDN_SHIFT 7
#define PMIC_RG_FGADC_ANA_CK_PDN_MASK 0x1
#define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT 6
#define PMIC_RG_FGADC_CK_PDN_MASK 0x1
#define PMIC_RG_FGADC_CK_PDN_SHIFT 5
#define PMIC_RG_EFUSE_CK_PDN_MASK 0x1
#define PMIC_RG_EFUSE_CK_PDN_SHIFT 4
#define PMIC_RG_PWMOC_CK_PDN_MASK 0x1
#define PMIC_RG_PWMOC_CK_PDN_SHIFT 3
#define PMIC_RG_SPK_CK_PDN_MASK 0x1
#define PMIC_RG_SPK_CK_PDN_SHIFT 2
#define PMIC_RG_AUD_13M_PDN_MASK 0x1
#define PMIC_RG_AUD_13M_PDN_SHIFT 1
#define PMIC_RG_AUD_26M_PDN_MASK 0x1
#define PMIC_RG_AUD_26M_PDN_SHIFT 0
#define PMIC_RG_TOP_CKPDN2_RSV_15_MASK 0x1
#define PMIC_RG_TOP_CKPDN2_RSV_15_SHIFT 15
#define PMIC_RG_RTC_75K_CK_PDN_MASK 0x1
#define PMIC_RG_RTC_75K_CK_PDN_SHIFT 14
#define PMIC_RG_STRUP_32K_CK_PDN_MASK 0x1
#define PMIC_RG_STRUP_32K_CK_PDN_SHIFT 13
#define PMIC_RG_BUCK_1M_CK_PDN_MASK 0x1
#define PMIC_RG_BUCK_1M_CK_PDN_SHIFT 12
#define PMIC_RG_BUCK32K_PDN_MASK 0x1
#define PMIC_RG_BUCK32K_PDN_SHIFT 11
#define PMIC_RG_BUCK_ANA_CK_PDN_MASK 0x1
#define PMIC_RG_BUCK_ANA_CK_PDN_SHIFT 10
#define PMIC_RG_BUCK_CK_PDN_MASK 0x1
#define PMIC_RG_BUCK_CK_PDN_SHIFT 9
#define PMIC_RG_CHR1M_CK_PDN_MASK 0x1
#define PMIC_RG_CHR1M_CK_PDN_SHIFT 8
#define PMIC_RG_DRV_32K_CK_PDN_MASK 0x1
#define PMIC_RG_DRV_32K_CK_PDN_SHIFT 7
#define PMIC_RG_INTRP_CK_PDN_MASK 0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT 6
#define PMIC_RG_LDOSTB_1M_CK_PDN_MASK 0x1
#define PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT 5
#define PMIC_RG_PCHR_32K_CK_PDN_MASK 0x1
#define PMIC_RG_PCHR_32K_CK_PDN_SHIFT 4
#define PMIC_RG_RTC_32K_CK_PDN_MASK 0x1
#define PMIC_RG_RTC_32K_CK_PDN_SHIFT 3
#define PMIC_RG_STRUP_75K_CK_PDN_MASK 0x1
#define PMIC_RG_STRUP_75K_CK_PDN_SHIFT 2
#define PMIC_RG_FQMTR_PDN_MASK 0x1
#define PMIC_RG_FQMTR_PDN_SHIFT 1
#define PMIC_RG_RTC32K_1V8_PDN_MASK 0x1
#define PMIC_RG_RTC32K_1V8_PDN_SHIFT 0
#define PMIC_RG_TOP_GPIO_CKPDN_RSV_15_14_MASK 0x3
#define PMIC_RG_TOP_GPIO_CKPDN_RSV_15_14_SHIFT 14
#define PMIC_RG_GPIO32K_PDN_MASK 0x7F
#define PMIC_RG_GPIO32K_PDN_SHIFT 7
#define PMIC_RG_GPIO26M_PDN_MASK 0x7F
#define PMIC_RG_GPIO26M_PDN_SHIFT 0
#define PMIC_RG_TOP_RST_CON_RSV_15_9_MASK 0x7F
#define PMIC_RG_TOP_RST_CON_RSV_15_9_SHIFT 9
#define PMIC_RG_FQMTR_RST_MASK 0x1
#define PMIC_RG_FQMTR_RST_SHIFT 8
#define PMIC_RG_RTC_RST_MASK 0x1
#define PMIC_RG_RTC_RST_SHIFT 7
#define PMIC_RG_DRIVER_RST_MASK 0x1
#define PMIC_RG_DRIVER_RST_SHIFT 6
#define PMIC_RG_SPK_RST_MASK 0x1
#define PMIC_RG_SPK_RST_SHIFT 5
#define PMIC_RG_ACCDET_RST_MASK 0x1
#define PMIC_RG_ACCDET_RST_SHIFT 4
#define PMIC_RG_FGADC_RST_MASK 0x1
#define PMIC_RG_FGADC_RST_SHIFT 3
#define PMIC_RG_AUDIO_RST_MASK 0x1
#define PMIC_RG_AUDIO_RST_SHIFT 2
#define PMIC_RG_AUXADC_RST_MASK 0x1
#define PMIC_RG_AUXADC_RST_SHIFT 1
#define PMIC_RG_EFUSE_MAN_RST_MASK 0x1
#define PMIC_RG_EFUSE_MAN_RST_SHIFT 0
#define PMIC_RG_WRP_PDN_MASK 0x1
#define PMIC_RG_WRP_PDN_SHIFT 7
#define PMIC_RG_WRP_32K_PDN_MASK 0x1
#define PMIC_RG_WRP_32K_PDN_SHIFT 6
#define PMIC_RG_WRP_EINT_PDN_MASK 0x1
#define PMIC_RG_WRP_EINT_PDN_SHIFT 5
#define PMIC_RG_WRP_KP_PDN_MASK 0x1
#define PMIC_RG_WRP_KP_PDN_SHIFT 4
#define PMIC_RG_WRP_PWM_PDN_MASK 0x1
#define PMIC_RG_WRP_PWM_PDN_SHIFT 3
#define PMIC_RG_WRP_I2C2_PDN_MASK 0x1
#define PMIC_RG_WRP_I2C2_PDN_SHIFT 2
#define PMIC_RG_WRP_I2C1_PDN_MASK 0x1
#define PMIC_RG_WRP_I2C1_PDN_SHIFT 1
#define PMIC_RG_WRP_I2C0_PDN_MASK 0x1
#define PMIC_RG_WRP_I2C0_PDN_SHIFT 0
#define PMIC_RG_WRP_RST_MASK 0x1
#define PMIC_RG_WRP_RST_SHIFT 6
#define PMIC_RG_EINT_RST_MASK 0x1
#define PMIC_RG_EINT_RST_SHIFT 5
#define PMIC_RG_KP_RST_MASK 0x1
#define PMIC_RG_KP_RST_SHIFT 4
#define PMIC_RG_PWM_RST_MASK 0x1
#define PMIC_RG_PWM_RST_SHIFT 3
#define PMIC_RG_I2C2_RST_MASK 0x1
#define PMIC_RG_I2C2_RST_SHIFT 2
#define PMIC_RG_I2C1_RST_MASK 0x1
#define PMIC_RG_I2C1_RST_SHIFT 1
#define PMIC_RG_I2C0_RST_MASK 0x1
#define PMIC_RG_I2C0_RST_SHIFT 0
#define PMIC_RG_PWRKEY_RST_TD_MASK 0x3
#define PMIC_RG_PWRKEY_RST_TD_SHIFT 8
#define PMIC_RG_PWRRST_TMR_DIS_MASK 0x1
#define PMIC_RG_PWRRST_TMR_DIS_SHIFT 7
#define PMIC_RG_PWRKEY_RST_EN_MASK 0x1
#define PMIC_RG_PWRKEY_RST_EN_SHIFT 6
#define PMIC_RG_HOMEKEY_RST_EN_MASK 0x1
#define PMIC_RG_HOMEKEY_RST_EN_SHIFT 5
#define PMIC_RG_RST_PART_SEL_MASK 0x1
#define PMIC_RG_RST_PART_SEL_SHIFT 4
#define PMIC_RG_TOP_RST_MISC_RSV_3_MASK 0x1
#define PMIC_RG_TOP_RST_MISC_RSV_3_SHIFT 3
#define PMIC_RG_STRUP_MAN_RST_EN_MASK 0x1
#define PMIC_RG_STRUP_MAN_RST_EN_SHIFT 2
#define PMIC_RG_SYSRSTB_EN_MASK 0x1
#define PMIC_RG_SYSRSTB_EN_SHIFT 1
#define PMIC_RG_AP_RST_DIS_MASK 0x1
#define PMIC_RG_AP_RST_DIS_SHIFT 0
#define PMIC_RG_OSC_SEL_ALIGN_DIS_MASK 0x1
#define PMIC_RG_OSC_SEL_ALIGN_DIS_SHIFT 15
#define PMIC_rg_spitxck_inv_sel_MASK 0x1
#define PMIC_rg_spitxck_inv_sel_SHIFT 14
#define PMIC_RG_OSC_HW_SEL_MASK 0x1
#define PMIC_RG_OSC_HW_SEL_SHIFT 13
#define PMIC_RG_CLKSQ_HW_AUTO_EN_MASK 0x1
#define PMIC_RG_CLKSQ_HW_AUTO_EN_SHIFT 12
#define PMIC_RG_SRCLKPERI_HW_AUTO_EN_MASK 0x1
#define PMIC_RG_SRCLKPERI_HW_AUTO_EN_SHIFT 11
#define PMIC_RG_SRCLKMD2_HW_AUTO_EN_MASK 0x1
#define PMIC_RG_SRCLKMD2_HW_AUTO_EN_SHIFT 10
#define PMIC_RG_SRCVOLT_HW_AUTO_EN_MASK 0x1
#define PMIC_RG_SRCVOLT_HW_AUTO_EN_SHIFT 9
#define PMIC_RG_OSC_SEL_AUTO_MASK 0x1
#define PMIC_RG_OSC_SEL_AUTO_SHIFT 8
#define PMIC_RG_TOP_CKCON1_RSV_07_MASK 0x1
#define PMIC_RG_TOP_CKCON1_RSV_07_SHIFT 7
#define PMIC_RG_SMPS_DIV2_SRC_AUTOFF_DIS_MASK 0x1
#define PMIC_RG_SMPS_DIV2_SRC_AUTOFF_DIS_SHIFT 6
#define PMIC_RG_SMPS_AUTOFF_DIS_MASK 0x1
#define PMIC_RG_SMPS_AUTOFF_DIS_SHIFT 5
#define PMIC_RG_CLKSQ_EN_MASK 0x1
#define PMIC_RG_CLKSQ_EN_SHIFT 4
#define PMIC_RG_SRCLKPERI_EN_MASK 0x1
#define PMIC_RG_SRCLKPERI_EN_SHIFT 3
#define PMIC_RG_SRCLKMD2_EN_MASK 0x1
#define PMIC_RG_SRCLKMD2_EN_SHIFT 2
#define PMIC_RG_SRCVOLT_EN_MASK 0x1
#define PMIC_RG_SRCVOLT_EN_SHIFT 1
#define PMIC_RG_OSC_SEL_MASK 0x1
#define PMIC_RG_OSC_SEL_SHIFT 0
#define PMIC_RG_FQMTR_CKSEL_MASK 0x1
#define PMIC_RG_FQMTR_CKSEL_SHIFT 15
#define PMIC_RG_ACCDET_CKSEL_MASK 0x3
#define PMIC_RG_ACCDET_CKSEL_SHIFT 13
#define PMIC_RG_FG_ANA_CKSEL_MASK 0x1
#define PMIC_RG_FG_ANA_CKSEL_SHIFT 12
#define PMIC_RG_REGCK_SEL_MASK 0x3
#define PMIC_RG_REGCK_SEL_SHIFT 10
#define PMIC_RG_BUCK_2M_SEL_EN_MASK 0x1
#define PMIC_RG_BUCK_2M_SEL_EN_SHIFT 9
#define PMIC_VPROC_6M_SEL_MASK 0x1
#define PMIC_VPROC_6M_SEL_SHIFT 8
#define PMIC_VCORE_6M_SEL_MASK 0x1
#define PMIC_VCORE_6M_SEL_SHIFT 7
#define PMIC_RG_SPK_DIV_SEL_MASK 0x3
#define PMIC_RG_SPK_DIV_SEL_SHIFT 5
#define PMIC_RG_SPK_PWM_DIV_SEL_MASK 0x3
#define PMIC_RG_SPK_PWM_DIV_SEL_SHIFT 3
#define PMIC_RG_AUXADC_DIV_SEL_MASK 0x7
#define PMIC_RG_AUXADC_DIV_SEL_SHIFT 0
#define PMIC_AUXADC_TSTSEL_MASK 0x1
#define PMIC_AUXADC_TSTSEL_SHIFT 15
#define PMIC_PMU75K_TST_DIS_MASK 0x1
#define PMIC_PMU75K_TST_DIS_SHIFT 14
#define PMIC_SMPS_TST_DIS_MASK 0x1
#define PMIC_SMPS_TST_DIS_SHIFT 13
#define PMIC_CHR1M_TST_DIS_MASK 0x1
#define PMIC_CHR1M_TST_DIS_SHIFT 12
#define PMIC_AUD26M_TST_DIS_MASK 0x1
#define PMIC_AUD26M_TST_DIS_SHIFT 11
#define PMIC_RTC32K_TST_DIS_MASK 0x1
#define PMIC_RTC32K_TST_DIS_SHIFT 10
#define PMIC_FG_TST_DIS_MASK 0x1
#define PMIC_FG_TST_DIS_SHIFT 9
#define PMIC_SPK_TST_DIS_MASK 0x1
#define PMIC_SPK_TST_DIS_SHIFT 8
#define PMIC_CHR1M_TSTSEL_MASK 0x3
#define PMIC_CHR1M_TSTSEL_SHIFT 6
#define PMIC_SMPS_TSTSEL_MASK 0x1
#define PMIC_SMPS_TSTSEL_SHIFT 5
#define PMIC_PMU75K_TSTSEL_MASK 0x1
#define PMIC_PMU75K_TSTSEL_SHIFT 4
#define PMIC_AUD26M_TSTSEL_MASK 0x1
#define PMIC_AUD26M_TSTSEL_SHIFT 3
#define PMIC_RTC32K_TSTSEL_MASK 0x1
#define PMIC_RTC32K_TSTSEL_SHIFT 2
#define PMIC_FG_TSTSEL_MASK 0x1
#define PMIC_FG_TSTSEL_SHIFT 1
#define PMIC_SPK_TSTSEL_MASK 0x1
#define PMIC_SPK_TSTSEL_SHIFT 0
#define PMIC_RG_TOP_CKTST2_RSV_15_8_MASK 0xFF
#define PMIC_RG_TOP_CKTST2_RSV_15_8_SHIFT 8
#define PMIC_OSC32_CKSEL_MASK 0x1
#define PMIC_OSC32_CKSEL_SHIFT 7
#define PMIC_XOSC32_TSTSEL_MASK 0x1
#define PMIC_XOSC32_TSTSEL_SHIFT 6
#define PMIC_XOSC32_TST_DIS_MASK 0x1
#define PMIC_XOSC32_TST_DIS_SHIFT 5
#define PMIC_RG_PCHR_TEST_CK_SEL_MASK 0x1
#define PMIC_RG_PCHR_TEST_CK_SEL_SHIFT 4
#define PMIC_RG_STRUP_75K_26M_SEL_MASK 0x1
#define PMIC_RG_STRUP_75K_26M_SEL_SHIFT 3
#define PMIC_ACCDET_TSTSEL_MASK 0x1
#define PMIC_ACCDET_TSTSEL_SHIFT 2
#define PMIC_CK1M2M_TSTSEL_MASK 0x1
#define PMIC_CK1M2M_TSTSEL_SHIFT 1
#define PMIC_BGR_TEST_CK_EN_MASK 0x1
#define PMIC_BGR_TEST_CK_EN_SHIFT 0
#define PMIC_VRF18_2_DEG_EN_MASK 0x1
#define PMIC_VRF18_2_DEG_EN_SHIFT 7
#define PMIC_VRF18_DEG_EN_MASK 0x1
#define PMIC_VRF18_DEG_EN_SHIFT 6
#define PMIC_VPA_DEG_EN_MASK 0x1
#define PMIC_VPA_DEG_EN_SHIFT 5
#define PMIC_VIO18_DEG_EN_MASK 0x1
#define PMIC_VIO18_DEG_EN_SHIFT 4
#define PMIC_VM_DEG_EN_MASK 0x1
#define PMIC_VM_DEG_EN_SHIFT 3
#define PMIC_VCORE_DEG_EN_MASK 0x1
#define PMIC_VCORE_DEG_EN_SHIFT 2
#define PMIC_VSRAM_DEG_EN_MASK 0x1
#define PMIC_VSRAM_DEG_EN_SHIFT 1
#define PMIC_VPROC_DEG_EN_MASK 0x1
#define PMIC_VPROC_DEG_EN_SHIFT 0
#define PMIC_OC_GEAR_BVALID_DET_MASK 0x3
#define PMIC_OC_GEAR_BVALID_DET_SHIFT 6
#define PMIC_OC_GEAR_VBATON_UNDET_MASK 0x3
#define PMIC_OC_GEAR_VBATON_UNDET_SHIFT 4
#define PMIC_OC_GEAR_LDO_MASK 0x3
#define PMIC_OC_GEAR_LDO_SHIFT 0
#define PMIC_VM_OC_WND_MASK 0x3
#define PMIC_VM_OC_WND_SHIFT 14
#define PMIC_VM_OC_THD_MASK 0x3
#define PMIC_VM_OC_THD_SHIFT 12
#define PMIC_VCORE_OC_WND_MASK 0x3
#define PMIC_VCORE_OC_WND_SHIFT 10
#define PMIC_VCORE_OC_THD_MASK 0x3
#define PMIC_VCORE_OC_THD_SHIFT 8
#define PMIC_VSRAM_OC_WND_MASK 0x3
#define PMIC_VSRAM_OC_WND_SHIFT 6
#define PMIC_VSRAM_OC_THD_MASK 0x3
#define PMIC_VSRAM_OC_THD_SHIFT 4
#define PMIC_VPROC_OC_WND_MASK 0x3
#define PMIC_VPROC_OC_WND_SHIFT 2
#define PMIC_VPROC_OC_THD_MASK 0x3
#define PMIC_VPROC_OC_THD_SHIFT 0
#define PMIC_VRF18_2_OC_WND_MASK 0x3
#define PMIC_VRF18_2_OC_WND_SHIFT 14
#define PMIC_VRF18_2_OC_THD_MASK 0x3
#define PMIC_VRF18_2_OC_THD_SHIFT 12
#define PMIC_VRF18_OC_WND_MASK 0x3
#define PMIC_VRF18_OC_WND_SHIFT 10
#define PMIC_VRF18_OC_THD_MASK 0x3
#define PMIC_VRF18_OC_THD_SHIFT 8
#define PMIC_VPA_OC_WND_MASK 0x3
#define PMIC_VPA_OC_WND_SHIFT 6
#define PMIC_VPA_OC_THD_MASK 0x3
#define PMIC_VPA_OC_THD_SHIFT 4
#define PMIC_VIO18_OC_WND_MASK 0x3
#define PMIC_VIO18_OC_WND_SHIFT 2
#define PMIC_VIO18_OC_THD_MASK 0x3
#define PMIC_VIO18_OC_THD_SHIFT 0
#define PMIC_INT_RSV_15_8_MASK 0xFF
#define PMIC_INT_RSV_15_8_SHIFT 8
#define PMIC_IVGEN_EXT_EN_MASK 0x1
#define PMIC_IVGEN_EXT_EN_SHIFT 7
#define PMIC_RG_PWRKEY_INT_SEL_MASK 0x1
#define PMIC_RG_PWRKEY_INT_SEL_SHIFT 4
#define PMIC_RG_HOMEKEY_INT_SEL_MASK 0x1
#define PMIC_RG_HOMEKEY_INT_SEL_SHIFT 3
#define PMIC_POLARITY_BVALID_DET_MASK 0x1
#define PMIC_POLARITY_BVALID_DET_SHIFT 2
#define PMIC_POLARITY_VBATON_UNDET_MASK 0x1
#define PMIC_POLARITY_VBATON_UNDET_SHIFT 1
#define PMIC_POLARITY_MASK 0x1
#define PMIC_POLARITY_SHIFT 0
#define PMIC_RG_MON_GRP_SEL_MASK 0xF
#define PMIC_RG_MON_GRP_SEL_SHIFT 8
#define PMIC_RG_MON_FLAG_SEL_MASK 0xFF
#define PMIC_RG_MON_FLAG_SEL_SHIFT 0
#define PMIC_RG_TEST_SPK_PWM_MASK 0x1
#define PMIC_RG_TEST_SPK_PWM_SHIFT 13
#define PMIC_RG_TEST_SPK_MASK 0x1
#define PMIC_RG_TEST_SPK_SHIFT 12
#define PMIC_RG_TEST_STRUP_MASK 0x1
#define PMIC_RG_TEST_STRUP_SHIFT 11
#define PMIC_RG_EFUSE_MODE_MASK 0x1
#define PMIC_RG_EFUSE_MODE_SHIFT 10
#define PMIC_RG_NANDTREE_MODE_MASK 0x1
#define PMIC_RG_NANDTREE_MODE_SHIFT 9
#define PMIC_RG_TEST_AUXADC_MASK 0x1
#define PMIC_RG_TEST_AUXADC_SHIFT 8
#define PMIC_RG_TEST_FGPLL_MASK 0x1
#define PMIC_RG_TEST_FGPLL_SHIFT 7
#define PMIC_RG_TEST_FG_MASK 0x1
#define PMIC_RG_TEST_FG_SHIFT 6
#define PMIC_RG_TEST_AUD_MASK 0x1
#define PMIC_RG_TEST_AUD_SHIFT 5
#define PMIC_RG_TEST_WRAP_MASK 0x1
#define PMIC_RG_TEST_WRAP_SHIFT 4
#define PMIC_RG_TEST_IO_FG_SEL_MASK 0x1
#define PMIC_RG_TEST_IO_FG_SEL_SHIFT 3
#define PMIC_RG_TEST_CLASSD_MASK 0x1
#define PMIC_RG_TEST_CLASSD_SHIFT 2
#define PMIC_RG_TEST_DRIVER_MASK 0x1
#define PMIC_RG_TEST_DRIVER_SHIFT 1
#define PMIC_RG_TEST_BOOST_MASK 0x1
#define PMIC_RG_TEST_BOOST_SHIFT 0
#define PMIC_VRTC_STATUS_MASK 0x1
#define PMIC_VRTC_STATUS_SHIFT 15
#define PMIC_STATUS_VRF28_2_EN_MASK 0x1
#define PMIC_STATUS_VRF28_2_EN_SHIFT 14
#define PMIC_STATUS_VRF28_EN_MASK 0x1
#define PMIC_STATUS_VRF28_EN_SHIFT 13
#define PMIC_STATUS_VSIM1_EN_MASK 0x1
#define PMIC_STATUS_VSIM1_EN_SHIFT 12
#define PMIC_STATUS_VSIM2_EN_MASK 0x1
#define PMIC_STATUS_VSIM2_EN_SHIFT 11
#define PMIC_STATUS_VTCXO_2_EN_MASK 0x1
#define PMIC_STATUS_VTCXO_2_EN_SHIFT 10
#define PMIC_STATUS_VTCXO_EN_MASK 0x1
#define PMIC_STATUS_VTCXO_EN_SHIFT 9
#define PMIC_STATUS_VUSB_EN_MASK 0x1
#define PMIC_STATUS_VUSB_EN_SHIFT 8
#define PMIC_STATUS_VRF18_2_EN_MASK 0x1
#define PMIC_STATUS_VRF18_2_EN_SHIFT 7
#define PMIC_STATUS_VRF18_EN_MASK 0x1
#define PMIC_STATUS_VRF18_EN_SHIFT 6
#define PMIC_STATUS_VPA_EN_MASK 0x1
#define PMIC_STATUS_VPA_EN_SHIFT 5
#define PMIC_STATUS_VIO18_EN_MASK 0x1
#define PMIC_STATUS_VIO18_EN_SHIFT 4
#define PMIC_STATUS_VM_EN_MASK 0x1
#define PMIC_STATUS_VM_EN_SHIFT 3
#define PMIC_STATUS_VCORE_EN_MASK 0x1
#define PMIC_STATUS_VCORE_EN_SHIFT 2
#define PMIC_STATUS_VSRAM_EN_MASK 0x1
#define PMIC_STATUS_VSRAM_EN_SHIFT 1
#define PMIC_STATUS_VPROC_EN_MASK 0x1
#define PMIC_STATUS_VPROC_EN_SHIFT 0
#define PMIC_STATUS_VA28_EN_MASK 0x1
#define PMIC_STATUS_VA28_EN_SHIFT 15
#define PMIC_STATUS_VAST_EN_MASK 0x1
#define PMIC_STATUS_VAST_EN_SHIFT 14
#define PMIC_STATUS_VA_EN_MASK 0x1
#define PMIC_STATUS_VA_EN_SHIFT 13
#define PMIC_STATUS_VCAMA_EN_MASK 0x1
#define PMIC_STATUS_VCAMA_EN_SHIFT 12
#define PMIC_STATUS_VEMC_1V8_EN_MASK 0x1
#define PMIC_STATUS_VEMC_1V8_EN_SHIFT 11
#define PMIC_STATUS_VEMC_3V3_EN_MASK 0x1
#define PMIC_STATUS_VEMC_3V3_EN_SHIFT 10
#define PMIC_STATUS_VGP1_EN_MASK 0x1
#define PMIC_STATUS_VGP1_EN_SHIFT 9
#define PMIC_STATUS_VGP2_EN_MASK 0x1
#define PMIC_STATUS_VGP2_EN_SHIFT 8
#define PMIC_STATUS_VGP3_EN_MASK 0x1
#define PMIC_STATUS_VGP3_EN_SHIFT 7
#define PMIC_STATUS_VGP4_EN_MASK 0x1
#define PMIC_STATUS_VGP4_EN_SHIFT 6
#define PMIC_STATUS_VGP5_EN_MASK 0x1
#define PMIC_STATUS_VGP5_EN_SHIFT 5
#define PMIC_STATUS_VGP6_EN_MASK 0x1
#define PMIC_STATUS_VGP6_EN_SHIFT 4
#define PMIC_STATUS_VIBR_EN_MASK 0x1
#define PMIC_STATUS_VIBR_EN_SHIFT 3
#define PMIC_STATUS_VIO28_EN_MASK 0x1
#define PMIC_STATUS_VIO28_EN_SHIFT 2
#define PMIC_STATUS_VMC1_EN_MASK 0x1
#define PMIC_STATUS_VMC1_EN_SHIFT 1
#define PMIC_STATUS_VMCH1_EN_MASK 0x1
#define PMIC_STATUS_VMCH1_EN_SHIFT 0
#define PMIC_VIO28_PG_DEB_MASK 0x1
#define PMIC_VIO28_PG_DEB_SHIFT 8
#define PMIC_VA28_PG_DEB_MASK 0x1
#define PMIC_VA28_PG_DEB_SHIFT 7
#define PMIC_VA_PG_DEB_MASK 0x1
#define PMIC_VA_PG_DEB_SHIFT 6
#define PMIC_VTCXO_PG_DEB_MASK 0x1
#define PMIC_VTCXO_PG_DEB_SHIFT 5
#define PMIC_VIO18_PG_DEB_MASK 0x1
#define PMIC_VIO18_PG_DEB_SHIFT 4
#define PMIC_VM_PG_DEB_MASK 0x1
#define PMIC_VM_PG_DEB_SHIFT 3
#define PMIC_VCORE_PG_DEB_MASK 0x1
#define PMIC_VCORE_PG_DEB_SHIFT 2
#define PMIC_VSRAM_PG_DEB_MASK 0x1
#define PMIC_VSRAM_PG_DEB_SHIFT 1
#define PMIC_VPROC_PG_DEB_MASK 0x1
#define PMIC_VPROC_PG_DEB_SHIFT 0
#define PMIC_rtc_xtal_det_rsv_MASK 0xF
#define PMIC_rtc_xtal_det_rsv_SHIFT 8
#define PMIC_rtc_xtal_det_done_MASK 0x1
#define PMIC_rtc_xtal_det_done_SHIFT 7
#define PMIC_RO_BATON_UNDET_MASK 0x1
#define PMIC_RO_BATON_UNDET_SHIFT 6
#define PMIC_PCHR_CHRDET_MASK 0x1
#define PMIC_PCHR_CHRDET_SHIFT 5
#define PMIC_VBAT_OV_MASK 0x1
#define PMIC_VBAT_OV_SHIFT 4
#define PMIC_PWRKEY_DEB_MASK 0x1
#define PMIC_PWRKEY_DEB_SHIFT 3
#define PMIC_USBDL_MASK 0x1
#define PMIC_USBDL_SHIFT 2
#define PMIC_PMU_TEST_MODE_SCAN_MASK 0x1
#define PMIC_PMU_TEST_MODE_SCAN_SHIFT 0
#define PMIC_OC_STATUS_VRF28_2_MASK 0x1
#define PMIC_OC_STATUS_VRF28_2_SHIFT 14
#define PMIC_OC_STATUS_VRF28_MASK 0x1
#define PMIC_OC_STATUS_VRF28_SHIFT 13
#define PMIC_OC_STATUS_VSIM1_MASK 0x1
#define PMIC_OC_STATUS_VSIM1_SHIFT 12
#define PMIC_OC_STATUS_VSIM2_MASK 0x1
#define PMIC_OC_STATUS_VSIM2_SHIFT 11
#define PMIC_OC_STATUS_VTCXO_2_MASK 0x1
#define PMIC_OC_STATUS_VTCXO_2_SHIFT 10
#define PMIC_OC_STATUS_VTCXO_MASK 0x1
#define PMIC_OC_STATUS_VTCXO_SHIFT 9
#define PMIC_OC_STATUS_VUSB_MASK 0x1
#define PMIC_OC_STATUS_VUSB_SHIFT 8
#define PMIC_OC_STATUS_VRF18_2_MASK 0x1
#define PMIC_OC_STATUS_VRF18_2_SHIFT 7
#define PMIC_OC_STATUS_VRF18_MASK 0x1
#define PMIC_OC_STATUS_VRF18_SHIFT 6
#define PMIC_OC_STATUS_VPA_MASK 0x1
#define PMIC_OC_STATUS_VPA_SHIFT 5
#define PMIC_OC_STATUS_VIO18_MASK 0x1
#define PMIC_OC_STATUS_VIO18_SHIFT 4
#define PMIC_OC_STATUS_VM_MASK 0x1
#define PMIC_OC_STATUS_VM_SHIFT 3
#define PMIC_OC_STATUS_VCORE_MASK 0x1
#define PMIC_OC_STATUS_VCORE_SHIFT 2
#define PMIC_OC_STATUS_VSRAM_MASK 0x1
#define PMIC_OC_STATUS_VSRAM_SHIFT 1
#define PMIC_OC_STATUS_VPROC_MASK 0x1
#define PMIC_OC_STATUS_VPROC_SHIFT 0
#define PMIC_OC_STATUS_VA28_MASK 0x1
#define PMIC_OC_STATUS_VA28_SHIFT 15
#define PMIC_OC_STATUS_VAST_MASK 0x1
#define PMIC_OC_STATUS_VAST_SHIFT 14
#define PMIC_OC_STATUS_VA_MASK 0x1
#define PMIC_OC_STATUS_VA_SHIFT 13
#define PMIC_OC_STATUS_VCAMA_MASK 0x1
#define PMIC_OC_STATUS_VCAMA_SHIFT 12
#define PMIC_OC_STATUS_VEMC_1V8_MASK 0x1
#define PMIC_OC_STATUS_VEMC_1V8_SHIFT 11
#define PMIC_OC_STATUS_VEMC_3V3_MASK 0x1
#define PMIC_OC_STATUS_VEMC_3V3_SHIFT 10
#define PMIC_OC_STATUS_VGP1_MASK 0x1
#define PMIC_OC_STATUS_VGP1_SHIFT 9
#define PMIC_OC_STATUS_VGP2_MASK 0x1
#define PMIC_OC_STATUS_VGP2_SHIFT 8
#define PMIC_OC_STATUS_VGP3_MASK 0x1
#define PMIC_OC_STATUS_VGP3_SHIFT 7
#define PMIC_OC_STATUS_VGP4_MASK 0x1
#define PMIC_OC_STATUS_VGP4_SHIFT 6
#define PMIC_OC_STATUS_VGP5_MASK 0x1
#define PMIC_OC_STATUS_VGP5_SHIFT 5
#define PMIC_OC_STATUS_VGP6_MASK 0x1
#define PMIC_OC_STATUS_VGP6_SHIFT 4
#define PMIC_OC_STATUS_VIBR_MASK 0x1
#define PMIC_OC_STATUS_VIBR_SHIFT 3
#define PMIC_OC_STATUS_VIO28_MASK 0x1
#define PMIC_OC_STATUS_VIO28_SHIFT 2
#define PMIC_OC_STATUS_VMC1_MASK 0x1
#define PMIC_OC_STATUS_VMC1_SHIFT 1
#define PMIC_OC_STATUS_VMCH1_MASK 0x1
#define PMIC_OC_STATUS_VMCH1_SHIFT 0
#define PMIC_HOMEKEY_DEB_MASK 0x1
#define PMIC_HOMEKEY_DEB_SHIFT 4
#define PMIC_NI_SPK_OC_DET_D_R_MASK 0x1
#define PMIC_NI_SPK_OC_DET_D_R_SHIFT 3
#define PMIC_NI_SPK_OC_DET_D_L_MASK 0x1
#define PMIC_NI_SPK_OC_DET_D_L_SHIFT 2
#define PMIC_NI_SPK_OC_DET_AB_R_MASK 0x1
#define PMIC_NI_SPK_OC_DET_AB_R_SHIFT 1
#define PMIC_NI_SPK_OC_DET_AB_L_MASK 0x1
#define PMIC_NI_SPK_OC_DET_AB_L_SHIFT 0
#define PMIC_RG_SIMLS2_SRST_CONF_MASK 0xF
#define PMIC_RG_SIMLS2_SRST_CONF_SHIFT 12
#define PMIC_RG_SIMLS2_SCLK_CONF_MASK 0xF
#define PMIC_RG_SIMLS2_SCLK_CONF_SHIFT 8
#define PMIC_RG_SIMLS1_SRST_CONF_MASK 0xF
#define PMIC_RG_SIMLS1_SRST_CONF_SHIFT 4
#define PMIC_RG_SIMLS1_SCLK_CONF_MASK 0xF
#define PMIC_RG_SIMLS1_SCLK_CONF_SHIFT 0
#define PMIC_TEST_OUT_L_MASK 0xFFFF
#define PMIC_TEST_OUT_L_SHIFT 0
#define PMIC_TEST_OUT_H_MASK 0xFFFF
#define PMIC_TEST_OUT_H_SHIFT 0
#define PMIC_RG_SIMLS_TDSEL_MASK 0x3
#define PMIC_RG_SIMLS_TDSEL_SHIFT 7
#define PMIC_RG_PMU_TDSEL_MASK 0x1
#define PMIC_RG_PMU_TDSEL_SHIFT 6
#define PMIC_RG_SPI_TDSEL_MASK 0x1
#define PMIC_RG_SPI_TDSEL_SHIFT 5
#define PMIC_RG_I2S_TDSEL_MASK 0x1
#define PMIC_RG_I2S_TDSEL_SHIFT 4
#define PMIC_RG_KP_TDSEL_MASK 0x1
#define PMIC_RG_KP_TDSEL_SHIFT 3
#define PMIC_RG_PWM_TDSEL_MASK 0x1
#define PMIC_RG_PWM_TDSEL_SHIFT 2
#define PMIC_RG_I2C_TDSEL_MASK 0x1
#define PMIC_RG_I2C_TDSEL_SHIFT 1
#define PMIC_RG_SIMAP_TDSEL_MASK 0x1
#define PMIC_RG_SIMAP_TDSEL_SHIFT 0
#define PMIC_RG_SIMLS_RDSEL_MASK 0x3
#define PMIC_RG_SIMLS_RDSEL_SHIFT 7
#define PMIC_RG_PMU_RDSEL_MASK 0x1
#define PMIC_RG_PMU_RDSEL_SHIFT 6
#define PMIC_RG_SPI_RDSEL_MASK 0x1
#define PMIC_RG_SPI_RDSEL_SHIFT 5
#define PMIC_RG_I2S_RDSEL_MASK 0x1
#define PMIC_RG_I2S_RDSEL_SHIFT 4
#define PMIC_RG_KP_RDSEL_MASK 0x1
#define PMIC_RG_KP_RDSEL_SHIFT 3
#define PMIC_RG_PWM_RDSEL_MASK 0x1
#define PMIC_RG_PWM_RDSEL_SHIFT 2
#define PMIC_RG_I2C_RDSEL_MASK 0x1
#define PMIC_RG_I2C_RDSEL_SHIFT 1
#define PMIC_RG_SIMAP_RDSEL_MASK 0x1
#define PMIC_RG_SIMAP_RDSEL_SHIFT 0
#define PMIC_RG_SMT15_MASK 0x1
#define PMIC_RG_SMT15_SHIFT 15
#define PMIC_RG_SMT14_MASK 0x1
#define PMIC_RG_SMT14_SHIFT 14
#define PMIC_RG_SMT13_MASK 0x1
#define PMIC_RG_SMT13_SHIFT 13
#define PMIC_RG_SMT12_MASK 0x1
#define PMIC_RG_SMT12_SHIFT 12
#define PMIC_RG_SMT11_MASK 0x1
#define PMIC_RG_SMT11_SHIFT 11
#define PMIC_RG_SMT10_MASK 0x1
#define PMIC_RG_SMT10_SHIFT 10
#define PMIC_RG_SMT9_MASK 0x1
#define PMIC_RG_SMT9_SHIFT 9
#define PMIC_RG_SMT8_MASK 0x1
#define PMIC_RG_SMT8_SHIFT 8
#define PMIC_RG_SMT7_MASK 0x1
#define PMIC_RG_SMT7_SHIFT 7
#define PMIC_RG_SMT6_MASK 0x1
#define PMIC_RG_SMT6_SHIFT 6
#define PMIC_RG_SMT5_MASK 0x1
#define PMIC_RG_SMT5_SHIFT 5
#define PMIC_RG_SMT4_MASK 0x1
#define PMIC_RG_SMT4_SHIFT 4
#define PMIC_RG_SMT3_MASK 0x1
#define PMIC_RG_SMT3_SHIFT 3
#define PMIC_RG_SMT2_MASK 0x1
#define PMIC_RG_SMT2_SHIFT 2
#define PMIC_RG_SMT1_MASK 0x1
#define PMIC_RG_SMT1_SHIFT 1
#define PMIC_RG_SMT0_MASK 0x1
#define PMIC_RG_SMT0_SHIFT 0
#define PMIC_RG_SMT31_MASK 0x1
#define PMIC_RG_SMT31_SHIFT 15
#define PMIC_RG_SMT30_MASK 0x1
#define PMIC_RG_SMT30_SHIFT 14
#define PMIC_RG_SMT29_MASK 0x1
#define PMIC_RG_SMT29_SHIFT 13
#define PMIC_RG_SMT28_MASK 0x1
#define PMIC_RG_SMT28_SHIFT 12
#define PMIC_RG_SMT27_MASK 0x1
#define PMIC_RG_SMT27_SHIFT 11
#define PMIC_RG_SMT26_MASK 0x1
#define PMIC_RG_SMT26_SHIFT 10
#define PMIC_RG_SMT25_MASK 0x1
#define PMIC_RG_SMT25_SHIFT 9
#define PMIC_RG_SMT24_MASK 0x1
#define PMIC_RG_SMT24_SHIFT 8
#define PMIC_RG_SMT23_MASK 0x1
#define PMIC_RG_SMT23_SHIFT 7
#define PMIC_RG_SMT22_MASK 0x1
#define PMIC_RG_SMT22_SHIFT 6
#define PMIC_RG_SMT21_MASK 0x1
#define PMIC_RG_SMT21_SHIFT 5
#define PMIC_RG_SMT20_MASK 0x1
#define PMIC_RG_SMT20_SHIFT 4
#define PMIC_RG_SMT19_MASK 0x1
#define PMIC_RG_SMT19_SHIFT 3
#define PMIC_RG_SMT18_MASK 0x1
#define PMIC_RG_SMT18_SHIFT 2
#define PMIC_RG_SMT17_MASK 0x1
#define PMIC_RG_SMT17_SHIFT 1
#define PMIC_RG_SMT16_MASK 0x1
#define PMIC_RG_SMT16_SHIFT 0
#define PMIC_RG_SMT47_MASK 0x1
#define PMIC_RG_SMT47_SHIFT 15
#define PMIC_RG_SMT46_MASK 0x1
#define PMIC_RG_SMT46_SHIFT 14
#define PMIC_RG_SMT45_MASK 0x1
#define PMIC_RG_SMT45_SHIFT 13
#define PMIC_RG_SMT44_MASK 0x1
#define PMIC_RG_SMT44_SHIFT 12
#define PMIC_RG_SMT43_MASK 0x1
#define PMIC_RG_SMT43_SHIFT 11
#define PMIC_RG_SMT42_MASK 0x1
#define PMIC_RG_SMT42_SHIFT 10
#define PMIC_RG_SMT41_MASK 0x1
#define PMIC_RG_SMT41_SHIFT 9
#define PMIC_RG_SMT40_MASK 0x1
#define PMIC_RG_SMT40_SHIFT 8
#define PMIC_RG_SMT39_MASK 0x1
#define PMIC_RG_SMT39_SHIFT 7
#define PMIC_RG_SMT38_MASK 0x1
#define PMIC_RG_SMT38_SHIFT 6
#define PMIC_RG_SMT37_MASK 0x1
#define PMIC_RG_SMT37_SHIFT 5
#define PMIC_RG_SMT36_MASK 0x1
#define PMIC_RG_SMT36_SHIFT 4
#define PMIC_RG_SMT35_MASK 0x1
#define PMIC_RG_SMT35_SHIFT 3
#define PMIC_RG_SMT34_MASK 0x1
#define PMIC_RG_SMT34_SHIFT 2
#define PMIC_RG_SMT33_MASK 0x1
#define PMIC_RG_SMT33_SHIFT 1
#define PMIC_RG_SMT32_MASK 0x1
#define PMIC_RG_SMT32_SHIFT 0
#define PMIC_RG_HOMEKEY_PDEN_MASK 0x1
#define PMIC_RG_HOMEKEY_PDEN_SHIFT 9
#define PMIC_RG_HOMEKEY_PUEN_MASK 0x1
#define PMIC_RG_HOMEKEY_PUEN_SHIFT 8
#define PMIC_RG_SMT50_MASK 0x1
#define PMIC_RG_SMT50_SHIFT 2
#define PMIC_RG_SMT49_MASK 0x1
#define PMIC_RG_SMT49_SHIFT 1
#define PMIC_RG_SMT48_MASK 0x1
#define PMIC_RG_SMT48_SHIFT 0
#define PMIC_RG_OCTL_SRCLKEN_PERI_MASK 0xF
#define PMIC_RG_OCTL_SRCLKEN_PERI_SHIFT 12
#define PMIC_RG_OCTL_SRCVOLTEN_MASK 0xF
#define PMIC_RG_OCTL_SRCVOLTEN_SHIFT 8
#define PMIC_RG_OCTL_INT_MASK 0xF
#define PMIC_RG_OCTL_INT_SHIFT 4
#define PMIC_RG_OCTL_HOMEKEY_MASK 0xF
#define PMIC_RG_OCTL_HOMEKEY_SHIFT 0
#define PMIC_RG_OCTL_SPI_CLK_MASK 0xF
#define PMIC_RG_OCTL_SPI_CLK_SHIFT 12
#define PMIC_RG_OCTL_WRAP_EVENT_MASK 0xF
#define PMIC_RG_OCTL_WRAP_EVENT_SHIFT 8
#define PMIC_RG_OCTL_RTC_32K1V8_MASK 0xF
#define PMIC_RG_OCTL_RTC_32K1V8_SHIFT 4
#define PMIC_RG_OCTL_SRCLKEN_MD2_MASK 0xF
#define PMIC_RG_OCTL_SRCLKEN_MD2_SHIFT 0
#define PMIC_RG_OCTL_ADC_CK_MASK 0xF
#define PMIC_RG_OCTL_ADC_CK_SHIFT 12
#define PMIC_RG_OCTL_SPI_MISO_MASK 0xF
#define PMIC_RG_OCTL_SPI_MISO_SHIFT 8
#define PMIC_RG_OCTL_SPI_MOSI_MASK 0xF
#define PMIC_RG_OCTL_SPI_MOSI_SHIFT 4
#define PMIC_RG_OCTL_SPI_CSN_MASK 0xF
#define PMIC_RG_OCTL_SPI_CSN_SHIFT 0
#define PMIC_RG_OCTL_DAC_WS_MASK 0xF
#define PMIC_RG_OCTL_DAC_WS_SHIFT 12
#define PMIC_RG_OCTL_DAC_CK_MASK 0xF
#define PMIC_RG_OCTL_DAC_CK_SHIFT 8
#define PMIC_RG_OCTL_ADC_DAT_MASK 0xF
#define PMIC_RG_OCTL_ADC_DAT_SHIFT 4
#define PMIC_RG_OCTL_ADC_WS_MASK 0xF
#define PMIC_RG_OCTL_ADC_WS_SHIFT 0
#define PMIC_RG_OCTL_COL2_MASK 0xF
#define PMIC_RG_OCTL_COL2_SHIFT 12
#define PMIC_RG_OCTL_COL1_MASK 0xF
#define PMIC_RG_OCTL_COL1_SHIFT 8
#define PMIC_RG_OCTL_COL0_MASK 0xF
#define PMIC_RG_OCTL_COL0_SHIFT 4
#define PMIC_RG_OCTL_DAC_DAT_MASK 0xF
#define PMIC_RG_OCTL_DAC_DAT_SHIFT 0
#define PMIC_RG_OCTL_COL6_MASK 0xF
#define PMIC_RG_OCTL_COL6_SHIFT 12
#define PMIC_RG_OCTL_COL5_MASK 0xF
#define PMIC_RG_OCTL_COL5_SHIFT 8
#define PMIC_RG_OCTL_COL4_MASK 0xF
#define PMIC_RG_OCTL_COL4_SHIFT 4
#define PMIC_RG_OCTL_COL3_MASK 0xF
#define PMIC_RG_OCTL_COL3_SHIFT 0
#define PMIC_RG_OCTL_ROW2_MASK 0xF
#define PMIC_RG_OCTL_ROW2_SHIFT 12
#define PMIC_RG_OCTL_ROW1_MASK 0xF
#define PMIC_RG_OCTL_ROW1_SHIFT 8
#define PMIC_RG_OCTL_ROW0_MASK 0xF
#define PMIC_RG_OCTL_ROW0_SHIFT 4
#define PMIC_RG_OCTL_COL7_MASK 0xF
#define PMIC_RG_OCTL_COL7_SHIFT 0
#define PMIC_RG_OCTL_ROW6_MASK 0xF
#define PMIC_RG_OCTL_ROW6_SHIFT 12
#define PMIC_RG_OCTL_ROW5_MASK 0xF
#define PMIC_RG_OCTL_ROW5_SHIFT 8
#define PMIC_RG_OCTL_ROW4_MASK 0xF
#define PMIC_RG_OCTL_ROW4_SHIFT 4
#define PMIC_RG_OCTL_ROW3_MASK 0xF
#define PMIC_RG_OCTL_ROW3_SHIFT 0
#define PMIC_RG_OCTL_PWM_MASK 0xF
#define PMIC_RG_OCTL_PWM_SHIFT 12
#define PMIC_RG_OCTL_VMSEL2_MASK 0xF
#define PMIC_RG_OCTL_VMSEL2_SHIFT 8
#define PMIC_RG_OCTL_VMSEL1_MASK 0xF
#define PMIC_RG_OCTL_VMSEL1_SHIFT 4
#define PMIC_RG_OCTL_ROW7_MASK 0xF
#define PMIC_RG_OCTL_ROW7_SHIFT 0
#define PMIC_RG_OCTL_SDA1_MASK 0xF
#define PMIC_RG_OCTL_SDA1_SHIFT 12
#define PMIC_RG_OCTL_SCL1_MASK 0xF
#define PMIC_RG_OCTL_SCL1_SHIFT 8
#define PMIC_RG_OCTL_SDA0_MASK 0xF
#define PMIC_RG_OCTL_SDA0_SHIFT 4
#define PMIC_RG_OCTL_SCL0_MASK 0xF
#define PMIC_RG_OCTL_SCL0_SHIFT 0
#define PMIC_RG_OCTL_SIM1_AP_SRST_MASK 0xF
#define PMIC_RG_OCTL_SIM1_AP_SRST_SHIFT 12
#define PMIC_RG_OCTL_SIM1_AP_SCLK_MASK 0xF
#define PMIC_RG_OCTL_SIM1_AP_SCLK_SHIFT 8
#define PMIC_RG_OCTL_SDA2_MASK 0xF
#define PMIC_RG_OCTL_SDA2_SHIFT 4
#define PMIC_RG_OCTL_SCL2_MASK 0xF
#define PMIC_RG_OCTL_SCL2_SHIFT 0
#define PMIC_RG_OCTL_SIMLS1_SRST_MASK 0xF
#define PMIC_RG_OCTL_SIMLS1_SRST_SHIFT 12
#define PMIC_RG_OCTL_SIMLS1_SCLK_MASK 0xF
#define PMIC_RG_OCTL_SIMLS1_SCLK_SHIFT 8
#define PMIC_RG_OCTL_SIM2_AP_SRST_MASK 0xF
#define PMIC_RG_OCTL_SIM2_AP_SRST_SHIFT 4
#define PMIC_RG_OCTL_SIM2_AP_SCLK_MASK 0xF
#define PMIC_RG_OCTL_SIM2_AP_SCLK_SHIFT 0
#define PMIC_RG_OCTL_SIMLS2_SRST_MASK 0xF
#define PMIC_RG_OCTL_SIMLS2_SRST_SHIFT 4
#define PMIC_RG_OCTL_SIMLS2_SCLK_MASK 0xF
#define PMIC_RG_OCTL_SIMLS2_SCLK_SHIFT 0
#define PMIC_RG_INT_EN_OV_MASK 0x1
#define PMIC_RG_INT_EN_OV_SHIFT 15
#define PMIC_RG_INT_EN_CHRDET_MASK 0x1
#define PMIC_RG_INT_EN_CHRDET_SHIFT 14
#define PMIC_RG_INT_EN_BVALID_DET_MASK 0x1
#define PMIC_RG_INT_EN_BVALID_DET_SHIFT 13
#define PMIC_RG_INT_EN_VBATON_UNDET_MASK 0x1
#define PMIC_RG_INT_EN_VBATON_UNDET_SHIFT 12
#define PMIC_RG_INT_EN_THR_H_MASK 0x1
#define PMIC_RG_INT_EN_THR_H_SHIFT 11
#define PMIC_RG_INT_EN_THR_L_MASK 0x1
#define PMIC_RG_INT_EN_THR_L_SHIFT 10
#define PMIC_RG_INT_EN_PWRKEY_MASK 0x1
#define PMIC_RG_INT_EN_PWRKEY_SHIFT 9
#define PMIC_RG_INT_EN_WATCHDOG_MASK 0x1
#define PMIC_RG_INT_EN_WATCHDOG_SHIFT 8
#define PMIC_RG_INT_EN_FG_BAT_H_MASK 0x1
#define PMIC_RG_INT_EN_FG_BAT_H_SHIFT 7
#define PMIC_RG_INT_EN_FG_BAT_L_MASK 0x1
#define PMIC_RG_INT_EN_FG_BAT_L_SHIFT 6
#define PMIC_RG_INT_EN_BAT_H_MASK 0x1
#define PMIC_RG_INT_EN_BAT_H_SHIFT 5
#define PMIC_RG_INT_EN_BAT_L_MASK 0x1
#define PMIC_RG_INT_EN_BAT_L_SHIFT 4
#define PMIC_RG_INT_EN_SPKR_MASK 0x1
#define PMIC_RG_INT_EN_SPKR_SHIFT 3
#define PMIC_RG_INT_EN_SPKL_MASK 0x1
#define PMIC_RG_INT_EN_SPKL_SHIFT 2
#define PMIC_RG_INT_EN_SPKR_AB_MASK 0x1
#define PMIC_RG_INT_EN_SPKR_AB_SHIFT 1
#define PMIC_RG_INT_EN_SPKL_AB_MASK 0x1
#define PMIC_RG_INT_EN_SPKL_AB_SHIFT 0
#define PMIC_RG_INT_EN_VRF18_2_MASK 0x1
#define PMIC_RG_INT_EN_VRF18_2_SHIFT 15
#define PMIC_RG_INT_EN_VRF18_MASK 0x1
#define PMIC_RG_INT_EN_VRF18_SHIFT 14
#define PMIC_RG_INT_EN_VPA_MASK 0x1
#define PMIC_RG_INT_EN_VPA_SHIFT 13
#define PMIC_RG_INT_EN_VIO18_MASK 0x1
#define PMIC_RG_INT_EN_VIO18_SHIFT 12
#define PMIC_RG_INT_EN_VM_MASK 0x1
#define PMIC_RG_INT_EN_VM_SHIFT 11
#define PMIC_RG_INT_EN_VCORE_MASK 0x1
#define PMIC_RG_INT_EN_VCORE_SHIFT 10
#define PMIC_RG_INT_EN_VSRAM_MASK 0x1
#define PMIC_RG_INT_EN_VSRAM_SHIFT 9
#define PMIC_RG_INT_EN_VPROC_MASK 0x1
#define PMIC_RG_INT_EN_VPROC_SHIFT 8
#define PMIC_RG_INT_EN_RTC_MASK 0x1
#define PMIC_RG_INT_EN_RTC_SHIFT 4
#define PMIC_RG_INT_EN_AUDIO_MASK 0x1
#define PMIC_RG_INT_EN_AUDIO_SHIFT 3
#define PMIC_RG_INT_EN_ACCDET_MASK 0x1
#define PMIC_RG_INT_EN_ACCDET_SHIFT 2
#define PMIC_RG_INT_EN_HOMEKEY_MASK 0x1
#define PMIC_RG_INT_EN_HOMEKEY_SHIFT 1
#define PMIC_RG_INT_EN_LDO_MASK 0x1
#define PMIC_RG_INT_EN_LDO_SHIFT 0
#define PMIC_RG_INT_STATUS_OV_MASK 0x1
#define PMIC_RG_INT_STATUS_OV_SHIFT 15
#define PMIC_RG_INT_STATUS_CHRDET_MASK 0x1
#define PMIC_RG_INT_STATUS_CHRDET_SHIFT 14
#define PMIC_RG_INT_STATUS_BVALID_DET_MASK 0x1
#define PMIC_RG_INT_STATUS_BVALID_DET_SHIFT 13
#define PMIC_RG_INT_STATUS_VBATON_UNDET_MASK 0x1
#define PMIC_RG_INT_STATUS_VBATON_UNDET_SHIFT 12
#define PMIC_RG_INT_STATUS_THR_H_MASK 0x1
#define PMIC_RG_INT_STATUS_THR_H_SHIFT 11
#define PMIC_RG_INT_STATUS_THR_L_MASK 0x1
#define PMIC_RG_INT_STATUS_THR_L_SHIFT 10
#define PMIC_RG_INT_STATUS_PWRKEY_MASK 0x1
#define PMIC_RG_INT_STATUS_PWRKEY_SHIFT 9
#define PMIC_RG_INT_STATUS_WATCHDOG_MASK 0x1
#define PMIC_RG_INT_STATUS_WATCHDOG_SHIFT 8
#define PMIC_RG_INT_STATUS_FG_BAT_H_MASK 0x1
#define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT 7
#define PMIC_RG_INT_STATUS_FG_BAT_L_MASK 0x1
#define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT 6
#define PMIC_RG_INT_STATUS_BAT_H_MASK 0x1
#define PMIC_RG_INT_STATUS_BAT_H_SHIFT 5
#define PMIC_RG_INT_STATUS_BAT_L_MASK 0x1
#define PMIC_RG_INT_STATUS_BAT_L_SHIFT 4
#define PMIC_RG_INT_STATUS_SPKR_MASK 0x1
#define PMIC_RG_INT_STATUS_SPKR_SHIFT 3
#define PMIC_RG_INT_STATUS_SPKL_MASK 0x1
#define PMIC_RG_INT_STATUS_SPKL_SHIFT 2
#define PMIC_RG_INT_STATUS_SPKR_AB_MASK 0x1
#define PMIC_RG_INT_STATUS_SPKR_AB_SHIFT 1
#define PMIC_RG_INT_STATUS_SPKL_AB_MASK 0x1
#define PMIC_RG_INT_STATUS_SPKL_AB_SHIFT 0
#define PMIC_RG_INT_STATUS_VRF18_2_MASK 0x1
#define PMIC_RG_INT_STATUS_VRF18_2_SHIFT 15
#define PMIC_RG_INT_STATUS_VRF18_MASK 0x1
#define PMIC_RG_INT_STATUS_VRF18_SHIFT 14
#define PMIC_RG_INT_STATUS_VPA_MASK 0x1
#define PMIC_RG_INT_STATUS_VPA_SHIFT 13
#define PMIC_RG_INT_STATUS_VIO18_MASK 0x1
#define PMIC_RG_INT_STATUS_VIO18_SHIFT 12
#define PMIC_RG_INT_STATUS_VM_MASK 0x1
#define PMIC_RG_INT_STATUS_VM_SHIFT 11
#define PMIC_RG_INT_STATUS_VCORE_MASK 0x1
#define PMIC_RG_INT_STATUS_VCORE_SHIFT 10
#define PMIC_RG_INT_STATUS_VSRAM_MASK 0x1
#define PMIC_RG_INT_STATUS_VSRAM_SHIFT 9
#define PMIC_RG_INT_STATUS_VPROC_MASK 0x1
#define PMIC_RG_INT_STATUS_VPROC_SHIFT 8
#define PMIC_RG_INT_STATUS_RTC_MASK 0x1
#define PMIC_RG_INT_STATUS_RTC_SHIFT 4
#define PMIC_RG_INT_STATUS_AUDIO_MASK 0x1
#define PMIC_RG_INT_STATUS_AUDIO_SHIFT 3
#define PMIC_RG_INT_STATUS_ACCDET_MASK 0x1
#define PMIC_RG_INT_STATUS_ACCDET_SHIFT 2
#define PMIC_RG_INT_STATUS_HOMEKEY_MASK 0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT 1
#define PMIC_RG_INT_STATUS_LDO_MASK 0x1
#define PMIC_RG_INT_STATUS_LDO_SHIFT 0
#define PMIC_FQMTR_EN_MASK 0x1
#define PMIC_FQMTR_EN_SHIFT 15
#define PMIC_FQMTR_RST_MASK 0x1
#define PMIC_FQMTR_RST_SHIFT 14
#define PMIC_FQMTR_BUSY_MASK 0x1
#define PMIC_FQMTR_BUSY_SHIFT 3
#define PMIC_FQMTR_TCKSEL_MASK 0x7
#define PMIC_FQMTR_TCKSEL_SHIFT 0
#define PMIC_FQMTR_WINSET_MASK 0xFFFF
#define PMIC_FQMTR_WINSET_SHIFT 0
#define PMIC_FQMTR_DATA_MASK 0xFFFF
#define PMIC_FQMTR_DATA_SHIFT 0
#define PMIC_RG_EFUSE_ADDR_MASK 0x3F
#define PMIC_RG_EFUSE_ADDR_SHIFT 0
#define PMIC_RG_EFUSE_PROG_MASK 0x7
#define PMIC_RG_EFUSE_PROG_SHIFT 0
#define PMIC_RG_EFUSE_EN_MASK 0x1
#define PMIC_RG_EFUSE_EN_SHIFT 0
#define PMIC_RG_EFUSE_PKEY_MASK 0xFFFF
#define PMIC_RG_EFUSE_PKEY_SHIFT 0
#define PMIC_RG_EFUSE_RD_TRIG_MASK 0x1
#define PMIC_RG_EFUSE_RD_TRIG_SHIFT 0
#define PMIC_RG_RD_RDY_BYPASS_MASK 0x1
#define PMIC_RG_RD_RDY_BYPASS_SHIFT 4
#define PMIC_RG_SKIP_EFUSE_OUT_MASK 0x1
#define PMIC_RG_SKIP_EFUSE_OUT_SHIFT 2
#define PMIC_RG_EFUSE_PROG_SRC_MASK 0x1
#define PMIC_RG_EFUSE_PROG_SRC_SHIFT 0
#define PMIC_RG_EFUSE_BUSY_MASK 0x1
#define PMIC_RG_EFUSE_BUSY_SHIFT 2
#define PMIC_RG_EFUSE_RD_ACK_MASK 0x1
#define PMIC_RG_EFUSE_RD_ACK_SHIFT 0
#define PMIC_RG_EFUSE_VAL_0_15_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_0_15_SHIFT 0
#define PMIC_RG_EFUSE_VAL_16_31_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_16_31_SHIFT 0
#define PMIC_RG_EFUSE_VAL_32_47_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_32_47_SHIFT 0
#define PMIC_RG_EFUSE_VAL_48_63_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_48_63_SHIFT 0
#define PMIC_RG_EFUSE_VAL_64_79_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_64_79_SHIFT 0
#define PMIC_RG_EFUSE_VAL_80_95_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_80_95_SHIFT 0
#define PMIC_RG_EFUSE_VAL_96_111_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_96_111_SHIFT 0
#define PMIC_RG_EFUSE_VAL_112_127_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_112_127_SHIFT 0
#define PMIC_RG_EFUSE_VAL_128_143_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_128_143_SHIFT 0
#define PMIC_RG_EFUSE_VAL_144_159_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_144_159_SHIFT 0
#define PMIC_RG_EFUSE_VAL_160_175_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_160_175_SHIFT 0
#define PMIC_RG_EFUSE_VAL_176_191_MASK 0xFFFF
#define PMIC_RG_EFUSE_VAL_176_191_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_0_15_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_0_15_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_16_31_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_16_31_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_32_47_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_32_47_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_48_63_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_48_63_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_64_79_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_64_79_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_80_95_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_80_95_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_96_111_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_96_111_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_112_127_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_112_127_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_128_143_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_128_143_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_144_159_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_144_159_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_160_175_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_160_175_SHIFT 0
#define PMIC_RG_EFUSE_DOUT_176_191_MASK 0xFFFF
#define PMIC_RG_EFUSE_DOUT_176_191_SHIFT 0
#define PMIC_SPI_CON_MASK 0x1
#define PMIC_SPI_CON_SHIFT 0
#define PMIC_RG_SMPS_TESTMODE_B_MASK 0xFF
#define PMIC_RG_SMPS_TESTMODE_B_SHIFT 8
#define PMIC_RG_SMPS_TESTMODE_A_MASK 0xFF
#define PMIC_RG_SMPS_TESTMODE_A_SHIFT 0
#define PMIC_QI_VM_DIG_MON_MASK 0xF
#define PMIC_QI_VM_DIG_MON_SHIFT 12
#define PMIC_QI_VCORE_DIG_MON_MASK 0xF
#define PMIC_QI_VCORE_DIG_MON_SHIFT 8
#define PMIC_QI_VSRAM_DIG_MON_MASK 0xF
#define PMIC_QI_VSRAM_DIG_MON_SHIFT 4
#define PMIC_QI_VPROC_DIG_MON_MASK 0xF
#define PMIC_QI_VPROC_DIG_MON_SHIFT 0
#define PMIC_BUCK_RSV_MASK 0x3FF
#define PMIC_BUCK_RSV_SHIFT 3
#define PMIC_VCORE_PG_H2L_EN_MASK 0x1
#define PMIC_VCORE_PG_H2L_EN_SHIFT 2
#define PMIC_VSRAM_PG_H2L_EN_MASK 0x1
#define PMIC_VSRAM_PG_H2L_EN_SHIFT 1
#define PMIC_VPROC_PG_H2L_EN_MASK 0x1
#define PMIC_VPROC_PG_H2L_EN_SHIFT 0
#define PMIC_RG_VPROC_TRIMH_MASK 0x7
#define PMIC_RG_VPROC_TRIMH_SHIFT 4
#define PMIC_RG_VPROC_TRIML_MASK 0x7
#define PMIC_RG_VPROC_TRIML_SHIFT 0
#define PMIC_RG_VPROC_ZX_OS_MASK 0x3
#define PMIC_RG_VPROC_ZX_OS_SHIFT 14
#define PMIC_RG_VPROC_CSL_MASK 0x3
#define PMIC_RG_VPROC_CSL_SHIFT 8
#define PMIC_RG_VPROC_CSR_MASK 0x3
#define PMIC_RG_VPROC_CSR_SHIFT 6
#define PMIC_RG_VPROC_CC_MASK 0x3
#define PMIC_RG_VPROC_CC_SHIFT 4
#define PMIC_RG_VPROC_RZSEL_MASK 0x3
#define PMIC_RG_VPROC_RZSEL_SHIFT 0
#define PMIC_RG_VPROC_NDIS_EN_MASK 0x1
#define PMIC_RG_VPROC_NDIS_EN_SHIFT 9
#define PMIC_RG_VPROC_MODESET_MASK 0x1
#define PMIC_RG_VPROC_MODESET_SHIFT 8
#define PMIC_RG_VPROC_CSM_MASK 0x7
#define PMIC_RG_VPROC_CSM_SHIFT 4
#define PMIC_RG_VPROC_AVP_EN_MASK 0x1
#define PMIC_RG_VPROC_AVP_EN_SHIFT 3
#define PMIC_RG_VPROC_AVP_OS_MASK 0x7
#define PMIC_RG_VPROC_AVP_OS_SHIFT 0
#define PMIC_QI_VPROC_VSLEEP_MASK 0x3
#define PMIC_QI_VPROC_VSLEEP_SHIFT 4
#define PMIC_RG_VPROC_SLP_MASK 0x3
#define PMIC_RG_VPROC_SLP_SHIFT 0
#define PMIC_RG_VPROC_RSV_MASK 0xFF
#define PMIC_RG_VPROC_RSV_SHIFT 0
#define PMIC_VPROC_TRACK_ON_CTRL_MASK 0x1
#define PMIC_VPROC_TRACK_ON_CTRL_SHIFT 4
#define PMIC_VPROC_BURST_CTRL_MASK 0x1
#define PMIC_VPROC_BURST_CTRL_SHIFT 3
#define PMIC_VPROC_DLC_CTRL_MASK 0x1
#define PMIC_VPROC_DLC_CTRL_SHIFT 2
#define PMIC_VPROC_VOSEL_CTRL_MASK 0x1
#define PMIC_VPROC_VOSEL_CTRL_SHIFT 1
#define PMIC_VPROC_EN_CTRL_MASK 0x1
#define PMIC_VPROC_EN_CTRL_SHIFT 0
#define PMIC_VPROC_BURST_SEL_MASK 0x7
#define PMIC_VPROC_BURST_SEL_SHIFT 12
#define PMIC_VPROC_DLC_SEL_MASK 0x7
#define PMIC_VPROC_DLC_SEL_SHIFT 8
#define PMIC_VPROC_VOSEL_SEL_MASK 0x7
#define PMIC_VPROC_VOSEL_SEL_SHIFT 4
#define PMIC_VPROC_EN_SEL_MASK 0x7
#define PMIC_VPROC_EN_SEL_SHIFT 0
#define PMIC_QI_VPROC_OC_STATUS_MASK 0x1
#define PMIC_QI_VPROC_OC_STATUS_SHIFT 15
#define PMIC_QI_VPROC_MODE_MASK 0x1
#define PMIC_QI_VPROC_MODE_SHIFT 14
#define PMIC_QI_VPROC_EN_MASK 0x1
#define PMIC_QI_VPROC_EN_SHIFT 13
#define PMIC_QI_VPROC_STB_MASK 0x1
#define PMIC_QI_VPROC_STB_SHIFT 12
#define PMIC_VPROC_EN_MASK 0x1
#define PMIC_VPROC_EN_SHIFT 0
#define PMIC_VPROC_SFCHG_REN_MASK 0x1
#define PMIC_VPROC_SFCHG_REN_SHIFT 15
#define PMIC_VPROC_SFCHG_RRATE_MASK 0x7F
#define PMIC_VPROC_SFCHG_RRATE_SHIFT 8
#define PMIC_VPROC_SFCHG_FEN_MASK 0x1
#define PMIC_VPROC_SFCHG_FEN_SHIFT 7
#define PMIC_VPROC_SFCHG_FRATE_MASK 0x7F
#define PMIC_VPROC_SFCHG_FRATE_SHIFT 0
#define PMIC_VPROC_VOSEL_MASK 0x7F
#define PMIC_VPROC_VOSEL_SHIFT 0
#define PMIC_VPROC_VOSEL_ON_MASK 0x7F
#define PMIC_VPROC_VOSEL_ON_SHIFT 0
#define PMIC_VPROC_VOSEL_SLEEP_MASK 0x7F
#define PMIC_VPROC_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VPROC_VOSEL_MASK 0x7F
#define PMIC_NI_VPROC_VOSEL_SHIFT 0
#define PMIC_QI_VPROC_BURST_MASK 0x3
#define PMIC_QI_VPROC_BURST_SHIFT 12
#define PMIC_VPROC_BURST_SLEEP_MASK 0x3
#define PMIC_VPROC_BURST_SLEEP_SHIFT 8
#define PMIC_VPROC_BURST_ON_MASK 0x3
#define PMIC_VPROC_BURST_ON_SHIFT 4
#define PMIC_VPROC_BURST_MASK 0x3
#define PMIC_VPROC_BURST_SHIFT 0
#define PMIC_QI_VPROC_DLC_MASK 0x3
#define PMIC_QI_VPROC_DLC_SHIFT 12
#define PMIC_VPROC_DLC_SLEEP_MASK 0x3
#define PMIC_VPROC_DLC_SLEEP_SHIFT 8
#define PMIC_VPROC_DLC_ON_MASK 0x3
#define PMIC_VPROC_DLC_ON_SHIFT 4
#define PMIC_VPROC_DLC_MASK 0x3
#define PMIC_VPROC_DLC_SHIFT 0
#define PMIC_QI_VPROC_DLC_N_MASK 0x3
#define PMIC_QI_VPROC_DLC_N_SHIFT 12
#define PMIC_VPROC_DLC_N_SLEEP_MASK 0x3
#define PMIC_VPROC_DLC_N_SLEEP_SHIFT 8
#define PMIC_VPROC_DLC_N_ON_MASK 0x3
#define PMIC_VPROC_DLC_N_ON_SHIFT 4
#define PMIC_VPROC_DLC_N_MASK 0x3
#define PMIC_VPROC_DLC_N_SHIFT 0
#define PMIC_QI_VPROC_BURSTH_MASK 0x3
#define PMIC_QI_VPROC_BURSTH_SHIFT 12
#define PMIC_QI_VPROC_BURSTL_MASK 0x3
#define PMIC_QI_VPROC_BURSTL_SHIFT 12
#define PMIC_NI_VPROC_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VPROC_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VPROC_R2R_PDN_MASK 0x1
#define PMIC_NI_VPROC_R2R_PDN_SHIFT 14
#define PMIC_VPROC_VSLEEP_SEL_MASK 0x1
#define PMIC_VPROC_VSLEEP_SEL_SHIFT 11
#define PMIC_VPROC_R2R_PDN_MASK 0x1
#define PMIC_VPROC_R2R_PDN_SHIFT 10
#define PMIC_VPROC_VSLEEP_EN_MASK 0x1
#define PMIC_VPROC_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VPROC_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VPROC_VOSEL_TRANS_SHIFT 7
#define PMIC_VPROC_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VPROC_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VPROC_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VPROC_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VPROC_TRANSTD_MASK 0x3
#define PMIC_VPROC_TRANSTD_SHIFT 0
#define PMIC_RG_VSRAM_TRIMH_MASK 0x7
#define PMIC_RG_VSRAM_TRIMH_SHIFT 4
#define PMIC_RG_VSRAM_TRIML_MASK 0x7
#define PMIC_RG_VSRAM_TRIML_SHIFT 0
#define PMIC_RG_VSRAM_ZX_OS_MASK 0x3
#define PMIC_RG_VSRAM_ZX_OS_SHIFT 14
#define PMIC_RG_VSRAM_CSL_MASK 0x3
#define PMIC_RG_VSRAM_CSL_SHIFT 8
#define PMIC_RG_VSRAM_CSR_MASK 0x3
#define PMIC_RG_VSRAM_CSR_SHIFT 6
#define PMIC_RG_VSRAM_CC_MASK 0x3
#define PMIC_RG_VSRAM_CC_SHIFT 4
#define PMIC_RG_VSRAM_RZSEL_MASK 0x3
#define PMIC_RG_VSRAM_RZSEL_SHIFT 0
#define PMIC_RG_VSRAM_NDIS_EN_MASK 0x1
#define PMIC_RG_VSRAM_NDIS_EN_SHIFT 9
#define PMIC_RG_VSRAM_MODESET_MASK 0x1
#define PMIC_RG_VSRAM_MODESET_SHIFT 8
#define PMIC_RG_VSRAM_CSM_MASK 0x7
#define PMIC_RG_VSRAM_CSM_SHIFT 4
#define PMIC_QI_VSRAM_VSLEEP_MASK 0x3
#define PMIC_QI_VSRAM_VSLEEP_SHIFT 4
#define PMIC_RG_VSRAM_SLP_MASK 0xF
#define PMIC_RG_VSRAM_SLP_SHIFT 0
#define PMIC_RG_VSRAM_RSV_MASK 0xFF
#define PMIC_RG_VSRAM_RSV_SHIFT 0
#define PMIC_VSRAM_TRACK_SLEEP_CTRL_MASK 0x1
#define PMIC_VSRAM_TRACK_SLEEP_CTRL_SHIFT 5
#define PMIC_VSRAM_TRACK_ON_CTRL_MASK 0x1
#define PMIC_VSRAM_TRACK_ON_CTRL_SHIFT 4
#define PMIC_VSRAM_BURST_CTRL_MASK 0x1
#define PMIC_VSRAM_BURST_CTRL_SHIFT 3
#define PMIC_VSRAM_DLC_CTRL_MASK 0x1
#define PMIC_VSRAM_DLC_CTRL_SHIFT 2
#define PMIC_VSRAM_VOSEL_CTRL_MASK 0x1
#define PMIC_VSRAM_VOSEL_CTRL_SHIFT 1
#define PMIC_VSRAM_EN_CTRL_MASK 0x1
#define PMIC_VSRAM_EN_CTRL_SHIFT 0
#define PMIC_VSRAM_BURST_SEL_MASK 0x7
#define PMIC_VSRAM_BURST_SEL_SHIFT 12
#define PMIC_VSRAM_DLC_SEL_MASK 0x7
#define PMIC_VSRAM_DLC_SEL_SHIFT 8
#define PMIC_VSRAM_VOSEL_SEL_MASK 0x7
#define PMIC_VSRAM_VOSEL_SEL_SHIFT 4
#define PMIC_VSRAM_EN_SEL_MASK 0x7
#define PMIC_VSRAM_EN_SEL_SHIFT 0
#define PMIC_QI_VSRAM_OC_STATUS_MASK 0x1
#define PMIC_QI_VSRAM_OC_STATUS_SHIFT 15
#define PMIC_QI_VSRAM_MODE_MASK 0x1
#define PMIC_QI_VSRAM_MODE_SHIFT 14
#define PMIC_QI_VSRAM_EN_MASK 0x1
#define PMIC_QI_VSRAM_EN_SHIFT 13
#define PMIC_QI_VSRAM_STB_MASK 0x1
#define PMIC_QI_VSRAM_STB_SHIFT 12
#define PMIC_VSRAM_EN_MASK 0x1
#define PMIC_VSRAM_EN_SHIFT 0
#define PMIC_VSRAM_SFCHG_REN_MASK 0x1
#define PMIC_VSRAM_SFCHG_REN_SHIFT 15
#define PMIC_VSRAM_SFCHG_RRATE_MASK 0x7F
#define PMIC_VSRAM_SFCHG_RRATE_SHIFT 8
#define PMIC_VSRAM_SFCHG_FEN_MASK 0x1
#define PMIC_VSRAM_SFCHG_FEN_SHIFT 7
#define PMIC_VSRAM_SFCHG_FRATE_MASK 0x7F
#define PMIC_VSRAM_SFCHG_FRATE_SHIFT 0
#define PMIC_VSRAM_VOSEL_MASK 0x7F
#define PMIC_VSRAM_VOSEL_SHIFT 0
#define PMIC_VSRAM_VOSEL_ON_MASK 0x7F
#define PMIC_VSRAM_VOSEL_ON_SHIFT 0
#define PMIC_VSRAM_VOSEL_SLEEP_MASK 0x7F
#define PMIC_VSRAM_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VSRAM_VOSEL_MASK 0x7F
#define PMIC_NI_VSRAM_VOSEL_SHIFT 0
#define PMIC_QI_VSRAM_BURST_MASK 0x7
#define PMIC_QI_VSRAM_BURST_SHIFT 12
#define PMIC_VSRAM_BURST_SLEEP_MASK 0x7
#define PMIC_VSRAM_BURST_SLEEP_SHIFT 8
#define PMIC_VSRAM_BURST_ON_MASK 0x7
#define PMIC_VSRAM_BURST_ON_SHIFT 4
#define PMIC_VSRAM_BURST_MASK 0x7
#define PMIC_VSRAM_BURST_SHIFT 0
#define PMIC_QI_VSRAM_DLC_MASK 0x3
#define PMIC_QI_VSRAM_DLC_SHIFT 12
#define PMIC_VSRAM_DLC_SLEEP_MASK 0x3
#define PMIC_VSRAM_DLC_SLEEP_SHIFT 8
#define PMIC_VSRAM_DLC_ON_MASK 0x3
#define PMIC_VSRAM_DLC_ON_SHIFT 4
#define PMIC_VSRAM_DLC_MASK 0x3
#define PMIC_VSRAM_DLC_SHIFT 0
#define PMIC_QI_VSRAM_DLC_N_MASK 0x3
#define PMIC_QI_VSRAM_DLC_N_SHIFT 12
#define PMIC_VSRAM_DLC_N_SLEEP_MASK 0x3
#define PMIC_VSRAM_DLC_N_SLEEP_SHIFT 8
#define PMIC_VSRAM_DLC_N_ON_MASK 0x3
#define PMIC_VSRAM_DLC_N_ON_SHIFT 4
#define PMIC_VSRAM_DLC_N_MASK 0x3
#define PMIC_VSRAM_DLC_N_SHIFT 0
#define PMIC_QI_VSRAM_BURSTH_MASK 0x3
#define PMIC_QI_VSRAM_BURSTH_SHIFT 12
#define PMIC_QI_VSRAM_BURSTL_MASK 0x3
#define PMIC_QI_VSRAM_BURSTL_SHIFT 12
#define PMIC_NI_VSRAM_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VSRAM_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VSRAM_R2R_PDN_MASK 0x1
#define PMIC_NI_VSRAM_R2R_PDN_SHIFT 14
#define PMIC_VSRAM_VSLEEP_SEL_MASK 0x1
#define PMIC_VSRAM_VSLEEP_SEL_SHIFT 11
#define PMIC_VSRAM_R2R_PDN_MASK 0x1
#define PMIC_VSRAM_R2R_PDN_SHIFT 10
#define PMIC_VSRAM_VSLEEP_EN_MASK 0x1
#define PMIC_VSRAM_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VSRAM_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VSRAM_VOSEL_TRANS_SHIFT 7
#define PMIC_VSRAM_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VSRAM_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VSRAM_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VSRAM_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VSRAM_TRANSTD_MASK 0x3
#define PMIC_VSRAM_TRANSTD_SHIFT 0
#define PMIC_VSRAM_VOSEL_OFFSET_MASK 0x7F
#define PMIC_VSRAM_VOSEL_OFFSET_SHIFT 8
#define PMIC_VSRAM_VOSEL_DELTA_MASK 0x7F
#define PMIC_VSRAM_VOSEL_DELTA_SHIFT 0
#define PMIC_VSRAM_VOSEL_ON_HB_MASK 0x7F
#define PMIC_VSRAM_VOSEL_ON_HB_SHIFT 8
#define PMIC_VSRAM_VOSEL_ON_LB_MASK 0x7F
#define PMIC_VSRAM_VOSEL_ON_LB_SHIFT 0
#define PMIC_VSRAM_VOSEL_SLEEP_LB_MASK 0x7F
#define PMIC_VSRAM_VOSEL_SLEEP_LB_SHIFT 0
#define PMIC_RG_VCORE_TRIMH_MASK 0x7
#define PMIC_RG_VCORE_TRIMH_SHIFT 4
#define PMIC_RG_VCORE_TRIML_MASK 0x7
#define PMIC_RG_VCORE_TRIML_SHIFT 0
#define PMIC_RG_VCORE_ZX_OS_MASK 0x3
#define PMIC_RG_VCORE_ZX_OS_SHIFT 14
#define PMIC_RG_VCORE_CSL_MASK 0x3
#define PMIC_RG_VCORE_CSL_SHIFT 8
#define PMIC_RG_VCORE_CSR_MASK 0x3
#define PMIC_RG_VCORE_CSR_SHIFT 6
#define PMIC_RG_VCORE_CC_MASK 0x3
#define PMIC_RG_VCORE_CC_SHIFT 4
#define PMIC_RG_VCORE_RZSEL_MASK 0x3
#define PMIC_RG_VCORE_RZSEL_SHIFT 0
#define PMIC_RG_VCORE_NDIS_EN_MASK 0x1
#define PMIC_RG_VCORE_NDIS_EN_SHIFT 9
#define PMIC_RG_VCORE_MODESET_MASK 0x1
#define PMIC_RG_VCORE_MODESET_SHIFT 8
#define PMIC_RG_VCORE_CSM_MASK 0x7
#define PMIC_RG_VCORE_CSM_SHIFT 4
#define PMIC_RG_VCORE_AVP_EN_MASK 0x1
#define PMIC_RG_VCORE_AVP_EN_SHIFT 3
#define PMIC_RG_VCORE_AVP_OS_MASK 0x7
#define PMIC_RG_VCORE_AVP_OS_SHIFT 0
#define PMIC_QI_VCORE_VSLEEP_MASK 0x3
#define PMIC_QI_VCORE_VSLEEP_SHIFT 4
#define PMIC_RG_VCORE_SLP_MASK 0x3
#define PMIC_RG_VCORE_SLP_SHIFT 0
#define PMIC_RG_VCORE_RSV_MASK 0xFF
#define PMIC_RG_VCORE_RSV_SHIFT 0
#define PMIC_VCORE_BURST_CTRL_MASK 0x1
#define PMIC_VCORE_BURST_CTRL_SHIFT 3
#define PMIC_VCORE_DLC_CTRL_MASK 0x1
#define PMIC_VCORE_DLC_CTRL_SHIFT 2
#define PMIC_VCORE_VOSEL_CTRL_MASK 0x1
#define PMIC_VCORE_VOSEL_CTRL_SHIFT 1
#define PMIC_VCORE_EN_CTRL_MASK 0x1
#define PMIC_VCORE_EN_CTRL_SHIFT 0
#define PMIC_VCORE_BURST_SEL_MASK 0x7
#define PMIC_VCORE_BURST_SEL_SHIFT 12
#define PMIC_VCORE_DLC_SEL_MASK 0x7
#define PMIC_VCORE_DLC_SEL_SHIFT 8
#define PMIC_VCORE_VOSEL_SEL_MASK 0x7
#define PMIC_VCORE_VOSEL_SEL_SHIFT 4
#define PMIC_VCORE_EN_SEL_MASK 0x7
#define PMIC_VCORE_EN_SEL_SHIFT 0
#define PMIC_QI_VCORE_OC_STATUS_MASK 0x1
#define PMIC_QI_VCORE_OC_STATUS_SHIFT 15
#define PMIC_QI_VCORE_MODE_MASK 0x1
#define PMIC_QI_VCORE_MODE_SHIFT 14
#define PMIC_QI_VCORE_EN_MASK 0x1
#define PMIC_QI_VCORE_EN_SHIFT 13
#define PMIC_QI_VCORE_STB_MASK 0x1
#define PMIC_QI_VCORE_STB_SHIFT 12
#define PMIC_VCORE_EN_MASK 0x1
#define PMIC_VCORE_EN_SHIFT 0
#define PMIC_VCORE_SFCHG_REN_MASK 0x1
#define PMIC_VCORE_SFCHG_REN_SHIFT 15
#define PMIC_VCORE_SFCHG_RRATE_MASK 0x7F
#define PMIC_VCORE_SFCHG_RRATE_SHIFT 8
#define PMIC_VCORE_SFCHG_FEN_MASK 0x1
#define PMIC_VCORE_SFCHG_FEN_SHIFT 7
#define PMIC_VCORE_SFCHG_FRATE_MASK 0x7F
#define PMIC_VCORE_SFCHG_FRATE_SHIFT 0
#define PMIC_VCORE_VOSEL_MASK 0x7F
#define PMIC_VCORE_VOSEL_SHIFT 0
#define PMIC_VCORE_VOSEL_ON_MASK 0x7F
#define PMIC_VCORE_VOSEL_ON_SHIFT 0
#define PMIC_VCORE_VOSEL_SLEEP_MASK 0x7F
#define PMIC_VCORE_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VCORE_VOSEL_MASK 0x7F
#define PMIC_NI_VCORE_VOSEL_SHIFT 0
#define PMIC_QI_VCORE_BURST_MASK 0x3
#define PMIC_QI_VCORE_BURST_SHIFT 12
#define PMIC_VCORE_BURST_SLEEP_MASK 0x3
#define PMIC_VCORE_BURST_SLEEP_SHIFT 8
#define PMIC_VCORE_BURST_ON_MASK 0x3
#define PMIC_VCORE_BURST_ON_SHIFT 4
#define PMIC_VCORE_BURST_MASK 0x3
#define PMIC_VCORE_BURST_SHIFT 0
#define PMIC_QI_VCORE_DLC_MASK 0x3
#define PMIC_QI_VCORE_DLC_SHIFT 12
#define PMIC_VCORE_DLC_SLEEP_MASK 0x3
#define PMIC_VCORE_DLC_SLEEP_SHIFT 8
#define PMIC_VCORE_DLC_ON_MASK 0x3
#define PMIC_VCORE_DLC_ON_SHIFT 4
#define PMIC_VCORE_DLC_MASK 0x3
#define PMIC_VCORE_DLC_SHIFT 0
#define PMIC_QI_VCORE_DLC_N_MASK 0x3
#define PMIC_QI_VCORE_DLC_N_SHIFT 12
#define PMIC_VCORE_DLC_N_SLEEP_MASK 0x3
#define PMIC_VCORE_DLC_N_SLEEP_SHIFT 8
#define PMIC_VCORE_DLC_N_ON_MASK 0x3
#define PMIC_VCORE_DLC_N_ON_SHIFT 4
#define PMIC_VCORE_DLC_N_MASK 0x3
#define PMIC_VCORE_DLC_N_SHIFT 0
#define PMIC_QI_VCORE_BURSTH_MASK 0x3
#define PMIC_QI_VCORE_BURSTH_SHIFT 12
#define PMIC_QI_VCORE_BURSTL_MASK 0x3
#define PMIC_QI_VCORE_BURSTL_SHIFT 12
#define PMIC_NI_VCORE_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VCORE_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VCORE_R2R_PDN_MASK 0x1
#define PMIC_NI_VCORE_R2R_PDN_SHIFT 14
#define PMIC_VCORE_VSLEEP_SEL_MASK 0x1
#define PMIC_VCORE_VSLEEP_SEL_SHIFT 11
#define PMIC_VCORE_R2R_PDN_MASK 0x1
#define PMIC_VCORE_R2R_PDN_SHIFT 10
#define PMIC_VCORE_VSLEEP_EN_MASK 0x1
#define PMIC_VCORE_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VCORE_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VCORE_VOSEL_TRANS_SHIFT 7
#define PMIC_VCORE_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VCORE_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VCORE_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VCORE_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VCORE_TRANSTD_MASK 0x3
#define PMIC_VCORE_TRANSTD_SHIFT 0
#define PMIC_RG_VM_TRIMH_MASK 0x7
#define PMIC_RG_VM_TRIMH_SHIFT 4
#define PMIC_RG_VM_TRIML_MASK 0x7
#define PMIC_RG_VM_TRIML_SHIFT 0
#define PMIC_RG_VM_ZX_OS_MASK 0x3
#define PMIC_RG_VM_ZX_OS_SHIFT 14
#define PMIC_RG_VM_CSL_MASK 0x3
#define PMIC_RG_VM_CSL_SHIFT 8
#define PMIC_RG_VM_CSR_MASK 0x3
#define PMIC_RG_VM_CSR_SHIFT 6
#define PMIC_RG_VM_CC_MASK 0x3
#define PMIC_RG_VM_CC_SHIFT 4
#define PMIC_RG_VM_RZSEL_MASK 0x3
#define PMIC_RG_VM_RZSEL_SHIFT 0
#define PMIC_RG_VM_NDIS_EN_MASK 0x1
#define PMIC_RG_VM_NDIS_EN_SHIFT 9
#define PMIC_RG_VM_MODESET_MASK 0x1
#define PMIC_RG_VM_MODESET_SHIFT 8
#define PMIC_RG_VM_CSM_MASK 0x7
#define PMIC_RG_VM_CSM_SHIFT 4
#define PMIC_RG_VM_AVP_EN_MASK 0x1
#define PMIC_RG_VM_AVP_EN_SHIFT 3
#define PMIC_RG_VM_AVP_OS_MASK 0x7
#define PMIC_RG_VM_AVP_OS_SHIFT 0
#define PMIC_QI_VM_VSLEEP_MASK 0x3
#define PMIC_QI_VM_VSLEEP_SHIFT 4
#define PMIC_RG_VM_SLP_MASK 0x3
#define PMIC_RG_VM_SLP_SHIFT 0
#define PMIC_RG_VM_RSV_MASK 0xFF
#define PMIC_RG_VM_RSV_SHIFT 0
#define PMIC_VM_BURST_CTRL_MASK 0x1
#define PMIC_VM_BURST_CTRL_SHIFT 3
#define PMIC_VM_DLC_CTRL_MASK 0x1
#define PMIC_VM_DLC_CTRL_SHIFT 2
#define PMIC_VM_VOSEL_CTRL_MASK 0x1
#define PMIC_VM_VOSEL_CTRL_SHIFT 1
#define PMIC_VM_EN_CTRL_MASK 0x1
#define PMIC_VM_EN_CTRL_SHIFT 0
#define PMIC_VM_BURST_SEL_MASK 0x7
#define PMIC_VM_BURST_SEL_SHIFT 12
#define PMIC_VM_DLC_SEL_MASK 0x7
#define PMIC_VM_DLC_SEL_SHIFT 8
#define PMIC_VM_VOSEL_SEL_MASK 0x7
#define PMIC_VM_VOSEL_SEL_SHIFT 4
#define PMIC_VM_EN_SEL_MASK 0x7
#define PMIC_VM_EN_SEL_SHIFT 0
#define PMIC_QI_VM_OC_STATUS_MASK 0x1
#define PMIC_QI_VM_OC_STATUS_SHIFT 15
#define PMIC_QI_VM_MODE_MASK 0x1
#define PMIC_QI_VM_MODE_SHIFT 14
#define PMIC_QI_VM_EN_MASK 0x1
#define PMIC_QI_VM_EN_SHIFT 13
#define PMIC_QI_VM_STB_MASK 0x1
#define PMIC_QI_VM_STB_SHIFT 12
#define PMIC_VM_EN_MASK 0x1
#define PMIC_VM_EN_SHIFT 0
#define PMIC_VM_SFCHG_REN_MASK 0x1
#define PMIC_VM_SFCHG_REN_SHIFT 15
#define PMIC_VM_SFCHG_RRATE_MASK 0x7F
#define PMIC_VM_SFCHG_RRATE_SHIFT 8
#define PMIC_VM_SFCHG_FEN_MASK 0x1
#define PMIC_VM_SFCHG_FEN_SHIFT 7
#define PMIC_VM_SFCHG_FRATE_MASK 0x7F
#define PMIC_VM_SFCHG_FRATE_SHIFT 0
#define PMIC_VM_VOSEL_MASK 0x7F
#define PMIC_VM_VOSEL_SHIFT 0
#define PMIC_VM_VOSEL_ON_MASK 0x7F
#define PMIC_VM_VOSEL_ON_SHIFT 0
#define PMIC_VM_VOSEL_SLEEP_MASK 0x7F
#define PMIC_VM_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VM_VOSEL_MASK 0x7F
#define PMIC_NI_VM_VOSEL_SHIFT 0
#define PMIC_QI_VM_BURST_MASK 0x3
#define PMIC_QI_VM_BURST_SHIFT 12
#define PMIC_VM_BURST_SLEEP_MASK 0x3
#define PMIC_VM_BURST_SLEEP_SHIFT 8
#define PMIC_VM_BURST_ON_MASK 0x3
#define PMIC_VM_BURST_ON_SHIFT 4
#define PMIC_VM_BURST_MASK 0x3
#define PMIC_VM_BURST_SHIFT 0
#define PMIC_QI_VM_DLC_MASK 0x3
#define PMIC_QI_VM_DLC_SHIFT 12
#define PMIC_VM_DLC_SLEEP_MASK 0x3
#define PMIC_VM_DLC_SLEEP_SHIFT 8
#define PMIC_VM_DLC_ON_MASK 0x3
#define PMIC_VM_DLC_ON_SHIFT 4
#define PMIC_VM_DLC_MASK 0x3
#define PMIC_VM_DLC_SHIFT 0
#define PMIC_QI_VM_DLC_N_MASK 0x3
#define PMIC_QI_VM_DLC_N_SHIFT 12
#define PMIC_VM_DLC_N_SLEEP_MASK 0x3
#define PMIC_VM_DLC_N_SLEEP_SHIFT 8
#define PMIC_VM_DLC_N_ON_MASK 0x3
#define PMIC_VM_DLC_N_ON_SHIFT 4
#define PMIC_VM_DLC_N_MASK 0x3
#define PMIC_VM_DLC_N_SHIFT 0
#define PMIC_QI_VM_BURSTH_MASK 0x3
#define PMIC_QI_VM_BURSTH_SHIFT 12
#define PMIC_QI_VM_BURSTL_MASK 0x3
#define PMIC_QI_VM_BURSTL_SHIFT 12
#define PMIC_NI_VM_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VM_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VM_R2R_PDN_MASK 0x1
#define PMIC_NI_VM_R2R_PDN_SHIFT 14
#define PMIC_VM_VSLEEP_SEL_MASK 0x1
#define PMIC_VM_VSLEEP_SEL_SHIFT 11
#define PMIC_VM_R2R_PDN_MASK 0x1
#define PMIC_VM_R2R_PDN_SHIFT 10
#define PMIC_VM_VSLEEP_EN_MASK 0x1
#define PMIC_VM_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VM_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VM_VOSEL_TRANS_SHIFT 7
#define PMIC_VM_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VM_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VM_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VM_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VM_TRANSTD_MASK 0x3
#define PMIC_VM_TRANSTD_SHIFT 0
#define PMIC_RG_VIO18_TRIM_MASK 0x7
#define PMIC_RG_VIO18_TRIM_SHIFT 0
#define PMIC_RG_VIO18_ZX_OS_MASK 0x3
#define PMIC_RG_VIO18_ZX_OS_SHIFT 14
#define PMIC_RG_VIO18_SLEW_MASK 0x3
#define PMIC_RG_VIO18_SLEW_SHIFT 12
#define PMIC_RG_VIO18_SLEW_NMOS_MASK 0x3
#define PMIC_RG_VIO18_SLEW_NMOS_SHIFT 10
#define PMIC_RG_VIO18_CSL_MASK 0x3
#define PMIC_RG_VIO18_CSL_SHIFT 8
#define PMIC_RG_VIO18_CSR_MASK 0x3
#define PMIC_RG_VIO18_CSR_SHIFT 6
#define PMIC_RG_VIO18_CC_MASK 0x3
#define PMIC_RG_VIO18_CC_SHIFT 4
#define PMIC_RG_VIO18_RZSEL_MASK 0x3
#define PMIC_RG_VIO18_RZSEL_SHIFT 0
#define PMIC_RG_VIO18_CSMIR_MASK 0x3
#define PMIC_RG_VIO18_CSMIR_SHIFT 12
#define PMIC_RG_VIO18_NDIS_EN_MASK 0x1
#define PMIC_RG_VIO18_NDIS_EN_SHIFT 9
#define PMIC_RG_VIO18_MODESET_MASK 0x1
#define PMIC_RG_VIO18_MODESET_SHIFT 8
#define PMIC_RG_VIO18_SLP_MASK 0x3
#define PMIC_RG_VIO18_SLP_SHIFT 0
#define PMIC_RG_VIO18_RSV_MASK 0xFF
#define PMIC_RG_VIO18_RSV_SHIFT 0
#define PMIC_VIO18_BURST_CTRL_MASK 0x1
#define PMIC_VIO18_BURST_CTRL_SHIFT 3
#define PMIC_VIO18_DLC_CTRL_MASK 0x1
#define PMIC_VIO18_DLC_CTRL_SHIFT 2
#define PMIC_VIO18_VOSEL_CTRL_MASK 0x1
#define PMIC_VIO18_VOSEL_CTRL_SHIFT 1
#define PMIC_VIO18_EN_CTRL_MASK 0x1
#define PMIC_VIO18_EN_CTRL_SHIFT 0
#define PMIC_VIO18_BURST_SEL_MASK 0x7
#define PMIC_VIO18_BURST_SEL_SHIFT 12
#define PMIC_VIO18_DLC_SEL_MASK 0x7
#define PMIC_VIO18_DLC_SEL_SHIFT 8
#define PMIC_VIO18_VOSEL_SEL_MASK 0x7
#define PMIC_VIO18_VOSEL_SEL_SHIFT 4
#define PMIC_VIO18_EN_SEL_MASK 0x7
#define PMIC_VIO18_EN_SEL_SHIFT 0
#define PMIC_QI_VIO18_OC_STATUS_MASK 0x1
#define PMIC_QI_VIO18_OC_STATUS_SHIFT 15
#define PMIC_QI_VIO18_MODE_MASK 0x1
#define PMIC_QI_VIO18_MODE_SHIFT 14
#define PMIC_QI_VIO18_EN_MASK 0x1
#define PMIC_QI_VIO18_EN_SHIFT 13
#define PMIC_QI_VIO18_STB_MASK 0x1
#define PMIC_QI_VIO18_STB_SHIFT 12
#define PMIC_VIO18_EN_MASK 0x1
#define PMIC_VIO18_EN_SHIFT 0
#define PMIC_VIO18_SFCHG_REN_MASK 0x1
#define PMIC_VIO18_SFCHG_REN_SHIFT 15
#define PMIC_VIO18_SFCHG_RRATE_MASK 0x7F
#define PMIC_VIO18_SFCHG_RRATE_SHIFT 8
#define PMIC_VIO18_SFCHG_FEN_MASK 0x1
#define PMIC_VIO18_SFCHG_FEN_SHIFT 7
#define PMIC_VIO18_SFCHG_FRATE_MASK 0x7F
#define PMIC_VIO18_SFCHG_FRATE_SHIFT 0
#define PMIC_VIO18_VOSEL_MASK 0x1F
#define PMIC_VIO18_VOSEL_SHIFT 0
#define PMIC_VIO18_VOSEL_ON_MASK 0x1F
#define PMIC_VIO18_VOSEL_ON_SHIFT 0
#define PMIC_VIO18_VOSEL_SLEEP_MASK 0x1F
#define PMIC_VIO18_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VIO18_VOSEL_MASK 0x1F
#define PMIC_NI_VIO18_VOSEL_SHIFT 0
#define PMIC_QI_VIO18_BURST_MASK 0x3
#define PMIC_QI_VIO18_BURST_SHIFT 12
#define PMIC_QI_VIO18_DLC_MASK 0x3
#define PMIC_QI_VIO18_DLC_SHIFT 12
#define PMIC_VIO18_DLC_SLEEP_MASK 0x3
#define PMIC_VIO18_DLC_SLEEP_SHIFT 8
#define PMIC_VIO18_DLC_ON_MASK 0x3
#define PMIC_VIO18_DLC_ON_SHIFT 4
#define PMIC_VIO18_DLC_MASK 0x3
#define PMIC_VIO18_DLC_SHIFT 0
#define PMIC_QI_VIO18_DLC_N_MASK 0x3
#define PMIC_QI_VIO18_DLC_N_SHIFT 12
#define PMIC_VIO18_DLC_N_SLEEP_MASK 0x3
#define PMIC_VIO18_DLC_N_SLEEP_SHIFT 8
#define PMIC_VIO18_DLC_N_ON_MASK 0x3
#define PMIC_VIO18_DLC_N_ON_SHIFT 4
#define PMIC_VIO18_DLC_N_MASK 0x3
#define PMIC_VIO18_DLC_N_SHIFT 0
#define PMIC_QI_VIO18_BURSTH_MASK 0x3
#define PMIC_QI_VIO18_BURSTH_SHIFT 12
#define PMIC_VIO18_BURSTH_SLEEP_MASK 0x3
#define PMIC_VIO18_BURSTH_SLEEP_SHIFT 8
#define PMIC_VIO18_BURSTH_ON_MASK 0x3
#define PMIC_VIO18_BURSTH_ON_SHIFT 4
#define PMIC_VIO18_BURSTH_MASK 0x3
#define PMIC_VIO18_BURSTH_SHIFT 0
#define PMIC_QI_VIO18_BURSTL_MASK 0x3
#define PMIC_QI_VIO18_BURSTL_SHIFT 12
#define PMIC_VIO18_BURSTL_SLEEP_MASK 0x3
#define PMIC_VIO18_BURSTL_SLEEP_SHIFT 8
#define PMIC_VIO18_BURSTL_ON_MASK 0x3
#define PMIC_VIO18_BURSTL_ON_SHIFT 4
#define PMIC_VIO18_BURSTL_MASK 0x3
#define PMIC_VIO18_BURSTL_SHIFT 0
#define PMIC_NI_VIO18_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VIO18_VSLEEP_SEL_SHIFT 15
#define PMIC_QI_VIO18_SLEEP_PDN_MASK 0x1
#define PMIC_QI_VIO18_SLEEP_PDN_SHIFT 14
#define PMIC_VIO18_VSLEEP_SEL_MASK 0x1
#define PMIC_VIO18_VSLEEP_SEL_SHIFT 11
#define PMIC_VIO18_SLEEP_PDN_MASK 0x1
#define PMIC_VIO18_SLEEP_PDN_SHIFT 10
#define PMIC_VIO18_VSLEEP_EN_MASK 0x1
#define PMIC_VIO18_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VIO18_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VIO18_VOSEL_TRANS_SHIFT 7
#define PMIC_VIO18_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VIO18_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VIO18_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VIO18_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VIO18_TRANSTD_MASK 0x3
#define PMIC_VIO18_TRANSTD_SHIFT 0
#define PMIC_RG_VPA_TRIMH_MASK 0x7
#define PMIC_RG_VPA_TRIMH_SHIFT 4
#define PMIC_RG_VPA_TRIML_MASK 0x7
#define PMIC_RG_VPA_TRIML_SHIFT 0
#define PMIC_RG_VPA_ZX_OS_MASK 0x3
#define PMIC_RG_VPA_ZX_OS_SHIFT 14
#define PMIC_RG_VPA_SLEW_MASK 0x3
#define PMIC_RG_VPA_SLEW_SHIFT 12
#define PMIC_RG_VPA_SLEW_NMOS_MASK 0x3
#define PMIC_RG_VPA_SLEW_NMOS_SHIFT 10
#define PMIC_RG_VPA_CSL_MASK 0x3
#define PMIC_RG_VPA_CSL_SHIFT 8
#define PMIC_RG_VPA_CSR_MASK 0x3
#define PMIC_RG_VPA_CSR_SHIFT 6
#define PMIC_RG_VPA_CC_MASK 0x3
#define PMIC_RG_VPA_CC_SHIFT 4
#define PMIC_RG_VPA_RZSEL_MASK 0x3
#define PMIC_RG_VPA_RZSEL_SHIFT 0
#define PMIC_RG_VPA_VBAT_DEL_MASK 0x3
#define PMIC_RG_VPA_VBAT_DEL_SHIFT 14
#define PMIC_RG_VPA_CSMIR_MASK 0x3
#define PMIC_RG_VPA_CSMIR_SHIFT 12
#define PMIC_RG_VPA_NDIS_EN_MASK 0x1
#define PMIC_RG_VPA_NDIS_EN_SHIFT 9
#define PMIC_RG_VPA_MODESET_MASK 0x1
#define PMIC_RG_VPA_MODESET_SHIFT 8
#define PMIC_RG_VPA_GPU_EN_MASK 0x1
#define PMIC_RG_VPA_GPU_EN_SHIFT 6
#define PMIC_RG_VPA_SLP_MASK 0x3
#define PMIC_RG_VPA_SLP_SHIFT 0
#define PMIC_RG_VPA_RSV_MASK 0xFFFF
#define PMIC_RG_VPA_RSV_SHIFT 0
#define PMIC_VPA_BURST_CTRL_MASK 0x1
#define PMIC_VPA_BURST_CTRL_SHIFT 3
#define PMIC_VPA_DLC_CTRL_MASK 0x1
#define PMIC_VPA_DLC_CTRL_SHIFT 2
#define PMIC_VPA_VOSEL_CTRL_MASK 0x1
#define PMIC_VPA_VOSEL_CTRL_SHIFT 1
#define PMIC_VPA_EN_CTRL_MASK 0x1
#define PMIC_VPA_EN_CTRL_SHIFT 0
#define PMIC_VPA_BURST_SEL_MASK 0x7
#define PMIC_VPA_BURST_SEL_SHIFT 12
#define PMIC_VPA_DLC_SEL_MASK 0x7
#define PMIC_VPA_DLC_SEL_SHIFT 8
#define PMIC_VPA_VOSEL_SEL_MASK 0x7
#define PMIC_VPA_VOSEL_SEL_SHIFT 4
#define PMIC_VPA_EN_SEL_MASK 0x7
#define PMIC_VPA_EN_SEL_SHIFT 0
#define PMIC_QI_VPA_OC_STATUS_MASK 0x1
#define PMIC_QI_VPA_OC_STATUS_SHIFT 15
#define PMIC_QI_VPA_MODE_MASK 0x1
#define PMIC_QI_VPA_MODE_SHIFT 14
#define PMIC_QI_VPA_EN_MASK 0x1
#define PMIC_QI_VPA_EN_SHIFT 13
#define PMIC_QI_VPA_STB_MASK 0x1
#define PMIC_QI_VPA_STB_SHIFT 12
#define PMIC_VPA_EN_MASK 0x1
#define PMIC_VPA_EN_SHIFT 0
#define PMIC_VPA_SFCHG_REN_MASK 0x1
#define PMIC_VPA_SFCHG_REN_SHIFT 15
#define PMIC_VPA_SFCHG_RRATE_MASK 0x7F
#define PMIC_VPA_SFCHG_RRATE_SHIFT 8
#define PMIC_VPA_SFCHG_FEN_MASK 0x1
#define PMIC_VPA_SFCHG_FEN_SHIFT 7
#define PMIC_VPA_SFCHG_FRATE_MASK 0x7F
#define PMIC_VPA_SFCHG_FRATE_SHIFT 0
#define PMIC_VPA_VOSEL_MASK 0x3F
#define PMIC_VPA_VOSEL_SHIFT 0
#define PMIC_VPA_VOSEL_ON_MASK 0x3F
#define PMIC_VPA_VOSEL_ON_SHIFT 0
#define PMIC_VPA_VOSEL_SLEEP_MASK 0x3F
#define PMIC_VPA_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VPA_VOSEL_MASK 0x3F
#define PMIC_NI_VPA_VOSEL_SHIFT 0
#define PMIC_QI_VPA_BURST_MASK 0x3
#define PMIC_QI_VPA_BURST_SHIFT 12
#define PMIC_QI_VPA_DLC_MASK 0x7
#define PMIC_QI_VPA_DLC_SHIFT 12
#define PMIC_VPA_DLC_SLEEP_MASK 0x7
#define PMIC_VPA_DLC_SLEEP_SHIFT 8
#define PMIC_VPA_DLC_ON_MASK 0x7
#define PMIC_VPA_DLC_ON_SHIFT 4
#define PMIC_VPA_DLC_MASK 0x7
#define PMIC_VPA_DLC_SHIFT 0
#define PMIC_QI_VPA_DLC_N_MASK 0x3
#define PMIC_QI_VPA_DLC_N_SHIFT 12
#define PMIC_QI_VPA_BURSTH_MASK 0x3
#define PMIC_QI_VPA_BURSTH_SHIFT 12
#define PMIC_VPA_BURSTH_SLEEP_MASK 0x3
#define PMIC_VPA_BURSTH_SLEEP_SHIFT 8
#define PMIC_VPA_BURSTH_ON_MASK 0x3
#define PMIC_VPA_BURSTH_ON_SHIFT 4
#define PMIC_VPA_BURSTH_MASK 0x3
#define PMIC_VPA_BURSTH_SHIFT 0
#define PMIC_QI_VPA_BURSTL_MASK 0x3
#define PMIC_QI_VPA_BURSTL_SHIFT 12
#define PMIC_VPA_BURSTL_SLEEP_MASK 0x3
#define PMIC_VPA_BURSTL_SLEEP_SHIFT 8
#define PMIC_VPA_BURSTL_ON_MASK 0x3
#define PMIC_VPA_BURSTL_ON_SHIFT 4
#define PMIC_VPA_BURSTL_MASK 0x3
#define PMIC_VPA_BURSTL_SHIFT 0
#define PMIC_NI_VPA_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VPA_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VPA_R2R_PDN_MASK 0x1
#define PMIC_NI_VPA_R2R_PDN_SHIFT 14
#define PMIC_VPA_VSLEEP_SEL_MASK 0x1
#define PMIC_VPA_VSLEEP_SEL_SHIFT 11
#define PMIC_VPA_R2R_PDN_MASK 0x1
#define PMIC_VPA_R2R_PDN_SHIFT 10
#define PMIC_VPA_VSLEEP_EN_MASK 0x1
#define PMIC_VPA_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VPA_DVS_BW_MASK 0x1
#define PMIC_NI_VPA_DVS_BW_SHIFT 7
#define PMIC_VPA_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VPA_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VPA_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VPA_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VPA_TRANSTD_MASK 0x3
#define PMIC_VPA_TRANSTD_SHIFT 0
#define PMIC_VPA_VOSEL_DLC001_MASK 0x3F
#define PMIC_VPA_VOSEL_DLC001_SHIFT 8
#define PMIC_VPA_DLC_MAP_EN_MASK 0x1
#define PMIC_VPA_DLC_MAP_EN_SHIFT 0
#define PMIC_VPA_VOSEL_DLC111_MASK 0x3F
#define PMIC_VPA_VOSEL_DLC111_SHIFT 8
#define PMIC_VPA_VOSEL_DLC011_MASK 0x3F
#define PMIC_VPA_VOSEL_DLC011_SHIFT 0
#define PMIC_RG_VRF18_TRIM_MASK 0x7
#define PMIC_RG_VRF18_TRIM_SHIFT 0
#define PMIC_RG_VRF18_ZX_OS_MASK 0x3
#define PMIC_RG_VRF18_ZX_OS_SHIFT 14
#define PMIC_RG_VRF18_SLEW_MASK 0x3
#define PMIC_RG_VRF18_SLEW_SHIFT 12
#define PMIC_RG_VRF18_SLEW_NMOS_MASK 0x3
#define PMIC_RG_VRF18_SLEW_NMOS_SHIFT 10
#define PMIC_RG_VRF18_CSL_MASK 0x3
#define PMIC_RG_VRF18_CSL_SHIFT 8
#define PMIC_RG_VRF18_CSR_MASK 0x3
#define PMIC_RG_VRF18_CSR_SHIFT 6
#define PMIC_RG_VRF18_CC_MASK 0x3
#define PMIC_RG_VRF18_CC_SHIFT 4
#define PMIC_RG_VRF18_RZSEL_MASK 0x7
#define PMIC_RG_VRF18_RZSEL_SHIFT 0
#define PMIC_RG_VRF18_GMSEL_MASK 0x1
#define PMIC_RG_VRF18_GMSEL_SHIFT 11
#define PMIC_RG_VRF18_OCFB_EN_MASK 0x1
#define PMIC_RG_VRF18_OCFB_EN_SHIFT 10
#define PMIC_RG_VRF18_NDIS_EN_MASK 0x1
#define PMIC_RG_VRF18_NDIS_EN_SHIFT 9
#define PMIC_RG_VRF18_MODESET_MASK 0x1
#define PMIC_RG_VRF18_MODESET_SHIFT 8
#define PMIC_RG_VRF18_AVP_EN_MASK 0x1
#define PMIC_RG_VRF18_AVP_EN_SHIFT 3
#define PMIC_RG_VRF18_SLP_MASK 0x3
#define PMIC_RG_VRF18_SLP_SHIFT 0
#define PMIC_RG_VRF18_RSV_7_2_MASK 0x3F
#define PMIC_RG_VRF18_RSV_7_2_SHIFT 2
#define PMIC_RG_VRF18_BK_LDO_MASK 0x1
#define PMIC_RG_VRF18_BK_LDO_SHIFT 1
#define PMIC_RG_VRF18_RSV_0_MASK 0x1
#define PMIC_RG_VRF18_RSV_0_SHIFT 0
#define PMIC_VRF18_BURST_CTRL_MASK 0x1
#define PMIC_VRF18_BURST_CTRL_SHIFT 3
#define PMIC_VRF18_DLC_CTRL_MASK 0x1
#define PMIC_VRF18_DLC_CTRL_SHIFT 2
#define PMIC_VRF18_VOSEL_CTRL_MASK 0x1
#define PMIC_VRF18_VOSEL_CTRL_SHIFT 1
#define PMIC_VRF18_EN_CTRL_MASK 0x1
#define PMIC_VRF18_EN_CTRL_SHIFT 0
#define PMIC_VRF18_BURST_SEL_MASK 0x7
#define PMIC_VRF18_BURST_SEL_SHIFT 12
#define PMIC_VRF18_DLC_SEL_MASK 0x7
#define PMIC_VRF18_DLC_SEL_SHIFT 8
#define PMIC_VRF18_VOSEL_SEL_MASK 0x7
#define PMIC_VRF18_VOSEL_SEL_SHIFT 4
#define PMIC_VRF18_EN_SEL_MASK 0x7
#define PMIC_VRF18_EN_SEL_SHIFT 0
#define PMIC_QI_VRF18_OC_STATUS_MASK 0x1
#define PMIC_QI_VRF18_OC_STATUS_SHIFT 15
#define PMIC_QI_VRF18_MODE_MASK 0x1
#define PMIC_QI_VRF18_MODE_SHIFT 14
#define PMIC_QI_VRF18_EN_MASK 0x1
#define PMIC_QI_VRF18_EN_SHIFT 13
#define PMIC_QI_VRF18_STB_MASK 0x1
#define PMIC_QI_VRF18_STB_SHIFT 12
#define PMIC_VRF18_STBTD_MASK 0x3
#define PMIC_VRF18_STBTD_SHIFT 4
#define PMIC_VRF18_EN_MASK 0x1
#define PMIC_VRF18_EN_SHIFT 0
#define PMIC_VRF18_SFCHG_REN_MASK 0x1
#define PMIC_VRF18_SFCHG_REN_SHIFT 15
#define PMIC_VRF18_SFCHG_RRATE_MASK 0x7F
#define PMIC_VRF18_SFCHG_RRATE_SHIFT 8
#define PMIC_VRF18_SFCHG_FEN_MASK 0x1
#define PMIC_VRF18_SFCHG_FEN_SHIFT 7
#define PMIC_VRF18_SFCHG_FRATE_MASK 0x7F
#define PMIC_VRF18_SFCHG_FRATE_SHIFT 0
#define PMIC_VRF18_VOSEL_MASK 0x1F
#define PMIC_VRF18_VOSEL_SHIFT 0
#define PMIC_VRF18_VOSEL_ON_MASK 0x1F
#define PMIC_VRF18_VOSEL_ON_SHIFT 0
#define PMIC_VRF18_VOSEL_SLEEP_MASK 0x1F
#define PMIC_VRF18_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VRF18_VOSEL_MASK 0x1F
#define PMIC_NI_VRF18_VOSEL_SHIFT 0
#define PMIC_QI_VRF18_BURST_MASK 0x3
#define PMIC_QI_VRF18_BURST_SHIFT 12
#define PMIC_QI_VRF18_DLC_MASK 0x3
#define PMIC_QI_VRF18_DLC_SHIFT 12
#define PMIC_VRF18_DLC_SLEEP_MASK 0x3
#define PMIC_VRF18_DLC_SLEEP_SHIFT 8
#define PMIC_VRF18_DLC_ON_MASK 0x3
#define PMIC_VRF18_DLC_ON_SHIFT 4
#define PMIC_VRF18_DLC_MASK 0x3
#define PMIC_VRF18_DLC_SHIFT 0
#define PMIC_QI_VRF18_DLC_N_MASK 0x3
#define PMIC_QI_VRF18_DLC_N_SHIFT 12
#define PMIC_VRF18_DLC_N_SLEEP_MASK 0x3
#define PMIC_VRF18_DLC_N_SLEEP_SHIFT 8
#define PMIC_VRF18_DLC_N_ON_MASK 0x3
#define PMIC_VRF18_DLC_N_ON_SHIFT 4
#define PMIC_VRF18_DLC_N_MASK 0x3
#define PMIC_VRF18_DLC_N_SHIFT 0
#define PMIC_QI_VRF18_BURSTH_MASK 0x7
#define PMIC_QI_VRF18_BURSTH_SHIFT 12
#define PMIC_VRF18_BURSTH_SLEEP_MASK 0x7
#define PMIC_VRF18_BURSTH_SLEEP_SHIFT 8
#define PMIC_VRF18_BURSTH_ON_MASK 0x7
#define PMIC_VRF18_BURSTH_ON_SHIFT 4
#define PMIC_VRF18_BURSTH_MASK 0x7
#define PMIC_VRF18_BURSTH_SHIFT 0
#define PMIC_QI_VRF18_BURSTL_MASK 0x7
#define PMIC_QI_VRF18_BURSTL_SHIFT 12
#define PMIC_VRF18_BURSTL_SLEEP_MASK 0x7
#define PMIC_VRF18_BURSTL_SLEEP_SHIFT 8
#define PMIC_VRF18_BURSTL_ON_MASK 0x7
#define PMIC_VRF18_BURSTL_ON_SHIFT 4
#define PMIC_VRF18_BURSTL_MASK 0x7
#define PMIC_VRF18_BURSTL_SHIFT 0
#define PMIC_NI_VRF18_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VRF18_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VRF18_R2R_PDN_MASK 0x1
#define PMIC_NI_VRF18_R2R_PDN_SHIFT 14
#define PMIC_VRF18_VSLEEP_SEL_MASK 0x1
#define PMIC_VRF18_VSLEEP_SEL_SHIFT 11
#define PMIC_VRF18_R2R_PDN_MASK 0x1
#define PMIC_VRF18_R2R_PDN_SHIFT 10
#define PMIC_VRF18_VSLEEP_EN_MASK 0x1
#define PMIC_VRF18_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VRF18_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VRF18_VOSEL_TRANS_SHIFT 7
#define PMIC_VRF18_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VRF18_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VRF18_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VRF18_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VRF18_TRANSTD_MASK 0x3
#define PMIC_VRF18_TRANSTD_SHIFT 0
#define PMIC_VRF18_MD2_EN_SEL_MASK 0x1
#define PMIC_VRF18_MD2_EN_SEL_SHIFT 1
#define PMIC_VRF18_MD2_EN_MASK 0x1
#define PMIC_VRF18_MD2_EN_SHIFT 0
#define PMIC_VRF18_MD1_EN_SEL_MASK 0x1
#define PMIC_VRF18_MD1_EN_SEL_SHIFT 1
#define PMIC_RG_VRF18_2_TRIM_MASK 0x7
#define PMIC_RG_VRF18_2_TRIM_SHIFT 0
#define PMIC_RG_VRF18_2_ZX_OS_MASK 0x3
#define PMIC_RG_VRF18_2_ZX_OS_SHIFT 14
#define PMIC_RG_VRF18_2_SLEW_MASK 0x3
#define PMIC_RG_VRF18_2_SLEW_SHIFT 12
#define PMIC_RG_VRF18_2_SLEW_NMOS_MASK 0x3
#define PMIC_RG_VRF18_2_SLEW_NMOS_SHIFT 10
#define PMIC_RG_VRF18_2_CSL_MASK 0x3
#define PMIC_RG_VRF18_2_CSL_SHIFT 8
#define PMIC_RG_VRF18_2_CSR_MASK 0x3
#define PMIC_RG_VRF18_2_CSR_SHIFT 6
#define PMIC_RG_VRF18_2_CC_MASK 0x3
#define PMIC_RG_VRF18_2_CC_SHIFT 4
#define PMIC_RG_VRF18_2_RZSEL_MASK 0x7
#define PMIC_RG_VRF18_2_RZSEL_SHIFT 0
#define PMIC_RG_VRF18_2_GMSEL_MASK 0x1
#define PMIC_RG_VRF18_2_GMSEL_SHIFT 11
#define PMIC_RG_VRF18_2_OCFB_EN_MASK 0x1
#define PMIC_RG_VRF18_2_OCFB_EN_SHIFT 10
#define PMIC_RG_VRF18_2_NDIS_EN_MASK 0x1
#define PMIC_RG_VRF18_2_NDIS_EN_SHIFT 9
#define PMIC_RG_VRF18_2_MODESET_MASK 0x1
#define PMIC_RG_VRF18_2_MODESET_SHIFT 8
#define PMIC_RG_VRF18_2_AVP_EN_MASK 0x1
#define PMIC_RG_VRF18_2_AVP_EN_SHIFT 3
#define PMIC_RG_VRF18_2_SLP_MASK 0x3
#define PMIC_RG_VRF18_2_SLP_SHIFT 0
#define PMIC_RG_VRF18_2_RSV_7_2_MASK 0x3F
#define PMIC_RG_VRF18_2_RSV_7_2_SHIFT 2
#define PMIC_RG_VRF18_2_BK_LDO_MASK 0x1
#define PMIC_RG_VRF18_2_BK_LDO_SHIFT 1
#define PMIC_RG_VRF18_2_RSV_0_MASK 0x1
#define PMIC_RG_VRF18_2_RSV_0_SHIFT 0
#define PMIC_VRF18_2_BURST_CTRL_MASK 0x1
#define PMIC_VRF18_2_BURST_CTRL_SHIFT 3
#define PMIC_VRF18_2_DLC_CTRL_MASK 0x1
#define PMIC_VRF18_2_DLC_CTRL_SHIFT 2
#define PMIC_VRF18_2_VOSEL_CTRL_MASK 0x1
#define PMIC_VRF18_2_VOSEL_CTRL_SHIFT 1
#define PMIC_VRF18_2_EN_CTRL_MASK 0x1
#define PMIC_VRF18_2_EN_CTRL_SHIFT 0
#define PMIC_VRF18_2_BURST_SEL_MASK 0x7
#define PMIC_VRF18_2_BURST_SEL_SHIFT 12
#define PMIC_VRF18_2_DLC_SEL_MASK 0x7
#define PMIC_VRF18_2_DLC_SEL_SHIFT 8
#define PMIC_VRF18_2_VOSEL_SEL_MASK 0x7
#define PMIC_VRF18_2_VOSEL_SEL_SHIFT 4
#define PMIC_VRF18_2_EN_SEL_MASK 0x7
#define PMIC_VRF18_2_EN_SEL_SHIFT 0
#define PMIC_QI_VRF18_2_OC_STATUS_MASK 0x1
#define PMIC_QI_VRF18_2_OC_STATUS_SHIFT 15
#define PMIC_QI_VRF18_2_MODE_MASK 0x1
#define PMIC_QI_VRF18_2_MODE_SHIFT 14
#define PMIC_QI_VRF18_2_EN_MASK 0x1
#define PMIC_QI_VRF18_2_EN_SHIFT 13
#define PMIC_QI_VRF18_2_STB_MASK 0x1
#define PMIC_QI_VRF18_2_STB_SHIFT 12
#define PMIC_VRF18_2_STBTD_MASK 0x3
#define PMIC_VRF18_2_STBTD_SHIFT 4
#define PMIC_VRF18_2_EN_MASK 0x1
#define PMIC_VRF18_2_EN_SHIFT 0
#define PMIC_VRF18_2_SFCHG_REN_MASK 0x1
#define PMIC_VRF18_2_SFCHG_REN_SHIFT 15
#define PMIC_VRF18_2_SFCHG_RRATE_MASK 0x7F
#define PMIC_VRF18_2_SFCHG_RRATE_SHIFT 8
#define PMIC_VRF18_2_SFCHG_FEN_MASK 0x1
#define PMIC_VRF18_2_SFCHG_FEN_SHIFT 7
#define PMIC_VRF18_2_SFCHG_FRATE_MASK 0x7F
#define PMIC_VRF18_2_SFCHG_FRATE_SHIFT 0
#define PMIC_VRF18_2_VOSEL_MASK 0x1F
#define PMIC_VRF18_2_VOSEL_SHIFT 0
#define PMIC_VRF18_2_VOSEL_ON_MASK 0x1F
#define PMIC_VRF18_2_VOSEL_ON_SHIFT 0
#define PMIC_VRF18_2_VOSEL_SLEEP_MASK 0x1F
#define PMIC_VRF18_2_VOSEL_SLEEP_SHIFT 0
#define PMIC_NI_VRF18_2_VOSEL_MASK 0x1F
#define PMIC_NI_VRF18_2_VOSEL_SHIFT 0
#define PMIC_QI_VRF18_2_BURST_MASK 0x3
#define PMIC_QI_VRF18_2_BURST_SHIFT 12
#define PMIC_QI_VRF18_2_DLC_MASK 0x3
#define PMIC_QI_VRF18_2_DLC_SHIFT 12
#define PMIC_VRF18_2_DLC_SLEEP_MASK 0x3
#define PMIC_VRF18_2_DLC_SLEEP_SHIFT 8
#define PMIC_VRF18_2_DLC_ON_MASK 0x3
#define PMIC_VRF18_2_DLC_ON_SHIFT 4
#define PMIC_VRF18_2_DLC_MASK 0x3
#define PMIC_VRF18_2_DLC_SHIFT 0
#define PMIC_QI_VRF18_2_DLC_N_MASK 0x3
#define PMIC_QI_VRF18_2_DLC_N_SHIFT 12
#define PMIC_VRF18_2_DLC_N_SLEEP_MASK 0x3
#define PMIC_VRF18_2_DLC_N_SLEEP_SHIFT 8
#define PMIC_VRF18_2_DLC_N_ON_MASK 0x3
#define PMIC_VRF18_2_DLC_N_ON_SHIFT 4
#define PMIC_VRF18_2_DLC_N_MASK 0x3
#define PMIC_VRF18_2_DLC_N_SHIFT 0
#define PMIC_QI_VRF18_2_BURSTH_MASK 0x7
#define PMIC_QI_VRF18_2_BURSTH_SHIFT 12
#define PMIC_VRF18_2_BURSTH_SLEEP_MASK 0x7
#define PMIC_VRF18_2_BURSTH_SLEEP_SHIFT 8
#define PMIC_VRF18_2_BURSTH_ON_MASK 0x7
#define PMIC_VRF18_2_BURSTH_ON_SHIFT 4
#define PMIC_VRF18_2_BURSTH_MASK 0x7
#define PMIC_VRF18_2_BURSTH_SHIFT 0
#define PMIC_QI_VRF18_2_BURSTL_MASK 0x7
#define PMIC_QI_VRF18_2_BURSTL_SHIFT 12
#define PMIC_VRF18_2_BURSTL_SLEEP_MASK 0x7
#define PMIC_VRF18_2_BURSTL_SLEEP_SHIFT 8
#define PMIC_VRF18_2_BURSTL_ON_MASK 0x7
#define PMIC_VRF18_2_BURSTL_ON_SHIFT 4
#define PMIC_VRF18_2_BURSTL_MASK 0x7
#define PMIC_VRF18_2_BURSTL_SHIFT 0
#define PMIC_NI_VRF18_2_VSLEEP_SEL_MASK 0x1
#define PMIC_NI_VRF18_2_VSLEEP_SEL_SHIFT 15
#define PMIC_NI_VRF18_2_R2R_PDN_MASK 0x1
#define PMIC_NI_VRF18_2_R2R_PDN_SHIFT 14
#define PMIC_VRF18_2_VSLEEP_SEL_MASK 0x1
#define PMIC_VRF18_2_VSLEEP_SEL_SHIFT 11
#define PMIC_VRF18_2_R2R_PDN_MASK 0x1
#define PMIC_VRF18_2_R2R_PDN_SHIFT 10
#define PMIC_VRF18_2_VSLEEP_EN_MASK 0x1
#define PMIC_VRF18_2_VSLEEP_EN_SHIFT 8
#define PMIC_NI_VRF18_2_VOSEL_TRANS_MASK 0x1
#define PMIC_NI_VRF18_2_VOSEL_TRANS_SHIFT 7
#define PMIC_VRF18_2_VOSEL_TRANS_ONCE_MASK 0x1
#define PMIC_VRF18_2_VOSEL_TRANS_ONCE_SHIFT 6
#define PMIC_VRF18_2_VOSEL_TRANS_EN_MASK 0x3
#define PMIC_VRF18_2_VOSEL_TRANS_EN_SHIFT 4
#define PMIC_VRF18_2_TRANSTD_MASK 0x3
#define PMIC_VRF18_2_TRANSTD_SHIFT 0
#define PMIC_K_CONTROL_SMPS_MASK 0x1F
#define PMIC_K_CONTROL_SMPS_SHIFT 8
#define PMIC_K_AUTO_EN_MASK 0x1
#define PMIC_K_AUTO_EN_SHIFT 6
#define PMIC_K_SRC_SEL_MASK 0x1
#define PMIC_K_SRC_SEL_SHIFT 5
#define PMIC_K_START_MANUAL_MASK 0x1
#define PMIC_K_START_MANUAL_SHIFT 4
#define PMIC_K_ONCE_MASK 0x1
#define PMIC_K_ONCE_SHIFT 3
#define PMIC_K_ONCE_EN_MASK 0x1
#define PMIC_K_ONCE_EN_SHIFT 2
#define PMIC_K_MAP_SEL_MASK 0x1
#define PMIC_K_MAP_SEL_SHIFT 1
#define PMIC_K_RST_DONE_MASK 0x1
#define PMIC_K_RST_DONE_SHIFT 0
#define PMIC_QI_SMPS_OSC_CAL_MASK 0x1F
#define PMIC_QI_SMPS_OSC_CAL_SHIFT 8
#define PMIC_K_CONTROL_MASK 0x1F
#define PMIC_K_CONTROL_SHIFT 3
#define PMIC_K_DONE_MASK 0x1
#define PMIC_K_DONE_SHIFT 1
#define PMIC_K_RESULT_MASK 0x1
#define PMIC_K_RESULT_SHIFT 0
#define PMIC_QI_VRF28_EN_MASK 0x1
#define PMIC_QI_VRF28_EN_SHIFT 15
#define PMIC_VRF28_ON_CTRL_MASK 0x1
#define PMIC_VRF28_ON_CTRL_SHIFT 14
#define PMIC_RG_VRF28_EN_MASK 0x1
#define PMIC_RG_VRF28_EN_SHIFT 12
#define PMIC_RG_VRF28_STBTD_MASK 0x3
#define PMIC_RG_VRF28_STBTD_SHIFT 8
#define PMIC_VRF28_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VRF28_SRCLK_EN_SEL_SHIFT 4
#define PMIC_QI_VTCXO_EN_MASK 0x1
#define PMIC_QI_VTCXO_EN_SHIFT 15
#define PMIC_VTCXO_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VTCXO_SRCLK_EN_SEL_SHIFT 12
#define PMIC_VTCXO_ON_CTRL_MASK 0x1
#define PMIC_VTCXO_ON_CTRL_SHIFT 11
#define PMIC_RG_VTCXO_EN_MASK 0x1
#define PMIC_RG_VTCXO_EN_SHIFT 10
#define PMIC_RG_VTCXO_STBTD_MASK 0x3
#define PMIC_RG_VTCXO_STBTD_SHIFT 8
#define PMIC_QI_VTCXO_MODE_MASK 0x1
#define PMIC_QI_VTCXO_MODE_SHIFT 7
#define PMIC_VTCXO_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VTCXO_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VTCXO_LP_SET_MASK 0x1
#define PMIC_VTCXO_LP_SET_SHIFT 1
#define PMIC_VTCXO_LP_SEL_MASK 0x1
#define PMIC_VTCXO_LP_SEL_SHIFT 0
#define PMIC_QI_VA_EN_MASK 0x1
#define PMIC_QI_VA_EN_SHIFT 15
#define PMIC_RG_VA_EN_MASK 0x1
#define PMIC_RG_VA_EN_SHIFT 14
#define PMIC_RG_VA_STBTD_MASK 0x3
#define PMIC_RG_VA_STBTD_SHIFT 12
#define PMIC_QI_VA_MODE_MASK 0x1
#define PMIC_QI_VA_MODE_SHIFT 7
#define PMIC_VA_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VA_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VA_LP_SET_MASK 0x1
#define PMIC_VA_LP_SET_SHIFT 1
#define PMIC_VA_LP_SEL_MASK 0x1
#define PMIC_VA_LP_SEL_SHIFT 0
#define PMIC_QI_VA28_EN_MASK 0x1
#define PMIC_QI_VA28_EN_SHIFT 15
#define PMIC_RG_VA28_EN_MASK 0x1
#define PMIC_RG_VA28_EN_SHIFT 14
#define PMIC_RG_VA28_STBTD_MASK 0x3
#define PMIC_RG_VA28_STBTD_SHIFT 12
#define PMIC_QI_VA28_MODE_MASK 0x1
#define PMIC_QI_VA28_MODE_SHIFT 7
#define PMIC_VA28_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VA28_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VA28_LP_SET_MASK 0x1
#define PMIC_VA28_LP_SET_SHIFT 1
#define PMIC_VA28_LP_SEL_MASK 0x1
#define PMIC_VA28_LP_SEL_SHIFT 0
#define PMIC_RG_VCAMA_EN_MASK 0x1
#define PMIC_RG_VCAMA_EN_SHIFT 15
#define PMIC_RG_VCAMA_STBTD_MASK 0x3
#define PMIC_RG_VCAMA_STBTD_SHIFT 12
#define PMIC_QI_VRF28_OC_STATUS_MASK 0x1
#define PMIC_QI_VRF28_OC_STATUS_SHIFT 15
#define PMIC_QI_VTCXO_OC_STATUS_MASK 0x1
#define PMIC_QI_VTCXO_OC_STATUS_SHIFT 13
#define PMIC_QI_VA_OC_STATUS_MASK 0x1
#define PMIC_QI_VA_OC_STATUS_SHIFT 11
#define PMIC_QI_VA28_OC_STATUS_MASK 0x1
#define PMIC_QI_VA28_OC_STATUS_SHIFT 10
#define PMIC_QI_VCAMA_OC_STATUS_MASK 0x1
#define PMIC_QI_VCAMA_OC_STATUS_SHIFT 8
#define PMIC_RG_VRF28_BIST_EN_MASK 0x1
#define PMIC_RG_VRF28_BIST_EN_SHIFT 7
#define PMIC_RG_VRF28_2_BIST_EN_MASK 0x1
#define PMIC_RG_VRF28_2_BIST_EN_SHIFT 6
#define PMIC_RG_VTCXO_BIST_EN_MASK 0x1
#define PMIC_RG_VTCXO_BIST_EN_SHIFT 5
#define PMIC_RG_VTCXO_2_BIST_EN_MASK 0x1
#define PMIC_RG_VTCXO_2_BIST_EN_SHIFT 4
#define PMIC_RG_VA_BIST_EN_MASK 0x1
#define PMIC_RG_VA_BIST_EN_SHIFT 3
#define PMIC_RG_VA28_BIST_EN_MASK 0x1
#define PMIC_RG_VA28_BIST_EN_SHIFT 2
#define PMIC_RG_VCAMA_BIST_EN_MASK 0x1
#define PMIC_RG_VCAMA_BIST_EN_SHIFT 0
#define PMIC_RG_VRF28_CAL_MASK 0xF
#define PMIC_RG_VRF28_CAL_SHIFT 8
#define PMIC_RG_VRF28_OCFB_MASK 0x1
#define PMIC_RG_VRF28_OCFB_SHIFT 6
#define PMIC_RG_VRF28_NDIS_EN_MASK 0x1
#define PMIC_RG_VRF28_NDIS_EN_SHIFT 4
#define PMIC_RG_VTCXO_CAL_MASK 0xF
#define PMIC_RG_VTCXO_CAL_SHIFT 8
#define PMIC_RG_VTCXO_OCFB_MASK 0x1
#define PMIC_RG_VTCXO_OCFB_SHIFT 6
#define PMIC_RG_VTCXO_NDIS_EN_MASK 0x1
#define PMIC_RG_VTCXO_NDIS_EN_SHIFT 4
#define PMIC_RG_VA_CAL_MASK 0xF
#define PMIC_RG_VA_CAL_SHIFT 8
#define PMIC_RG_VA_VOSEL_MASK 0x1
#define PMIC_RG_VA_VOSEL_SHIFT 6
#define PMIC_RG_VA_OCFB_MASK 0x1
#define PMIC_RG_VA_OCFB_SHIFT 4
#define PMIC_RG_VA_NDIS_EN_MASK 0x1
#define PMIC_RG_VA_NDIS_EN_SHIFT 2
#define PMIC_RG_VA28_CAL_MASK 0xF
#define PMIC_RG_VA28_CAL_SHIFT 8
#define PMIC_RG_VA28_OCFB_EN_MASK 0x1
#define PMIC_RG_VA28_OCFB_EN_SHIFT 6
#define PMIC_RG_VA28_NDIS_EN_MASK 0x1
#define PMIC_RG_VA28_NDIS_EN_SHIFT 4
#define PMIC_RG_VRF28_VOSEL_MASK 0x1
#define PMIC_RG_VRF28_VOSEL_SHIFT 3
#define PMIC_RG_VCAMA_CAL_MASK 0xF
#define PMIC_RG_VCAMA_CAL_SHIFT 8
#define PMIC_RG_VCAMA_VOSEL_MASK 0x3
#define PMIC_RG_VCAMA_VOSEL_SHIFT 6
#define PMIC_RG_VCAMA_OCFB_MASK 0x1
#define PMIC_RG_VCAMA_OCFB_SHIFT 5
#define PMIC_RG_VCAMA_NDIS_EN_MASK 0x1
#define PMIC_RG_VCAMA_NDIS_EN_SHIFT 4
#define PMIC_RG_VCAMA_FBSEL_MASK 0x3
#define PMIC_RG_VCAMA_FBSEL_SHIFT 0
#define PMIC_RG_VTCXO_2_CAL_MASK 0xF
#define PMIC_RG_VTCXO_2_CAL_SHIFT 8
#define PMIC_RG_VTCXO_2_OCFB_MASK 0x1
#define PMIC_RG_VTCXO_2_OCFB_SHIFT 6
#define PMIC_RG_VTCXO_2_NDIS_EN_MASK 0x1
#define PMIC_RG_VTCXO_2_NDIS_EN_SHIFT 4
#define PMIC_RG_VTCXO_2_VOSEL_MASK 0x1
#define PMIC_RG_VTCXO_2_VOSEL_SHIFT 3
#define PMIC_RG_VRF28_2_CAL_MASK 0xF
#define PMIC_RG_VRF28_2_CAL_SHIFT 8
#define PMIC_RG_VRF28_2_OCFB_MASK 0x1
#define PMIC_RG_VRF28_2_OCFB_SHIFT 6
#define PMIC_RG_VRF28_2_NDIS_EN_MASK 0x1
#define PMIC_RG_VRF28_2_NDIS_EN_SHIFT 4
#define PMIC_RG_VRF28_2_VOSEL_MASK 0x1
#define PMIC_RG_VRF28_2_VOSEL_SHIFT 3
#define PMIC_QI_VRF28_2_EN_MASK 0x1
#define PMIC_QI_VRF28_2_EN_SHIFT 15
#define PMIC_VRF28_ON_2_CTRL_MASK 0x1
#define PMIC_VRF28_ON_2_CTRL_SHIFT 14
#define PMIC_RG_VRF28_2_EN_MASK 0x1
#define PMIC_RG_VRF28_2_EN_SHIFT 12
#define PMIC_RG_VRF28_2_STBTD_MASK 0x3
#define PMIC_RG_VRF28_2_STBTD_SHIFT 8
#define PMIC_VRF28_2_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VRF28_2_SRCLK_EN_SEL_SHIFT 4
#define PMIC_QI_VTCXO_2_EN_MASK 0x1
#define PMIC_QI_VTCXO_2_EN_SHIFT 15
#define PMIC_VTCXO_2_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VTCXO_2_SRCLK_EN_SEL_SHIFT 12
#define PMIC_VTCXO_2_ON_CTRL_MASK 0x1
#define PMIC_VTCXO_2_ON_CTRL_SHIFT 11
#define PMIC_RG_VTCXO_2_EN_MASK 0x1
#define PMIC_RG_VTCXO_2_EN_SHIFT 10
#define PMIC_RG_VTCXO_2_STBTD_MASK 0x3
#define PMIC_RG_VTCXO_2_STBTD_SHIFT 8
#define PMIC_QI_VTCXO_2_MODE_MASK 0x1
#define PMIC_QI_VTCXO_2_MODE_SHIFT 7
#define PMIC_VTCXO_2_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VTCXO_2_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VTCXO_2_LP_SET_MASK 0x1
#define PMIC_VTCXO_2_LP_SET_SHIFT 1
#define PMIC_VTCXO_2_LP_SEL_MASK 0x1
#define PMIC_VTCXO_2_LP_SEL_SHIFT 0
#define PMIC_RG_ALDO_RESERVE_1_MASK 0x1
#define PMIC_RG_ALDO_RESERVE_1_SHIFT 15
#define PMIC_RG_ALDO_RESERVE_2_MASK 0x1
#define PMIC_RG_ALDO_RESERVE_2_SHIFT 13
#define PMIC_ANALDO_RSV0_MASK 0xF
#define PMIC_ANALDO_RSV0_SHIFT 8
#define PMIC_ANALDO_RSV1_MASK 0xFF
#define PMIC_ANALDO_RSV1_SHIFT 0
#define PMIC_QI_VIO28_EN_MASK 0x1
#define PMIC_QI_VIO28_EN_SHIFT 15
#define PMIC_VIO28_EN_MASK 0x1
#define PMIC_VIO28_EN_SHIFT 14
#define PMIC_RG_VIO28_STBTD_MASK 0x3
#define PMIC_RG_VIO28_STBTD_SHIFT 12
#define PMIC_QI_VIO28_MODE_MASK 0x1
#define PMIC_QI_VIO28_MODE_SHIFT 7
#define PMIC_VIO28_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VIO28_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VIO28_LP_MODE_SET_MASK 0x1
#define PMIC_VIO28_LP_MODE_SET_SHIFT 1
#define PMIC_VIO28_LP_SEL_MASK 0x1
#define PMIC_VIO28_LP_SEL_SHIFT 0
#define PMIC_QI_VUSB_EN_MASK 0x1
#define PMIC_QI_VUSB_EN_SHIFT 15
#define PMIC_RG_VUSB_EN_MASK 0x1
#define PMIC_RG_VUSB_EN_SHIFT 14
#define PMIC_RG_VUSB_STBTD_MASK 0x3
#define PMIC_RG_VUSB_STBTD_SHIFT 12
#define PMIC_QI_VUSB_MODE_MASK 0x1
#define PMIC_QI_VUSB_MODE_SHIFT 7
#define PMIC_VUSB_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VUSB_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VUSB_LP_MODE_SET_MASK 0x1
#define PMIC_VUSB_LP_MODE_SET_SHIFT 1
#define PMIC_VUSB_LP_SEL_MASK 0x1
#define PMIC_VUSB_LP_SEL_SHIFT 0
#define PMIC_QI_VMC1_EN_MASK 0x1
#define PMIC_QI_VMC1_EN_SHIFT 15
#define PMIC_RG_VMC1_INT_DIS_SEL_MASK 0x3
#define PMIC_RG_VMC1_INT_DIS_SEL_SHIFT 13
#define PMIC_RG_VMC1_EN_MASK 0x1
#define PMIC_RG_VMC1_EN_SHIFT 12
#define PMIC_RG_VMC1_STBTD_MASK 0x3
#define PMIC_RG_VMC1_STBTD_SHIFT 8
#define PMIC_QI_VMC1_MODE_MASK 0x1
#define PMIC_QI_VMC1_MODE_SHIFT 7
#define PMIC_VMC1_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VMC1_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VMC1_LP_MODE_SET_MASK 0x1
#define PMIC_VMC1_LP_MODE_SET_SHIFT 1
#define PMIC_VMC1_LP_SEL_MASK 0x1
#define PMIC_VMC1_LP_SEL_SHIFT 0
#define PMIC_QI_VMCH1_EN_MASK 0x1
#define PMIC_QI_VMCH1_EN_SHIFT 15
#define PMIC_RG_VMCH1_EN_MASK 0x1
#define PMIC_RG_VMCH1_EN_SHIFT 14
#define PMIC_RG_VMCH1_STBTD_MASK 0x3
#define PMIC_RG_VMCH1_STBTD_SHIFT 12
#define PMIC_QI_VMCH1_MODE_MASK 0x1
#define PMIC_QI_VMCH1_MODE_SHIFT 7
#define PMIC_VMCH1_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VMCH1_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VMCH1_LP_MODE_SET_MASK 0x1
#define PMIC_VMCH1_LP_MODE_SET_SHIFT 1
#define PMIC_VMCH1_LP_SEL_MASK 0x1
#define PMIC_VMCH1_LP_SEL_SHIFT 0
#define PMIC_QI_VEMC_3V3_EN_MASK 0x1
#define PMIC_QI_VEMC_3V3_EN_SHIFT 15
#define PMIC_RG_VEMC_3V3_EN_MASK 0x1
#define PMIC_RG_VEMC_3V3_EN_SHIFT 14
#define PMIC_RG_VEMC_3V3_STBTD_MASK 0x3
#define PMIC_RG_VEMC_3V3_STBTD_SHIFT 12
#define PMIC_QI_VEMC_3V3_MODE_MASK 0x1
#define PMIC_QI_VEMC_3V3_MODE_SHIFT 7
#define PMIC_VEMC_3V3_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VEMC_3V3_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VEMC_3V3_LP_MODE_SET_MASK 0x1
#define PMIC_VEMC_3V3_LP_MODE_SET_SHIFT 1
#define PMIC_VEMC_3V3_LP_SEL_MASK 0x1
#define PMIC_VEMC_3V3_LP_SEL_SHIFT 0
#define PMIC_RG_VGP1_EN_MASK 0x1
#define PMIC_RG_VGP1_EN_SHIFT 15
#define PMIC_RG_VGP1_STBTD_MASK 0x3
#define PMIC_RG_VGP1_STBTD_SHIFT 12
#define PMIC_QI_VGP1_MODE_MASK 0x1
#define PMIC_QI_VGP1_MODE_SHIFT 7
#define PMIC_VGP1_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP1_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP1_LP_MODE_SET_MASK 0x1
#define PMIC_VGP1_LP_MODE_SET_SHIFT 1
#define PMIC_VGP1_LP_SEL_MASK 0x1
#define PMIC_VGP1_LP_SEL_SHIFT 0
#define PMIC_RG_VGP2_EN_MASK 0x1
#define PMIC_RG_VGP2_EN_SHIFT 15
#define PMIC_RG_VGP2_STBTD_MASK 0x3
#define PMIC_RG_VGP2_STBTD_SHIFT 12
#define PMIC_QI_VGP2_MODE_MASK 0x1
#define PMIC_QI_VGP2_MODE_SHIFT 7
#define PMIC_VGP2_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP2_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP2_LP_MODE_SET_MASK 0x1
#define PMIC_VGP2_LP_MODE_SET_SHIFT 1
#define PMIC_VGP2_LP_SEL_MASK 0x1
#define PMIC_VGP2_LP_SEL_SHIFT 0
#define PMIC_RG_VGP3_EN_MASK 0x1
#define PMIC_RG_VGP3_EN_SHIFT 15
#define PMIC_RG_VGP3_STBTD_MASK 0x3
#define PMIC_RG_VGP3_STBTD_SHIFT 12
#define PMIC_QI_VGP3_MODE_MASK 0x1
#define PMIC_QI_VGP3_MODE_SHIFT 7
#define PMIC_VGP3_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP3_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP3_LP_MODE_SET_MASK 0x1
#define PMIC_VGP3_LP_MODE_SET_SHIFT 1
#define PMIC_VGP3_LP_SEL_MASK 0x1
#define PMIC_VGP3_LP_SEL_SHIFT 0
#define PMIC_RG_VGP4_EN_MASK 0x1
#define PMIC_RG_VGP4_EN_SHIFT 15
#define PMIC_RG_VGP4_STBTD_MASK 0x3
#define PMIC_RG_VGP4_STBTD_SHIFT 12
#define PMIC_QI_VGP4_MODE_MASK 0x1
#define PMIC_QI_VGP4_MODE_SHIFT 7
#define PMIC_VGP4_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP4_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP4_LP_MODE_SET_MASK 0x1
#define PMIC_VGP4_LP_MODE_SET_SHIFT 1
#define PMIC_VGP4_LP_SEL_MASK 0x1
#define PMIC_VGP4_LP_SEL_SHIFT 0
#define PMIC_RG_VGP5_EN_MASK 0x1
#define PMIC_RG_VGP5_EN_SHIFT 15
#define PMIC_RG_VGP5_STBTD_MASK 0x3
#define PMIC_RG_VGP5_STBTD_SHIFT 12
#define PMIC_QI_VGP5_MODE_MASK 0x1
#define PMIC_QI_VGP5_MODE_SHIFT 7
#define PMIC_VGP5_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP5_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP5_LP_MODE_SET_MASK 0x1
#define PMIC_VGP5_LP_MODE_SET_SHIFT 1
#define PMIC_VGP5_LP_SEL_MASK 0x1
#define PMIC_VGP5_LP_SEL_SHIFT 0
#define PMIC_RG_VGP6_EN_MASK 0x1
#define PMIC_RG_VGP6_EN_SHIFT 15
#define PMIC_RG_VGP6_STBTD_MASK 0x3
#define PMIC_RG_VGP6_STBTD_SHIFT 12
#define PMIC_QI_VGP6_MODE_MASK 0x1
#define PMIC_QI_VGP6_MODE_SHIFT 7
#define PMIC_VGP6_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VGP6_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VGP6_LP_MODE_SET_MASK 0x1
#define PMIC_VGP6_LP_MODE_SET_SHIFT 1
#define PMIC_VGP6_LP_SEL_MASK 0x1
#define PMIC_VGP6_LP_SEL_SHIFT 0
#define PMIC_RG_VSIM1_EN_MASK 0x1
#define PMIC_RG_VSIM1_EN_SHIFT 15
#define PMIC_RG_VSIM1_STBTD_MASK 0x3
#define PMIC_RG_VSIM1_STBTD_SHIFT 12
#define PMIC_QI_VSIM1_MODE_MASK 0x1
#define PMIC_QI_VSIM1_MODE_SHIFT 7
#define PMIC_VSIM1_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VSIM1_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VSIM1_LP_MODE_SET_MASK 0x1
#define PMIC_VSIM1_LP_MODE_SET_SHIFT 1
#define PMIC_VSIM1_LP_SEL_MASK 0x1
#define PMIC_VSIM1_LP_SEL_SHIFT 0
#define PMIC_RG_VSIM2_EN_MASK 0x1
#define PMIC_RG_VSIM2_EN_SHIFT 15
#define PMIC_RG_VSIM2_STBTD_MASK 0x3
#define PMIC_RG_VSIM2_STBTD_SHIFT 12
#define PMIC_QI_VSIM2_MODE_MASK 0x1
#define PMIC_QI_VSIM2_MODE_SHIFT 7
#define PMIC_VSIM2_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VSIM2_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VSIM2_THER_SHDN_EN_MASK 0x1
#define PMIC_VSIM2_THER_SHDN_EN_SHIFT 2
#define PMIC_VSIM2_LP_MODE_SET_MASK 0x1
#define PMIC_VSIM2_LP_MODE_SET_SHIFT 1
#define PMIC_VSIM2_LP_SEL_MASK 0x1
#define PMIC_VSIM2_LP_SEL_SHIFT 0
#define PMIC_QI_VRTC_EN_MASK 0x1
#define PMIC_QI_VRTC_EN_SHIFT 15
#define PMIC_VRTC_EN_MASK 0x1
#define PMIC_VRTC_EN_SHIFT 8
#define PMIC_RG_VIO28_BIST_EN_MASK 0x1
#define PMIC_RG_VIO28_BIST_EN_SHIFT 15
#define PMIC_RG_VUSB_BIST_EN_MASK 0x1
#define PMIC_RG_VUSB_BIST_EN_SHIFT 11
#define PMIC_RG_VMC1_BIST_EN_MASK 0x1
#define PMIC_RG_VMC1_BIST_EN_SHIFT 10
#define PMIC_RG_VMCH1_BIST_EN_MASK 0x1
#define PMIC_RG_VMCH1_BIST_EN_SHIFT 6
#define PMIC_RG_VEMC_3V3_BIST_EN_MASK 0x1
#define PMIC_RG_VEMC_3V3_BIST_EN_SHIFT 3
#define PMIC_RG_VGP1_BIST_EN_MASK 0x1
#define PMIC_RG_VGP1_BIST_EN_SHIFT 15
#define PMIC_RG_VGP2_BIST_EN_MASK 0x1
#define PMIC_RG_VGP2_BIST_EN_SHIFT 14
#define PMIC_RG_VGP3_BIST_EN_MASK 0x1
#define PMIC_RG_VGP3_BIST_EN_SHIFT 11
#define PMIC_RG_VGP4_BIST_EN_MASK 0x1
#define PMIC_RG_VGP4_BIST_EN_SHIFT 10
#define PMIC_RG_VGP5_BIST_EN_MASK 0x1
#define PMIC_RG_VGP5_BIST_EN_SHIFT 7
#define PMIC_RG_VGP6_BIST_EN_MASK 0x1
#define PMIC_RG_VGP6_BIST_EN_SHIFT 6
#define PMIC_RG_VIBR_BIST_EN_MASK 0x1
#define PMIC_RG_VIBR_BIST_EN_SHIFT 5
#define PMIC_RG_VSIM1_BIST_EN_MASK 0x1
#define PMIC_RG_VSIM1_BIST_EN_SHIFT 3
#define PMIC_RG_VSIM2_BIST_EN_MASK 0x1
#define PMIC_RG_VSIM2_BIST_EN_SHIFT 2
#define PMIC_RG_VEMC_1V8_BIST_EN_MASK 0x1
#define PMIC_RG_VEMC_1V8_BIST_EN_SHIFT 1
#define PMIC_RG_VRTC_BIST_EN_MASK 0x1
#define PMIC_RG_VRTC_BIST_EN_SHIFT 0
#define PMIC_QI_VIO28_OC_STATUS_MASK 0x1
#define PMIC_QI_VIO28_OC_STATUS_SHIFT 15
#define PMIC_QI_VUSB_OC_STATUS_MASK 0x1
#define PMIC_QI_VUSB_OC_STATUS_SHIFT 11
#define PMIC_QI_VMC1_OC_STATUS_MASK 0x1
#define PMIC_QI_VMC1_OC_STATUS_SHIFT 10
#define PMIC_QI_VMCH1_OC_STATUS_MASK 0x1
#define PMIC_QI_VMCH1_OC_STATUS_SHIFT 6
#define PMIC_QI_VEMC_3V3_OC_STATUS_MASK 0x1
#define PMIC_QI_VEMC_3V3_OC_STATUS_SHIFT 3
#define PMIC_QI_VGP1_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP1_OC_STATUS_SHIFT 15
#define PMIC_QI_VGP2_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP2_OC_STATUS_SHIFT 14
#define PMIC_QI_VGP3_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP3_OC_STATUS_SHIFT 11
#define PMIC_QI_VGP4_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP4_OC_STATUS_SHIFT 10
#define PMIC_QI_VGP5_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP5_OC_STATUS_SHIFT 7
#define PMIC_QI_VGP6_OC_STATUS_MASK 0x1
#define PMIC_QI_VGP6_OC_STATUS_SHIFT 6
#define PMIC_QI_VIBR_OC_STATUS_MASK 0x1
#define PMIC_QI_VIBR_OC_STATUS_SHIFT 5
#define PMIC_QI_VSIM1_OC_STATUS_MASK 0x1
#define PMIC_QI_VSIM1_OC_STATUS_SHIFT 3
#define PMIC_QI_VSIM2_OC_STATUS_MASK 0x1
#define PMIC_QI_VSIM2_OC_STATUS_SHIFT 2
#define PMIC_QI_VEMC_1V8_OC_STATUS_MASK 0x1
#define PMIC_QI_VEMC_1V8_OC_STATUS_SHIFT 1
#define PMIC_QI_VAST_OC_STATUS_MASK 0x1
#define PMIC_QI_VAST_OC_STATUS_SHIFT 0
#define PMIC_QI_VAST_EN_MASK 0x1
#define PMIC_QI_VAST_EN_SHIFT 15
#define PMIC_RG_VAST_VOSEL_MASK 0x3
#define PMIC_RG_VAST_VOSEL_SHIFT 13
#define PMIC_RG_VAST_EN_MASK 0x1
#define PMIC_RG_VAST_EN_SHIFT 12
#define PMIC_RG_VAST_STBTD_MASK 0x3
#define PMIC_RG_VAST_STBTD_SHIFT 9
#define PMIC_QI_VAST_MODE_MASK 0x1
#define PMIC_QI_VAST_MODE_SHIFT 8
#define PMIC_VAST_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VAST_SRCLK_MODE_SEL_SHIFT 5
#define PMIC_RG_VAST_SLEEP_MASK 0x3
#define PMIC_RG_VAST_SLEEP_SHIFT 3
#define PMIC_RG_VAST_DIS_SRCLKEN_MASK 0x1
#define PMIC_RG_VAST_DIS_SRCLKEN_SHIFT 2
#define PMIC_VAST_LP_MODE_SET_MASK 0x1
#define PMIC_VAST_LP_MODE_SET_SHIFT 1
#define PMIC_VAST_LP_SEL_MASK 0x1
#define PMIC_VAST_LP_SEL_SHIFT 0
#define PMIC_RG_VIO28_CAL_MASK 0xF
#define PMIC_RG_VIO28_CAL_SHIFT 8
#define PMIC_RG_VIO28_OCFB_MASK 0x1
#define PMIC_RG_VIO28_OCFB_SHIFT 6
#define PMIC_RG_VIO28_NDIS_EN_MASK 0x1
#define PMIC_RG_VIO28_NDIS_EN_SHIFT 4
#define PMIC_RG_VUSB_CAL_MASK 0xF
#define PMIC_RG_VUSB_CAL_SHIFT 8
#define PMIC_RG_VUSB_OCFB_MASK 0x1
#define PMIC_RG_VUSB_OCFB_SHIFT 6
#define PMIC_RG_VUSB_NDIS_EN_MASK 0x1
#define PMIC_RG_VUSB_NDIS_EN_SHIFT 4
#define PMIC_RG_VMC1_CAL_MASK 0xF
#define PMIC_RG_VMC1_CAL_SHIFT 8
#define PMIC_RG_VMC1_STB_SEL_MASK 0x1
#define PMIC_RG_VMC1_STB_SEL_SHIFT 6
#define PMIC_RG_VMC1_VOSEL_MASK 0x1
#define PMIC_RG_VMC1_VOSEL_SHIFT 4
#define PMIC_RG_VMC1_OCFB_MASK 0x1
#define PMIC_RG_VMC1_OCFB_SHIFT 2
#define PMIC_RG_VMC1_NDIS_EN_MASK 0x1
#define PMIC_RG_VMC1_NDIS_EN_SHIFT 0
#define PMIC_RG_VMCH1_CAL_MASK 0xF
#define PMIC_RG_VMCH1_CAL_SHIFT 8
#define PMIC_RG_VMCH1_VOSEL_MASK 0x1
#define PMIC_RG_VMCH1_VOSEL_SHIFT 7
#define PMIC_RG_VMCH1_STB_SEL_MASK 0x1
#define PMIC_RG_VMCH1_STB_SEL_SHIFT 6
#define PMIC_RG_VMCH1_DB_EN_MASK 0x1
#define PMIC_RG_VMCH1_DB_EN_SHIFT 4
#define PMIC_RG_VMCH1_OCFB_MASK 0x1
#define PMIC_RG_VMCH1_OCFB_SHIFT 2
#define PMIC_RG_VMCH1_NDIS_EN_MASK 0x1
#define PMIC_RG_VMCH1_NDIS_EN_SHIFT 0
#define PMIC_RG_VEMC_3V3_CAL_MASK 0xF
#define PMIC_RG_VEMC_3V3_CAL_SHIFT 8
#define PMIC_RG_VEMC_3V3_VOSEL_MASK 0x1
#define PMIC_RG_VEMC_3V3_VOSEL_SHIFT 7
#define PMIC_RG_VEMC_3V3_STB_SEL_MASK 0x1
#define PMIC_RG_VEMC_3V3_STB_SEL_SHIFT 6
#define PMIC_RG_VEMC_3V3_DB_EN_MASK 0x1
#define PMIC_RG_VEMC_3V3_DB_EN_SHIFT 4
#define PMIC_RG_VEMC_3V3_OCFB_MASK 0x1
#define PMIC_RG_VEMC_3V3_OCFB_SHIFT 2
#define PMIC_RG_VEMC_3V3_NDIS_EN_MASK 0x1
#define PMIC_RG_VEMC_3V3_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP1_CAL_MASK 0xF
#define PMIC_RG_VGP1_CAL_SHIFT 8
#define PMIC_RG_VGP1_VOSEL_MASK 0x7
#define PMIC_RG_VGP1_VOSEL_SHIFT 5
#define PMIC_RG_VGP1_STB_SEL_MASK 0x1
#define PMIC_RG_VGP1_STB_SEL_SHIFT 4
#define PMIC_RG_VGP1_OCFB_MASK 0x1
#define PMIC_RG_VGP1_OCFB_SHIFT 2
#define PMIC_RG_VGP1_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP1_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP2_CAL_MASK 0xF
#define PMIC_RG_VGP2_CAL_SHIFT 8
#define PMIC_RG_VGP2_VOSEL_MASK 0x7
#define PMIC_RG_VGP2_VOSEL_SHIFT 5
#define PMIC_RG_VGP2_STB_SEL_MASK 0x1
#define PMIC_RG_VGP2_STB_SEL_SHIFT 4
#define PMIC_RG_VGP2_OCFB_MASK 0x1
#define PMIC_RG_VGP2_OCFB_SHIFT 2
#define PMIC_RG_VGP2_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP2_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP3_CAL_MASK 0xF
#define PMIC_RG_VGP3_CAL_SHIFT 8
#define PMIC_RG_VGP3_VOSEL_MASK 0x7
#define PMIC_RG_VGP3_VOSEL_SHIFT 5
#define PMIC_RG_VGP3_STB_SEL_MASK 0x1
#define PMIC_RG_VGP3_STB_SEL_SHIFT 4
#define PMIC_RG_VGP3_OCFB_MASK 0x1
#define PMIC_RG_VGP3_OCFB_SHIFT 2
#define PMIC_RG_VGP3_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP3_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP4_CAL_MASK 0xF
#define PMIC_RG_VGP4_CAL_SHIFT 8
#define PMIC_RG_VGP4_VOSEL_MASK 0x7
#define PMIC_RG_VGP4_VOSEL_SHIFT 5
#define PMIC_RG_VGP4_STB_SEL_MASK 0x1
#define PMIC_RG_VGP4_STB_SEL_SHIFT 4
#define PMIC_RG_VGP4_OCFB_MASK 0x1
#define PMIC_RG_VGP4_OCFB_SHIFT 2
#define PMIC_RG_VGP4_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP4_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP5_CAL_MASK 0xF
#define PMIC_RG_VGP5_CAL_SHIFT 8
#define PMIC_RG_VGP5_VOSEL_MASK 0x7
#define PMIC_RG_VGP5_VOSEL_SHIFT 5
#define PMIC_RG_VGP5_STB_SEL_MASK 0x1
#define PMIC_RG_VGP5_STB_SEL_SHIFT 4
#define PMIC_RG_VGP5_OCFB_MASK 0x1
#define PMIC_RG_VGP5_OCFB_SHIFT 2
#define PMIC_RG_VGP5_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP5_NDIS_EN_SHIFT 0
#define PMIC_RG_VGP6_CAL_MASK 0xF
#define PMIC_RG_VGP6_CAL_SHIFT 8
#define PMIC_RG_VGP6_VOSEL_MASK 0x7
#define PMIC_RG_VGP6_VOSEL_SHIFT 5
#define PMIC_RG_VGP6_STB_SEL_MASK 0x1
#define PMIC_RG_VGP6_STB_SEL_SHIFT 4
#define PMIC_RG_VGP6_OCFB_MASK 0x1
#define PMIC_RG_VGP6_OCFB_SHIFT 2
#define PMIC_RG_VGP6_NDIS_EN_MASK 0x1
#define PMIC_RG_VGP6_NDIS_EN_SHIFT 0
#define PMIC_RG_VSIM1_CAL_MASK 0xF
#define PMIC_RG_VSIM1_CAL_SHIFT 8
#define PMIC_RG_VSIM1_VOSEL_MASK 0x7
#define PMIC_RG_VSIM1_VOSEL_SHIFT 5
#define PMIC_RG_VSIM1_STB_SEL_MASK 0x1
#define PMIC_RG_VSIM1_STB_SEL_SHIFT 4
#define PMIC_RG_VSIM1_OCFB_MASK 0x1
#define PMIC_RG_VSIM1_OCFB_SHIFT 2
#define PMIC_RG_VSIM1_NDIS_EN_MASK 0x1
#define PMIC_RG_VSIM1_NDIS_EN_SHIFT 0
#define PMIC_RG_VSIM2_CAL_MASK 0xF
#define PMIC_RG_VSIM2_CAL_SHIFT 8
#define PMIC_RG_VSIM2_VOSEL_MASK 0x7
#define PMIC_RG_VSIM2_VOSEL_SHIFT 5
#define PMIC_RG_VSIM2_STB_SEL_MASK 0x1
#define PMIC_RG_VSIM2_STB_SEL_SHIFT 4
#define PMIC_RG_VSIM2_OCFB_MASK 0x1
#define PMIC_RG_VSIM2_OCFB_SHIFT 2
#define PMIC_RG_VSIM2_NDIS_EN_MASK 0x1
#define PMIC_RG_VSIM2_NDIS_EN_SHIFT 0
#define PMIC_RG_VAST_CAL_MASK 0xF
#define PMIC_RG_VAST_CAL_SHIFT 8
#define PMIC_RG_VAST_OCFB_MASK 0x1
#define PMIC_RG_VAST_OCFB_SHIFT 6
#define PMIC_RG_VAST_NDIS_EN_MASK 0x1
#define PMIC_RG_VAST_NDIS_EN_SHIFT 4
#define PMIC_QI_VEMC_1V8_EN_MASK 0x1
#define PMIC_QI_VEMC_1V8_EN_SHIFT 15
#define PMIC_RG_VEMC_1V8_EN_MASK 0x1
#define PMIC_RG_VEMC_1V8_EN_SHIFT 14
#define PMIC_RG_VEMC_1V8_STBTD_MASK 0x3
#define PMIC_RG_VEMC_1V8_STBTD_SHIFT 12
#define PMIC_QI_VEMC_1V8_MODE_MASK 0x1
#define PMIC_QI_VEMC_1V8_MODE_SHIFT 7
#define PMIC_VEMC_1V8_SRCLK_MODE_SEL_MASK 0x3
#define PMIC_VEMC_1V8_SRCLK_MODE_SEL_SHIFT 5
#define PMIC_VEMC_1V8_THER_SHDN_EN_MASK 0x1
#define PMIC_VEMC_1V8_THER_SHDN_EN_SHIFT 2
#define PMIC_VEMC_1V8_LP_MODE_SET_MASK 0x1
#define PMIC_VEMC_1V8_LP_MODE_SET_SHIFT 1
#define PMIC_VEMC_1V8_LP_SEL_MASK 0x1
#define PMIC_VEMC_1V8_LP_SEL_SHIFT 0
#define PMIC_RG_VEMC_1V8_CAL_MASK 0xF
#define PMIC_RG_VEMC_1V8_CAL_SHIFT 8
#define PMIC_RG_VEMC_1V8_VOSEL_MASK 0x7
#define PMIC_RG_VEMC_1V8_VOSEL_SHIFT 5
#define PMIC_RG_VEMC_1V8_STB_SEL_MASK 0x1
#define PMIC_RG_VEMC_1V8_STB_SEL_SHIFT 4
#define PMIC_RG_VEMC_1V8_OCFB_MASK 0x1
#define PMIC_RG_VEMC_1V8_OCFB_SHIFT 2
#define PMIC_RG_VEMC_1V8_NDIS_EN_MASK 0x1
#define PMIC_RG_VEMC_1V8_NDIS_EN_SHIFT 0
#define PMIC_RG_VIBR_EN_MASK 0x1
#define PMIC_RG_VIBR_EN_SHIFT 15
#define PMIC_RG_VIBR_STBTD_MASK 0x3
#define PMIC_RG_VIBR_STBTD_SHIFT 12
#define PMIC_QI_VIBR_MODE_MASK 0x1
#define PMIC_QI_VIBR_MODE_SHIFT 7
#define PMIC_VIBR_SRCLK_MODE_SEL_MASK 0x7
#define PMIC_VIBR_SRCLK_MODE_SEL_SHIFT 4
#define PMIC_VIBR_THER_SHEN_EN_MASK 0x1
#define PMIC_VIBR_THER_SHEN_EN_SHIFT 2
#define PMIC_VIBR_LP_MODE_SET_MASK 0x1
#define PMIC_VIBR_LP_MODE_SET_SHIFT 1
#define PMIC_VIBR_LP_SEL_MASK 0x1
#define PMIC_VIBR_LP_SEL_SHIFT 0
#define PMIC_RG_VIBR_CAL_MASK 0xF
#define PMIC_RG_VIBR_CAL_SHIFT 8
#define PMIC_RG_VIBR_VOSEL_MASK 0x7
#define PMIC_RG_VIBR_VOSEL_SHIFT 5
#define PMIC_RG_VIBR_STB_SEL_MASK 0x1
#define PMIC_RG_VIBR_STB_SEL_SHIFT 4
#define PMIC_RG_VIBR_OCFB_MASK 0x1
#define PMIC_RG_VIBR_OCFB_SHIFT 2
#define PMIC_RG_VIBR_NDIS_EN_MASK 0x1
#define PMIC_RG_VIBR_NDIS_EN_SHIFT 0
#define PMIC_RG_LDO_FT_MASK 0x1
#define PMIC_RG_LDO_FT_SHIFT 15
#define PMIC_DIGLDO_RSV0_MASK 0xF
#define PMIC_DIGLDO_RSV0_SHIFT 8
#define PMIC_DIGLDO_RSV1_MASK 0xFF
#define PMIC_DIGLDO_RSV1_SHIFT 0
#define PMIC_VGP1_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP1_SRCLK_EN_SEL_SHIFT 12
#define PMIC_VGP2_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP2_SRCLK_EN_SEL_SHIFT 8
#define PMIC_VGP3_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP3_SRCLK_EN_SEL_SHIFT 4
#define PMIC_VGP4_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP4_SRCLK_EN_SEL_SHIFT 0
#define PMIC_VGP6_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP6_SRCLK_EN_SEL_SHIFT 12
#define PMIC_VSIM1_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VSIM1_SRCLK_EN_SEL_SHIFT 8
#define PMIC_VSIM2_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VSIM2_SRCLK_EN_SEL_SHIFT 4
#define PMIC_VGP5_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VGP5_SRCLK_EN_SEL_SHIFT 0
#define PMIC_VGP1_ON_CTRL_MASK 0x1
#define PMIC_VGP1_ON_CTRL_SHIFT 15
#define PMIC_VGP2_ON_CTRL_MASK 0x1
#define PMIC_VGP2_ON_CTRL_SHIFT 14
#define PMIC_VGP3_ON_CTRL_MASK 0x1
#define PMIC_VGP3_ON_CTRL_SHIFT 13
#define PMIC_VGP4_ON_CTRL_MASK 0x1
#define PMIC_VGP4_ON_CTRL_SHIFT 12
#define PMIC_VGP5_ON_CTRL_MASK 0x1
#define PMIC_VGP5_ON_CTRL_SHIFT 11
#define PMIC_VGP6_ON_CTRL_MASK 0x1
#define PMIC_VGP6_ON_CTRL_SHIFT 10
#define PMIC_VSIM1_ON_CTRL_MASK 0x1
#define PMIC_VSIM1_ON_CTRL_SHIFT 9
#define PMIC_VSIM2_ON_CTRL_MASK 0x1
#define PMIC_VSIM2_ON_CTRL_SHIFT 8
#define PMIC_VIBR_ON_CTRL_MASK 0x1
#define PMIC_VIBR_ON_CTRL_SHIFT 7
#define PMIC_VIBR_SRCLK_EN_SEL_MASK 0x7
#define PMIC_VIBR_SRCLK_EN_SEL_SHIFT 0
#define PMIC_RG_THRDET_SEL_MASK 0x1
#define PMIC_RG_THRDET_SEL_SHIFT 6
#define PMIC_THR_HWPDN_EN_MASK 0x1
#define PMIC_THR_HWPDN_EN_SHIFT 5
#define PMIC_RG_STRUP_THR_SEL_MASK 0x3
#define PMIC_RG_STRUP_THR_SEL_SHIFT 3
#define PMIC_RG_THR_TMODE_MASK 0x1
#define PMIC_RG_THR_TMODE_SHIFT 1
#define PMIC_THR_DET_DIS_MASK 0x1
#define PMIC_THR_DET_DIS_SHIFT 0
#define PMIC_RG_VREF_BG_MASK 0x7
#define PMIC_RG_VREF_BG_SHIFT 12
#define PMIC_RG_STRUP_IREF_TRIM_MASK 0x1F
#define PMIC_RG_STRUP_IREF_TRIM_SHIFT 4
#define PMIC_RG_RST_DRVSEL_MASK 0x1
#define PMIC_RG_RST_DRVSEL_SHIFT 3
#define PMIC_RG_EN_DRVSEL_MASK 0x1
#define PMIC_RG_EN_DRVSEL_SHIFT 2
#define PMIC_RG_USBDL_KEYDET_EN_MASK 0x1
#define PMIC_RG_USBDL_KEYDET_EN_SHIFT 1
#define PMIC_RG_USBDL_EN_MASK 0x1
#define PMIC_RG_USBDL_EN_SHIFT 0
#define PMIC_RG_PMU_LEV_UNGATE_MASK 0x1
#define PMIC_RG_PMU_LEV_UNGATE_SHIFT 4
#define PMIC_RG_PMU_RSV_MASK 0xF
#define PMIC_RG_PMU_RSV_SHIFT 0
#define PMIC_PMU_THR_STATUS_MASK 0x7
#define PMIC_PMU_THR_STATUS_SHIFT 8
#define PMIC_PMU_THR_DEB_MASK 0x7
#define PMIC_PMU_THR_DEB_SHIFT 4
#define PMIC_THR_TEST_MASK 0x3
#define PMIC_THR_TEST_SHIFT 0
#define PMIC_BIAS_GEN_EN_SEL_MASK 0x1
#define PMIC_BIAS_GEN_EN_SEL_SHIFT 11
#define PMIC_BIAS_GEN_EN_MASK 0x1
#define PMIC_BIAS_GEN_EN_SHIFT 10
#define PMIC_STRUP_PWRON_SEL_MASK 0x1
#define PMIC_STRUP_PWRON_SEL_SHIFT 9
#define PMIC_STRUP_PWRON_MASK 0x1
#define PMIC_STRUP_PWRON_SHIFT 8
#define PMIC_BIAS_GEN_EN_FORCE_MASK 0x1
#define PMIC_BIAS_GEN_EN_FORCE_SHIFT 7
#define PMIC_STRUP_PWRON_FORCE_MASK 0x1
#define PMIC_STRUP_PWRON_FORCE_SHIFT 6
#define PMIC_STRUP_FT_CTRL_MASK 0x3
#define PMIC_STRUP_FT_CTRL_SHIFT 4
#define PMIC_PWRBB_DEB_EN_MASK 0x1
#define PMIC_PWRBB_DEB_EN_SHIFT 1
#define PMIC_DDUVLO_DEB_EN_MASK 0x1
#define PMIC_DDUVLO_DEB_EN_SHIFT 0
#define PMIC_VTCXO_2_PG_ENB_MASK 0x1
#define PMIC_VTCXO_2_PG_ENB_SHIFT 9
#define PMIC_VIO28_PG_ENB_MASK 0x1
#define PMIC_VIO28_PG_ENB_SHIFT 8
#define PMIC_VA28_PG_ENB_MASK 0x1
#define PMIC_VA28_PG_ENB_SHIFT 7
#define PMIC_VA_PG_ENB_MASK 0x1
#define PMIC_VA_PG_ENB_SHIFT 6
#define PMIC_VTCXO_PG_ENB_MASK 0x1
#define PMIC_VTCXO_PG_ENB_SHIFT 5
#define PMIC_VIO18_PG_ENB_MASK 0x1
#define PMIC_VIO18_PG_ENB_SHIFT 4
#define PMIC_VSRAM_PG_ENB_MASK 0x1
#define PMIC_VSRAM_PG_ENB_SHIFT 3
#define PMIC_VM_PG_ENB_MASK 0x1
#define PMIC_VM_PG_ENB_SHIFT 2
#define PMIC_VCORE_PG_ENB_MASK 0x1
#define PMIC_VCORE_PG_ENB_SHIFT 1
#define PMIC_VPROC_PG_ENB_MASK 0x1
#define PMIC_VPROC_PG_ENB_SHIFT 0
#define PMIC_QI_OSC_EN_MASK 0x1
#define PMIC_QI_OSC_EN_SHIFT 15
#define PMIC_JUST_PWRKEY_RST_MASK 0x1
#define PMIC_JUST_PWRKEY_RST_SHIFT 14
#define PMIC_UVLO_L2H_DEB_EN_MASK 0x1
#define PMIC_UVLO_L2H_DEB_EN_SHIFT 5
#define PMIC_CLR_JUST_RST_MASK 0x1
#define PMIC_CLR_JUST_RST_SHIFT 4
#define PMIC_STRUP_CON8_RSV0_MASK 0xFF
#define PMIC_STRUP_CON8_RSV0_SHIFT 8
#define PMIC_STRUP_EXT_PMIC_SEL_MASK 0x1
#define PMIC_STRUP_EXT_PMIC_SEL_SHIFT 5
#define PMIC_STRUP_EXT_PMIC_EN_MASK 0x1
#define PMIC_STRUP_EXT_PMIC_EN_SHIFT 4
#define PMIC_STRUP_AUXADC_EN_SEL_MASK 0x7
#define PMIC_STRUP_AUXADC_EN_SEL_SHIFT 0
#define PMIC_STRUP_PWROFF_PREOFF_EN_MASK 0x1
#define PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT 1
#define PMIC_STRUP_PWROFF_SEQ_EN_MASK 0x1
#define PMIC_STRUP_PWROFF_SEQ_EN_SHIFT 0
#define PMIC_RG_ADC_RDY_C0_MASK 0x1
#define PMIC_RG_ADC_RDY_C0_SHIFT 15
#define PMIC_RG_ADC_OUT_C0_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C0_SHIFT 0
#define PMIC_RG_ADC_RDY_C1_MASK 0x1
#define PMIC_RG_ADC_RDY_C1_SHIFT 15
#define PMIC_RG_ADC_OUT_C1_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C1_SHIFT 0
#define PMIC_RG_ADC_RDY_C2_MASK 0x1
#define PMIC_RG_ADC_RDY_C2_SHIFT 15
#define PMIC_RG_ADC_OUT_C2_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C2_SHIFT 0
#define PMIC_RG_ADC_RDY_C3_MASK 0x1
#define PMIC_RG_ADC_RDY_C3_SHIFT 15
#define PMIC_RG_ADC_OUT_C3_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C3_SHIFT 0
#define PMIC_RG_ADC_RDY_C4_MASK 0x1
#define PMIC_RG_ADC_RDY_C4_SHIFT 15
#define PMIC_RG_ADC_OUT_C4_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C4_SHIFT 0
#define PMIC_RG_ADC_RDY_C5_MASK 0x1
#define PMIC_RG_ADC_RDY_C5_SHIFT 15
#define PMIC_RG_ADC_OUT_C5_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C5_SHIFT 0
#define PMIC_RG_ADC_RDY_C6_MASK 0x1
#define PMIC_RG_ADC_RDY_C6_SHIFT 15
#define PMIC_RG_ADC_OUT_C6_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C6_SHIFT 0
#define PMIC_RG_ADC_RDY_C7_MASK 0x1
#define PMIC_RG_ADC_RDY_C7_SHIFT 15
#define PMIC_RG_ADC_OUT_C7_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C7_SHIFT 0
#define PMIC_RG_ADC_RDY_WAKEUP_PCHR_MASK 0x1
#define PMIC_RG_ADC_RDY_WAKEUP_PCHR_SHIFT 15
#define PMIC_RG_ADC_OUT_WAKEUP_PCHR_MASK 0x3FF
#define PMIC_RG_ADC_OUT_WAKEUP_PCHR_SHIFT 0
#define PMIC_RG_ADC_RDY_WAKEUP_SWCHR_MASK 0x1
#define PMIC_RG_ADC_RDY_WAKEUP_SWCHR_SHIFT 15
#define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_MASK 0x3FF
#define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_SHIFT 0
#define PMIC_RG_ADC_RDY_LBAT_MASK 0x1
#define PMIC_RG_ADC_RDY_LBAT_SHIFT 15
#define PMIC_RG_ADC_OUT_LBAT_MASK 0x3FF
#define PMIC_RG_ADC_OUT_LBAT_SHIFT 0
#define PMIC_RG_ADC_OUT_C0_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C0_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C1_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C1_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C2_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C2_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C3_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C3_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C4_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C4_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C5_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C5_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C6_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C6_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_C7_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_C7_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_WAKEUP_PCHR_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_WAKEUP_PCHR_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_LBAT_TRIM_MASK 0x3FF
#define PMIC_RG_ADC_OUT_LBAT_TRIM_SHIFT 0
#define PMIC_RG_ADC_OUT_AVG_DECI_MASK 0x1FFF
#define PMIC_RG_ADC_OUT_AVG_DECI_SHIFT 0
#define PMIC_RG_SPL_NUM_MASK 0x1F
#define PMIC_RG_SPL_NUM_SHIFT 7
#define PMIC_RG_AVG_NUM_MASK 0x7
#define PMIC_RG_AVG_NUM_SHIFT 4
#define PMIC_RG_BUF_PWD_ON_MASK 0x1
#define PMIC_RG_BUF_PWD_ON_SHIFT 3
#define PMIC_RG_ADC_PWD_ON_MASK 0x1
#define PMIC_RG_ADC_PWD_ON_SHIFT 2
#define PMIC_RG_BUF_PWD_B_MASK 0x1
#define PMIC_RG_BUF_PWD_B_SHIFT 1
#define PMIC_RG_ADC_PWD_B_MASK 0x1
#define PMIC_RG_ADC_PWD_B_SHIFT 0
#define PMIC_RG_AUXADC_CHSEL_MASK 0xF
#define PMIC_RG_AUXADC_CHSEL_SHIFT 7
#define PMIC_RG_AUXADC_AUTO_STR_EN_MASK 0x1
#define PMIC_RG_AUXADC_AUTO_STR_EN_SHIFT 6
#define PMIC_RG_AUXADC_AUTO_STR_MASK 0x1
#define PMIC_RG_AUXADC_AUTO_STR_SHIFT 5
#define PMIC_RG_ADC_TRIM_COMP_MASK 0x1
#define PMIC_RG_ADC_TRIM_COMP_SHIFT 2
#define PMIC_RG_AUXADC_BIST_ENB_MASK 0x1
#define PMIC_RG_AUXADC_BIST_ENB_SHIFT 1
#define PMIC_RG_AUXADC_START_MASK 0x1
#define PMIC_RG_AUXADC_START_SHIFT 0
#define PMIC_RG_LBAT_DEBT_MIN_MASK 0xFF
#define PMIC_RG_LBAT_DEBT_MIN_SHIFT 8
#define PMIC_RG_LBAT_DEBT_MAX_MASK 0xFF
#define PMIC_RG_LBAT_DEBT_MAX_SHIFT 0
#define PMIC_RG_LBAT_DET_PRD_15_0_MASK 0xFFFF
#define PMIC_RG_LBAT_DET_PRD_15_0_SHIFT 0
#define PMIC_RG_LBAT_DET_PRD_19_16_MASK 0xF
#define PMIC_RG_LBAT_DET_PRD_19_16_SHIFT 0
#define PMIC_RG_LBAT_MAX_IRQ_B_MASK 0x1
#define PMIC_RG_LBAT_MAX_IRQ_B_SHIFT 15
#define PMIC_RG_LBAT_EN_MAX_MASK 0x1
#define PMIC_RG_LBAT_EN_MAX_SHIFT 13
#define PMIC_RG_LBAT_IRQ_EN_MAX_MASK 0x1
#define PMIC_RG_LBAT_IRQ_EN_MAX_SHIFT 12
#define PMIC_RG_LBAT_VOLT_MAX_MASK 0x3FF
#define PMIC_RG_LBAT_VOLT_MAX_SHIFT 0
#define PMIC_RG_LBAT_MIN_IRQ_B_MASK 0x1
#define PMIC_RG_LBAT_MIN_IRQ_B_SHIFT 15
#define PMIC_RG_LBAT_EN_MIN_MASK 0x1
#define PMIC_RG_LBAT_EN_MIN_SHIFT 13
#define PMIC_RG_LBAT_IRQ_EN_MIN_MASK 0x1
#define PMIC_RG_LBAT_IRQ_EN_MIN_SHIFT 12
#define PMIC_RG_LBAT_VOLT_MIN_MASK 0x3FF
#define PMIC_RG_LBAT_VOLT_MIN_SHIFT 0
#define PMIC_RG_LBAT_DEBOUNCE_COUNT_MAX_MASK 0x1FF
#define PMIC_RG_LBAT_DEBOUNCE_COUNT_MAX_SHIFT 0
#define PMIC_RG_LBAT_DEBOUNCE_COUNT_MIN_MASK 0x1FF
#define PMIC_RG_LBAT_DEBOUNCE_COUNT_MIN_SHIFT 0
#define PMIC_RG_NI_COMP_MASK 0x1
#define PMIC_RG_NI_COMP_SHIFT 15
#define PMIC_RG_DA_DAC_MASK 0x3FF
#define PMIC_RG_DA_DAC_SHIFT 0
#define PMIC_RG_AUXADC_CALI_MASK 0x3
#define PMIC_RG_AUXADC_CALI_SHIFT 10
#define PMIC_RG_BUF_CALI_MASK 0x3
#define PMIC_RG_BUF_CALI_SHIFT 8
#define PMIC_RG_AUXADC_RSV_MASK 0x7
#define PMIC_RG_AUXADC_RSV_SHIFT 5
#define PMIC_RG_DA_DAC_SEL_MASK 0x1
#define PMIC_RG_DA_DAC_SEL_SHIFT 4
#define PMIC_RG_AUX_OUT_SEL_MASK 0x1
#define PMIC_RG_AUX_OUT_SEL_SHIFT 3
#define PMIC_RG_ARB_PRIO_2_MASK 0x1
#define PMIC_RG_ARB_PRIO_2_SHIFT 2
#define PMIC_RG_ARB_PRIO_1_MASK 0x1
#define PMIC_RG_ARB_PRIO_1_SHIFT 1
#define PMIC_RG_ARB_PRIO_0_MASK 0x1
#define PMIC_RG_ARB_PRIO_0_SHIFT 0
#define PMIC_EFUSE_OFFSET_CH0_TRIM_MASK 0x3F
#define PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT 8
#define PMIC_EFUSE_GAIN_CH0_TRIM_MASK 0x7F
#define PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT 0
#define PMIC_RG_VBUF_EN_MASK 0x1
#define PMIC_RG_VBUF_EN_SHIFT 4
#define PMIC_RG_VBUF_BYP_MASK 0x1
#define PMIC_RG_VBUF_BYP_SHIFT 2
#define PMIC_RG_VBUF_CALEN_MASK 0x1
#define PMIC_RG_VBUF_CALEN_SHIFT 0
#define PMIC_RG_THERMAL_ADC_OE_MASK 0x3F
#define PMIC_RG_THERMAL_ADC_OE_SHIFT 8
#define PMIC_RG_THERMAL_ADC_GE_MASK 0x7F
#define PMIC_RG_THERMAL_ADC_GE_SHIFT 0
#define PMIC_RG_ADC_TRIM_CH_SEL_MASK 0xFF
#define PMIC_RG_ADC_TRIM_CH_SEL_SHIFT 8
#define PMIC_RG_SOURCE_CH0_NORM_SEL_MASK 0x1
#define PMIC_RG_SOURCE_CH0_NORM_SEL_SHIFT 2
#define PMIC_RG_SOURCE_CH0_LBAT_SEL_MASK 0x1
#define PMIC_RG_SOURCE_CH0_LBAT_SEL_SHIFT 0
#define PMIC_FLASH_RSV0_MASK 0x3
#define PMIC_FLASH_RSV0_SHIFT 13
#define PMIC_FLASH_DIM_DUTY_MASK 0x1F
#define PMIC_FLASH_DIM_DUTY_SHIFT 8
#define PMIC_FLASH_THER_SHDN_EN_MASK 0x1
#define PMIC_FLASH_THER_SHDN_EN_SHIFT 1
#define PMIC_FLASH_EN_MASK 0x1
#define PMIC_FLASH_EN_SHIFT 0
#define PMIC_FLASH_DIM_DIV_MASK 0xFF
#define PMIC_FLASH_DIM_DIV_SHIFT 8
#define PMIC_FLASH_RSV1_MASK 0xF
#define PMIC_FLASH_RSV1_SHIFT 4
#define PMIC_FLASH_SEL_MASK 0xF
#define PMIC_FLASH_SEL_SHIFT 0
#define PMIC_FLASH_SFSTREN_MASK 0x1
#define PMIC_FLASH_SFSTREN_SHIFT 7
#define PMIC_FLASH_SFSTR_MASK 0x3
#define PMIC_FLASH_SFSTR_SHIFT 4
#define PMIC_FLASH_MODE_MASK 0x1
#define PMIC_FLASH_MODE_SHIFT 0
#define PMIC_KPLED_RSV0_MASK 0x7
#define PMIC_KPLED_RSV0_SHIFT 13
#define PMIC_KPLED_DIM_DUTY_MASK 0x1F
#define PMIC_KPLED_DIM_DUTY_SHIFT 8
#define PMIC_KPLED_THER_SHDN_EN_MASK 0x1
#define PMIC_KPLED_THER_SHDN_EN_SHIFT 1
#define PMIC_KPLED_EN_MASK 0x1
#define PMIC_KPLED_EN_SHIFT 0
#define PMIC_KPLED_DIM_DIV_MASK 0xFF
#define PMIC_KPLED_DIM_DIV_SHIFT 8
#define PMIC_KPLED_RSV1_MASK 0x1F
#define PMIC_KPLED_RSV1_SHIFT 3
#define PMIC_KPLED_SEL_MASK 0x7
#define PMIC_KPLED_SEL_SHIFT 0
#define PMIC_KPLED_SFSTREN_MASK 0x1
#define PMIC_KPLED_SFSTREN_SHIFT 15
#define PMIC_KPLED_SFSTR_MASK 0x3
#define PMIC_KPLED_SFSTR_SHIFT 12
#define PMIC_KPLED_MODE_MASK 0x1
#define PMIC_KPLED_MODE_SHIFT 8
#define PMIC_ISINK_RSV0_MASK 0x7
#define PMIC_ISINK_RSV0_SHIFT 13
#define PMIC_ISINK_DIM0_DUTY_MASK 0x1F
#define PMIC_ISINK_DIM0_DUTY_SHIFT 8
#define PMIC_ISINK_DIM0_FSEL_MASK 0x1F
#define PMIC_ISINK_DIM0_FSEL_SHIFT 0
#define PMIC_ISINK_RSV1_MASK 0x7
#define PMIC_ISINK_RSV1_SHIFT 13
#define PMIC_ISINK_DIM1_DUTY_MASK 0x1F
#define PMIC_ISINK_DIM1_DUTY_SHIFT 8
#define PMIC_ISINK_DIM1_FSEL_MASK 0x1F
#define PMIC_ISINK_DIM1_FSEL_SHIFT 0
#define PMIC_ISINK_RSV2_MASK 0x7
#define PMIC_ISINK_RSV2_SHIFT 13
#define PMIC_ISINK_DIM2_DUTY_MASK 0x1F
#define PMIC_ISINK_DIM2_DUTY_SHIFT 8
#define PMIC_ISINK_DIM2_FSEL_MASK 0x1F
#define PMIC_ISINK_DIM2_FSEL_SHIFT 0
#define PMIC_ISINK_RSV3_MASK 0x3
#define PMIC_ISINK_RSV3_SHIFT 14
#define PMIC_ISINKS_CH2_EN_MASK 0x1
#define PMIC_ISINKS_CH2_EN_SHIFT 10
#define PMIC_ISINKS_CH1_EN_MASK 0x1
#define PMIC_ISINKS_CH1_EN_SHIFT 9
#define PMIC_ISINKS_CH0_EN_MASK 0x1
#define PMIC_ISINKS_CH0_EN_SHIFT 8
#define PMIC_ISINK_RSV4_MASK 0x3
#define PMIC_ISINK_RSV4_SHIFT 6
#define PMIC_ISINKS2_CHOP_EN_MASK 0x1
#define PMIC_ISINKS2_CHOP_EN_SHIFT 2
#define PMIC_ISINKS1_CHOP_EN_MASK 0x1
#define PMIC_ISINKS1_CHOP_EN_SHIFT 1
#define PMIC_ISINKS0_CHOP_EN_MASK 0x1
#define PMIC_ISINKS0_CHOP_EN_SHIFT 0
#define PMIC_ISINKS_CH0_STEP_MASK 0x7
#define PMIC_ISINKS_CH0_STEP_SHIFT 12
#define PMIC_ISINK0_CHOP_MODE_MASK 0x1
#define PMIC_ISINK0_CHOP_MODE_SHIFT 11
#define PMIC_ISINK0_TEST_REG_MASK 0x1
#define PMIC_ISINK0_TEST_REG_SHIFT 10
#define PMIC_ISINKS_CH0_MODE_MASK 0x3
#define PMIC_ISINKS_CH0_MODE_SHIFT 8
#define PMIC_ISINKS_CH1_STEP_MASK 0x7
#define PMIC_ISINKS_CH1_STEP_SHIFT 12
#define PMIC_ISINK1_CHOP_MODE_MASK 0x1
#define PMIC_ISINK1_CHOP_MODE_SHIFT 11
#define PMIC_ISINK1_TEST_REG_MASK 0x1
#define PMIC_ISINK1_TEST_REG_SHIFT 10
#define PMIC_ISINKS_CH1_MODE_MASK 0x3
#define PMIC_ISINKS_CH1_MODE_SHIFT 8
#define PMIC_ISINKS_CH2_STEP_MASK 0x7
#define PMIC_ISINKS_CH2_STEP_SHIFT 12
#define PMIC_ISINK2_CHOP_MODE_MASK 0x1
#define PMIC_ISINK2_CHOP_MODE_SHIFT 11
#define PMIC_ISINK2_TEST_REG_MASK 0x1
#define PMIC_ISINK2_TEST_REG_SHIFT 10
#define PMIC_ISINKS_CH2_MODE_MASK 0x3
#define PMIC_ISINKS_CH2_MODE_SHIFT 8
#define PMIC_RG_TRIM_EN_MASK 0x1
#define PMIC_RG_TRIM_EN_SHIFT 14
#define PMIC_RG_TRIM_SEL_MASK 0x7
#define PMIC_RG_TRIM_SEL_SHIFT 9
#define PMIC_RG_LDO_BIST_MASK 0x1
#define PMIC_RG_LDO_BIST_SHIFT 8
#define PMIC_RG_ISINKS_RSV_MASK 0xFF
#define PMIC_RG_ISINKS_RSV_SHIFT 0
#define PMIC_ISINKS_BREATH0_TRF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH0_TRF_SEL_SHIFT 12
#define PMIC_ISINKS_BREATH0_TON_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH0_TON_SEL_SHIFT 8
#define PMIC_ISINKS_BREATH0_TOFF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH0_TOFF_SEL_SHIFT 0
#define PMIC_ISINKS_BREATH1_TRF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH1_TRF_SEL_SHIFT 12
#define PMIC_ISINKS_BREATH1_TON_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH1_TON_SEL_SHIFT 8
#define PMIC_ISINKS_BREATH1_TOFF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH1_TOFF_SEL_SHIFT 0
#define PMIC_ISINKS_BREATH2_TRF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH2_TRF_SEL_SHIFT 12
#define PMIC_ISINKS_BREATH2_TON_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH2_TON_SEL_SHIFT 8
#define PMIC_ISINKS_BREATH2_TOFF_SEL_MASK 0xF
#define PMIC_ISINKS_BREATH2_TOFF_SEL_SHIFT 0
#define PMIC_ISINK0_SFSTR_EN_MASK 0x1
#define PMIC_ISINK0_SFSTR_EN_SHIFT 15
#define PMIC_ISINK1_SFSTR_EN_MASK 0x1
#define PMIC_ISINK1_SFSTR_EN_SHIFT 13
#define PMIC_ISINK2_SFSTR_EN_MASK 0x1
#define PMIC_ISINK2_SFSTR_EN_SHIFT 11
#define PMIC_ISINK0_SFSTR_TC_MASK 0x3
#define PMIC_ISINK0_SFSTR_TC_SHIFT 8
#define PMIC_ISINK1_SFSTR_TC_MASK 0x3
#define PMIC_ISINK1_SFSTR_TC_SHIFT 6
#define PMIC_ISINK2_SFSTR_TC_MASK 0x3
#define PMIC_ISINK2_SFSTR_TC_SHIFT 4
#define PMIC_RG_AUDACCDETRSV_MASK 0xF
#define PMIC_RG_AUDACCDETRSV_SHIFT 12
#define PMIC_ACCDET_CON0_RSV1_MASK 0x7
#define PMIC_ACCDET_CON0_RSV1_SHIFT 9
#define PMIC_RG_AUDACCDETVIN1PULLLOW_MASK 0x1
#define PMIC_RG_AUDACCDETVIN1PULLLOW_SHIFT 7
#define PMIC_RG_AUDACCDETTVDET_MASK 0x1
#define PMIC_RG_AUDACCDETTVDET_SHIFT 6
#define PMIC_RG_AUDACCDETANASWCTRL_MASK 0x1
#define PMIC_RG_AUDACCDETANASWCTRL_SHIFT 5
#define PMIC_AUDACCDETANASWCTRL_SEL_MASK 0x1
#define PMIC_AUDACCDETANASWCTRL_SEL_SHIFT 4
#define PMIC_ACCDET_CON0_RSV0_MASK 0x1
#define PMIC_ACCDET_CON0_RSV0_SHIFT 3
#define PMIC_RG_AUDACCDETVTHCAL_MASK 0x3
#define PMIC_RG_AUDACCDETVTHCAL_SHIFT 0
#define PMIC_ACCDET_SEQ_INIT_MASK 0x1
#define PMIC_ACCDET_SEQ_INIT_SHIFT 1
#define PMIC_ACCDET_EN_MASK 0x1
#define PMIC_ACCDET_EN_SHIFT 0
#define PMIC_ACCDET_MBIAS_PWM_IDLE_MASK 0x1
#define PMIC_ACCDET_MBIAS_PWM_IDLE_SHIFT 6
#define PMIC_ACCDET_VTH_PWM_IDLE_MASK 0x1
#define PMIC_ACCDET_VTH_PWM_IDLE_SHIFT 5
#define PMIC_ACCDET_CMP_PWM_IDLE_MASK 0x1
#define PMIC_ACCDET_CMP_PWM_IDLE_SHIFT 4
#define PMIC_ACCDET_MBIAS_PWM_EN_MASK 0x1
#define PMIC_ACCDET_MBIAS_PWM_EN_SHIFT 2
#define PMIC_ACCDET_VTH_PWM_EN_MASK 0x1
#define PMIC_ACCDET_VTH_PWM_EN_SHIFT 1
#define PMIC_ACCDET_CMP_PWM_EN_MASK 0x1
#define PMIC_ACCDET_CMP_PWM_EN_SHIFT 0
#define PMIC_ACCDET_PWM_WIDTH_MASK 0xFFFF
#define PMIC_ACCDET_PWM_WIDTH_SHIFT 0
#define PMIC_ACCDET_PWM_THRESH_MASK 0xFFFF
#define PMIC_ACCDET_PWM_THRESH_SHIFT 0
#define PMIC_ACCDET_FALL_DELAY_MASK 0x1
#define PMIC_ACCDET_FALL_DELAY_SHIFT 15
#define PMIC_ACCDET_RISE_DELAY_MASK 0x7FFF
#define PMIC_ACCDET_RISE_DELAY_SHIFT 0
#define PMIC_ACCDET_DEBOUNCE0_MASK 0xFFFF
#define PMIC_ACCDET_DEBOUNCE0_SHIFT 0
#define PMIC_ACCDET_DEBOUNCE1_MASK 0xFFFF
#define PMIC_ACCDET_DEBOUNCE1_SHIFT 0
#define PMIC_ACCDET_DEBOUNCE2_MASK 0xFFFF
#define PMIC_ACCDET_DEBOUNCE2_SHIFT 0
#define PMIC_ACCDET_DEBOUNCE3_MASK 0xFFFF
#define PMIC_ACCDET_DEBOUNCE3_SHIFT 0
#define PMIC_ACCDET_IVAL_SEL_MASK 0x1
#define PMIC_ACCDET_IVAL_SEL_SHIFT 15
#define PMIC_ACCDET_IVAL_MEM_IN_MASK 0x3
#define PMIC_ACCDET_IVAL_MEM_IN_SHIFT 8
#define PMIC_ACCDET_IVAL_SAM_IN_MASK 0x3
#define PMIC_ACCDET_IVAL_SAM_IN_SHIFT 4
#define PMIC_ACCDET_IVAL_CUR_IN_MASK 0x3
#define PMIC_ACCDET_IVAL_CUR_IN_SHIFT 0
#define PMIC_ACCDET_IRQ_CLR_MASK 0x1
#define PMIC_ACCDET_IRQ_CLR_SHIFT 8
#define PMIC_ACCDET_IRQ_MASK 0x1
#define PMIC_ACCDET_IRQ_SHIFT 0
#define PMIC_ACCDET_PWM_EN_SW_MASK 0x1
#define PMIC_ACCDET_PWM_EN_SW_SHIFT 15
#define PMIC_ACCDET_MBIAS_EN_SW_MASK 0x1
#define PMIC_ACCDET_MBIAS_EN_SW_SHIFT 14
#define PMIC_ACCDET_VTH_EN_SW_MASK 0x1
#define PMIC_ACCDET_VTH_EN_SW_SHIFT 13
#define PMIC_ACCDET_CMP_EN_SW_MASK 0x1
#define PMIC_ACCDET_CMP_EN_SW_SHIFT 12
#define PMIC_ACCDET_IN_SW_MASK 0x3
#define PMIC_ACCDET_IN_SW_SHIFT 8
#define PMIC_ACCDET_PWM_SEL_MASK 0x3
#define PMIC_ACCDET_PWM_SEL_SHIFT 6
#define PMIC_ACCDET_TEST_MODE5_MASK 0x1
#define PMIC_ACCDET_TEST_MODE5_SHIFT 5
#define PMIC_ACCDET_TEST_MODE4_MASK 0x1
#define PMIC_ACCDET_TEST_MODE4_SHIFT 4
#define PMIC_ACCDET_TEST_MODE3_MASK 0x1
#define PMIC_ACCDET_TEST_MODE3_SHIFT 3
#define PMIC_ACCDET_TEST_MODE2_MASK 0x1
#define PMIC_ACCDET_TEST_MODE2_SHIFT 2
#define PMIC_ACCDET_TEST_MODE1_MASK 0x1
#define PMIC_ACCDET_TEST_MODE1_SHIFT 1
#define PMIC_ACCDET_TEST_MODE0_MASK 0x1
#define PMIC_ACCDET_TEST_MODE0_SHIFT 0
#define PMIC_ACCDET_CMP_CLK_MASK 0x1
#define PMIC_ACCDET_CMP_CLK_SHIFT 14
#define PMIC_ACCDET_VTH_CLK_MASK 0x1
#define PMIC_ACCDET_VTH_CLK_SHIFT 13
#define PMIC_ACCDET_MBIAS_CLK_MASK 0x1
#define PMIC_ACCDET_MBIAS_CLK_SHIFT 12
#define PMIC_ACCDET_STATE_MASK 0x7
#define PMIC_ACCDET_STATE_SHIFT 8
#define PMIC_ACCDET_MEM_IN_MASK 0x3
#define PMIC_ACCDET_MEM_IN_SHIFT 6
#define PMIC_ACCDET_SAM_IN_MASK 0x3
#define PMIC_ACCDET_SAM_IN_SHIFT 4
#define PMIC_ACCDET_CUR_IN_MASK 0x3
#define PMIC_ACCDET_CUR_IN_SHIFT 2
#define PMIC_ACCDET_IN_MASK 0x3
#define PMIC_ACCDET_IN_SHIFT 0
#define PMIC_ACCDET_CUR_DEB_MASK 0xFFFF
#define PMIC_ACCDET_CUR_DEB_SHIFT 0
#define PMIC_ACCDET_RSV_CON0_MASK 0xFFFF
#define PMIC_ACCDET_RSV_CON0_SHIFT 0
#define PMIC_ACCDET_RSV_CON1_MASK 0xFFFF
#define PMIC_ACCDET_RSV_CON1_SHIFT 0
#define PMIC_RG_SPK_GAINL_MASK 0x3
#define PMIC_RG_SPK_GAINL_SHIFT 12
#define PMIC_SPK_THER_SHDN_L_EN_MASK 0x1
#define PMIC_SPK_THER_SHDN_L_EN_SHIFT 9
#define PMIC_SPK_OC_SHDN_DL_MASK 0x1
#define PMIC_SPK_OC_SHDN_DL_SHIFT 8
#define PMIC_SPK_TRIM_EN_L_MASK 0x1
#define PMIC_SPK_TRIM_EN_L_SHIFT 3
#define PMIC_SPKMODE_L_MASK 0x1
#define PMIC_SPKMODE_L_SHIFT 2
#define PMIC_SPK_EN_L_MASK 0x1
#define PMIC_SPK_EN_L_SHIFT 0
#define PMIC_SPK_TRIM_DONE_L_MASK 0x1
#define PMIC_SPK_TRIM_DONE_L_SHIFT 15
#define PMIC_SPK_OFFSET_L_MODE_MASK 0x1
#define PMIC_SPK_OFFSET_L_MODE_SHIFT 14
#define PMIC_SPK_LEAD_L_SW_MASK 0x1
#define PMIC_SPK_LEAD_L_SW_SHIFT 13
#define PMIC_SPK_OFFSET_L_SW_MASK 0x1F
#define PMIC_SPK_OFFSET_L_SW_SHIFT 8
#define PMIC_SPK_OFFSET_L_OV_MASK 0x1
#define PMIC_SPK_OFFSET_L_OV_SHIFT 7
#define PMIC_SPK_LEAD_L_FLAG_MASK 0x1
#define PMIC_SPK_LEAD_L_FLAG_SHIFT 6
#define PMIC_SPK_LEAD_L_FLAG_DEG_MASK 0x1
#define PMIC_SPK_LEAD_L_FLAG_DEG_SHIFT 5
#define PMIC_SPK_OFFSET_L_MASK 0x1F
#define PMIC_SPK_OFFSET_L_SHIFT 0
#define PMIC_RG_SPK_OC_EN_L_MASK 0x1
#define PMIC_RG_SPK_OC_EN_L_SHIFT 10
#define PMIC_RG_SPKAB_OC_EN_L_MASK 0x1
#define PMIC_RG_SPKAB_OC_EN_L_SHIFT 9
#define PMIC_RG_SPK_TEST_EN_L_MASK 0x1
#define PMIC_RG_SPK_TEST_EN_L_SHIFT 8
#define PMIC_RG_SPK_DRC_EN_L_MASK 0x1
#define PMIC_RG_SPK_DRC_EN_L_SHIFT 7
#define PMIC_RG_SPKRCV_EN_L_MASK 0x1
#define PMIC_RG_SPKRCV_EN_L_SHIFT 6
#define PMIC_RG_SPKAB_OBIAS_L_MASK 0x3
#define PMIC_RG_SPKAB_OBIAS_L_SHIFT 4
#define PMIC_RG_SPK_SLEW_L_MASK 0x3
#define PMIC_RG_SPK_SLEW_L_SHIFT 2
#define PMIC_RG_SPK_FORCE_EN_L_MASK 0x1
#define PMIC_RG_SPK_FORCE_EN_L_SHIFT 1
#define PMIC_RG_SPK_INTG_RST_L_MASK 0x1
#define PMIC_RG_SPK_INTG_RST_L_SHIFT 0
#define PMIC_RG_SPK_GAINR_MASK 0x3
#define PMIC_RG_SPK_GAINR_SHIFT 12
#define PMIC_SPK_THER_SHDN_R_EN_MASK 0x1
#define PMIC_SPK_THER_SHDN_R_EN_SHIFT 9
#define PMIC_SPK_OC_SHDN_DR_MASK 0x1
#define PMIC_SPK_OC_SHDN_DR_SHIFT 8
#define PMIC_SPK_TRIM_EN_R_MASK 0x1
#define PMIC_SPK_TRIM_EN_R_SHIFT 3
#define PMIC_SPKMODE_R_MASK 0x1
#define PMIC_SPKMODE_R_SHIFT 2
#define PMIC_SPK_EN_R_MASK 0x1
#define PMIC_SPK_EN_R_SHIFT 0
#define PMIC_SPK_TRIM_DONE_R_MASK 0x1
#define PMIC_SPK_TRIM_DONE_R_SHIFT 15
#define PMIC_SPK_OFFSET_R_MODE_MASK 0x1
#define PMIC_SPK_OFFSET_R_MODE_SHIFT 14
#define PMIC_SPK_LEAD_R_SW_MASK 0x1
#define PMIC_SPK_LEAD_R_SW_SHIFT 13
#define PMIC_SPK_OFFSET_R_SW_MASK 0x1F
#define PMIC_SPK_OFFSET_R_SW_SHIFT 8
#define PMIC_SPK_OFFSET_R_OV_MASK 0x1
#define PMIC_SPK_OFFSET_R_OV_SHIFT 7
#define PMIC_SPK_LEAD_R_FLAG_MASK 0x1
#define PMIC_SPK_LEAD_R_FLAG_SHIFT 6
#define PMIC_SPK_LEAD_R_FLAG_DEG_MASK 0x1
#define PMIC_SPK_LEAD_R_FLAG_DEG_SHIFT 5
#define PMIC_SPK_OFFSET_R_MASK 0x1F
#define PMIC_SPK_OFFSET_R_SHIFT 0
#define PMIC_RG_SPK_OC_EN_R_MASK 0x1
#define PMIC_RG_SPK_OC_EN_R_SHIFT 10
#define PMIC_RG_SPKAB_OC_EN_R_MASK 0x1
#define PMIC_RG_SPKAB_OC_EN_R_SHIFT 9
#define PMIC_RG_SPK_TEST_EN_R_MASK 0x1
#define PMIC_RG_SPK_TEST_EN_R_SHIFT 8
#define PMIC_RG_SPK_DRC_EN_R_MASK 0x1
#define PMIC_RG_SPK_DRC_EN_R_SHIFT 7
#define PMIC_RG_SPKRCV_EN_R_MASK 0x1
#define PMIC_RG_SPKRCV_EN_R_SHIFT 6
#define PMIC_RG_SPKAB_OBIAS_R_MASK 0x3
#define PMIC_RG_SPKAB_OBIAS_R_SHIFT 4
#define PMIC_RG_SPK_SLEW_R_MASK 0x3
#define PMIC_RG_SPK_SLEW_R_SHIFT 2
#define PMIC_RG_SPK_FORCE_EN_R_MASK 0x1
#define PMIC_RG_SPK_FORCE_EN_R_SHIFT 1
#define PMIC_RG_SPK_INTG_RST_R_MASK 0x1
#define PMIC_RG_SPK_INTG_RST_R_SHIFT 0
#define PMIC_SPK_AB_OC_L_DEG_MASK 0x1
#define PMIC_SPK_AB_OC_L_DEG_SHIFT 15
#define PMIC_SPK_D_OC_L_DEG_MASK 0x1
#define PMIC_SPK_D_OC_L_DEG_SHIFT 14
#define PMIC_SPK_AB_OC_R_DEG_MASK 0x1
#define PMIC_SPK_AB_OC_R_DEG_SHIFT 13
#define PMIC_SPK_D_OC_R_DEG_MASK 0x1
#define PMIC_SPK_D_OC_R_DEG_SHIFT 12
#define PMIC_SPK_OC_THD_MASK 0x3
#define PMIC_SPK_OC_THD_SHIFT 10
#define PMIC_SPK_OC_WND_MASK 0x3
#define PMIC_SPK_OC_WND_SHIFT 8
#define PMIC_SPK_TRIM_THD_MASK 0x3
#define PMIC_SPK_TRIM_THD_SHIFT 4
#define PMIC_SPK_TRIM_WND_MASK 0x7
#define PMIC_SPK_TRIM_WND_SHIFT 0
#define PMIC_SPK_TRIM_DIV_MASK 0x7
#define PMIC_SPK_TRIM_DIV_SHIFT 12
#define PMIC_SPK_TD3_MASK 0xF
#define PMIC_SPK_TD3_SHIFT 8
#define PMIC_SPK_TD2_MASK 0xF
#define PMIC_SPK_TD2_SHIFT 4
#define PMIC_SPK_TD1_MASK 0xF
#define PMIC_SPK_TD1_SHIFT 0
#define PMIC_RG_SPK_OCTH_D_MASK 0x1
#define PMIC_RG_SPK_OCTH_D_SHIFT 14
#define PMIC_RG_SPKAB_OVDRV_MASK 0x1
#define PMIC_RG_SPKAB_OVDRV_SHIFT 13
#define PMIC_RG_SPK_FBRC_EN_MASK 0x1
#define PMIC_RG_SPK_FBRC_EN_SHIFT 12
#define PMIC_RG_SPK_VCM_IBSEL_MASK 0x1
#define PMIC_RG_SPK_VCM_IBSEL_SHIFT 11
#define PMIC_RG_SPK_VCM_SEL_MASK 0x1
#define PMIC_RG_SPK_VCM_SEL_SHIFT 10
#define PMIC_RG_SPK_EN_VIEW_CLK_MASK 0x1
#define PMIC_RG_SPK_EN_VIEW_CLK_SHIFT 9
#define PMIC_RG_SPK_EN_VIEW_VCM_MASK 0x1
#define PMIC_RG_SPK_EN_VIEW_VCM_SHIFT 8
#define PMIC_RG_SPK_CCODE_MASK 0xF
#define PMIC_RG_SPK_CCODE_SHIFT 4
#define PMIC_RG_SPK_IBIAS_SEL_MASK 0x3
#define PMIC_RG_SPK_IBIAS_SEL_SHIFT 2
#define PMIC_RG_BTL_SET_MASK 0x3
#define PMIC_RG_BTL_SET_SHIFT 0
#define PMIC_SPK_TEST_MODE1_MASK 0x1
#define PMIC_SPK_TEST_MODE1_SHIFT 15
#define PMIC_SPK_TEST_MODE0_MASK 0x1
#define PMIC_SPK_TEST_MODE0_SHIFT 14
#define PMIC_SPK_VCM_FAST_EN_MASK 0x1
#define PMIC_SPK_VCM_FAST_EN_SHIFT 13
#define PMIC_SPK_RSV0_MASK 0x1
#define PMIC_SPK_RSV0_SHIFT 12
#define PMIC_RG_SPKPGA_GAIN_MASK 0xF
#define PMIC_RG_SPKPGA_GAIN_SHIFT 8
#define PMIC_RG_SPK_RSV_MASK 0xFF
#define PMIC_RG_SPK_RSV_SHIFT 0
#define PMIC_SPK_TD_DONE_MASK 0x7
#define PMIC_SPK_TD_DONE_SHIFT 4
#define PMIC_SPK_TD_WAIT_MASK 0x7
#define PMIC_SPK_TD_WAIT_SHIFT 0
#define PMIC_SPK_TRIM_STOP_L_SW_MASK 0x1
#define PMIC_SPK_TRIM_STOP_L_SW_SHIFT 15
#define PMIC_SPK_TRIM_STOP_R_SW_MASK 0x1
#define PMIC_SPK_TRIM_STOP_R_SW_SHIFT 14
#define PMIC_SPK_TRIM_EN_L_SW_MASK 0x1
#define PMIC_SPK_TRIM_EN_L_SW_SHIFT 13
#define PMIC_SPK_TRIM_EN_R_SW_MASK 0x1
#define PMIC_SPK_TRIM_EN_R_SW_SHIFT 12
#define PMIC_SPK_OUTSTG_EN_L_SW_MASK 0x1
#define PMIC_SPK_OUTSTG_EN_L_SW_SHIFT 11
#define PMIC_SPK_OUTSTG_EN_R_SW_MASK 0x1
#define PMIC_SPK_OUTSTG_EN_R_SW_SHIFT 10
#define PMIC_SPK_EN_L_SW_MASK 0x1
#define PMIC_SPK_EN_L_SW_SHIFT 9
#define PMIC_SPK_EN_R_SW_MASK 0x1
#define PMIC_SPK_EN_R_SW_SHIFT 8
#define PMIC_SPK_DEPOP_EN_L_SW_MASK 0x1
#define PMIC_SPK_DEPOP_EN_L_SW_SHIFT 7
#define PMIC_SPK_DEPOP_EN_R_SW_MASK 0x1
#define PMIC_SPK_DEPOP_EN_R_SW_SHIFT 6
#define PMIC_SPKMODE_L_SW_MASK 0x1
#define PMIC_SPKMODE_L_SW_SHIFT 5
#define PMIC_SPKMODE_R_SW_MASK 0x1
#define PMIC_SPKMODE_R_SW_SHIFT 4
#define PMIC_SPK_RST_L_SW_MASK 0x1
#define PMIC_SPK_RST_L_SW_SHIFT 3
#define PMIC_SPK_RST_R_SW_MASK 0x1
#define PMIC_SPK_RST_R_SW_SHIFT 2
#define PMIC_SPK_VCM_FAST_SW_MASK 0x1
#define PMIC_SPK_VCM_FAST_SW_SHIFT 1
#define PMIC_SPK_EN_MODE_MASK 0x1
#define PMIC_SPK_EN_MODE_SHIFT 0
#define PMIC_FG_SW_RSTCLR_MASK 0x1
#define PMIC_FG_SW_RSTCLR_SHIFT 15
#define PMIC_FG_CHARGE_RST_MASK 0x1
#define PMIC_FG_CHARGE_RST_SHIFT 14
#define PMIC_FG_TIME_RST_MASK 0x1
#define PMIC_FG_TIME_RST_SHIFT 13
#define PMIC_FG_OFFSET_RST_MASK 0x1
#define PMIC_FG_OFFSET_RST_SHIFT 12
#define PMIC_FG_SW_CLEAR_MASK 0x1
#define PMIC_FG_SW_CLEAR_SHIFT 11
#define PMIC_FG_LATCHDATA_ST_MASK 0x1
#define PMIC_FG_LATCHDATA_ST_SHIFT 10
#define PMIC_FG_SW_READ_PRE_MASK 0x1
#define PMIC_FG_SW_READ_PRE_SHIFT 9
#define PMIC_FG_SW_CR_MASK 0x1
#define PMIC_FG_SW_CR_SHIFT 8
#define PMIC_RG_FGCLKSRC_MASK 0x1
#define PMIC_RG_FGCLKSRC_SHIFT 7
#define PMIC_FG_AUTOCALRATE_MASK 0x7
#define PMIC_FG_AUTOCALRATE_SHIFT 4
#define PMIC_FG_CAL_MASK 0x3
#define PMIC_FG_CAL_SHIFT 2
#define PMIC_FG_VMODE_MASK 0x1
#define PMIC_FG_VMODE_SHIFT 1
#define PMIC_FG_ON_MASK 0x1
#define PMIC_FG_ON_SHIFT 0
#define PMIC_FG_CAR_35_32_MASK 0xF
#define PMIC_FG_CAR_35_32_SHIFT 0
#define PMIC_FG_CAR_31_16_MASK 0xFFFF
#define PMIC_FG_CAR_31_16_SHIFT 0
#define PMIC_FG_CAR_15_00_MASK 0xFFFF
#define PMIC_FG_CAR_15_00_SHIFT 0
#define PMIC_FG_NTER_29_16_MASK 0x3FFF
#define PMIC_FG_NTER_29_16_SHIFT 0
#define PMIC_FG_NTER_15_00_MASK 0xFFFF
#define PMIC_FG_NTER_15_00_SHIFT 0
#define PMIC_FG_BLTR_MASK 0xFFFF
#define PMIC_FG_BLTR_SHIFT 0
#define PMIC_FG_BFTR_MASK 0xFFFF
#define PMIC_FG_BFTR_SHIFT 0
#define PMIC_FG_CURRENT_OUT_MASK 0xFFFF
#define PMIC_FG_CURRENT_OUT_SHIFT 0
#define PMIC_FG_ADJUST_OFFSET_VALUE_MASK 0xFFFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT 0
#define PMIC_FG_OFFSET_MASK 0xFFFF
#define PMIC_FG_OFFSET_SHIFT 0
#define PMIC_RG_INPUTCLKSEL_MASK 0x3
#define PMIC_RG_INPUTCLKSEL_SHIFT 12
#define PMIC_RG_FGANALOGTEST_MASK 0xF
#define PMIC_RG_FGANALOGTEST_SHIFT 8
#define PMIC_RG_SPARE_MASK 0xFF
#define PMIC_RG_SPARE_SHIFT 0
#define PMIC_FG_ADC_AUTORST_MASK 0x1
#define PMIC_FG_ADC_AUTORST_SHIFT 9
#define PMIC_FG_ADJ_OFFSET_EN_MASK 0x1
#define PMIC_FG_ADJ_OFFSET_EN_SHIFT 8
#define PMIC_VOL_OSR_H_MASK 0x1
#define PMIC_VOL_OSR_H_SHIFT 7
#define PMIC_VOL_OSR_MASK 0x7
#define PMIC_VOL_OSR_SHIFT 4
#define PMIC_FG_OSR_H_MASK 0x1
#define PMIC_FG_OSR_H_SHIFT 3
#define PMIC_FG_OSR_MASK 0x7
#define PMIC_FG_OSR_SHIFT 0
#define PMIC_RG_FGVMODE_MASK 0x1
#define PMIC_RG_FGVMODE_SHIFT 15
#define PMIC_FG_RST_MASK 0x1
#define PMIC_FG_RST_SHIFT 14
#define PMIC_FGCAL_EN_MASK 0x1
#define PMIC_FGCAL_EN_SHIFT 13
#define PMIC_FGADC_EN_MASK 0x1
#define PMIC_FGADC_EN_SHIFT 12
#define PMIC_FG_SLP_EN_MASK 0x1
#define PMIC_FG_SLP_EN_SHIFT 8
#define PMIC_FG_ADC_RSTDETECT_MASK 0x1
#define PMIC_FG_ADC_RSTDETECT_SHIFT 7
#define PMIC_FG_H_INT_STS_MASK 0x1
#define PMIC_FG_H_INT_STS_SHIFT 5
#define PMIC_FG_L_INT_STS_MASK 0x1
#define PMIC_FG_L_INT_STS_SHIFT 4
#define PMIC_VOL_FIR1BYPASS_MASK 0x1
#define PMIC_VOL_FIR1BYPASS_SHIFT 2
#define PMIC_FG_FIR2BYPASS_MASK 0x1
#define PMIC_FG_FIR2BYPASS_SHIFT 1
#define PMIC_FG_FIR1BYPASS_MASK 0x1
#define PMIC_FG_FIR1BYPASS_SHIFT 0
#define PMIC_VOL_CURRENT_OUT_MASK 0xFFFF
#define PMIC_VOL_CURRENT_OUT_SHIFT 0
#define PMIC_FG_CIC2_MASK 0xFFFF
#define PMIC_FG_CIC2_SHIFT 0
#define PMIC_FG_SLP_CUR_TH_MASK 0xFFFF
#define PMIC_FG_SLP_CUR_TH_SHIFT 0
#define PMIC_FG_SLP_TIME_MASK 0xFF
#define PMIC_FG_SLP_TIME_SHIFT 0
#define PMIC_FG_DET_TIME_MASK 0xFF
#define PMIC_FG_DET_TIME_SHIFT 8
#define PMIC_FG_SRCVOLTEN_FTIME_MASK 0xFF
#define PMIC_FG_SRCVOLTEN_FTIME_SHIFT 0
#define PMIC_FG_TEST_MODE1_MASK 0x1
#define PMIC_FG_TEST_MODE1_SHIFT 15
#define PMIC_FG_TEST_MODE0_MASK 0x1
#define PMIC_FG_TEST_MODE0_SHIFT 14
#define PMIC_FG_RSV1_MASK 0x7
#define PMIC_FG_RSV1_SHIFT 5
#define PMIC_FG_VMODE_SW_MASK 0x1
#define PMIC_FG_VMODE_SW_SHIFT 4
#define PMIC_FG_FGADC_EN_SW_MASK 0x1
#define PMIC_FG_FGADC_EN_SW_SHIFT 3
#define PMIC_FG_FGCAL_EN_SW_MASK 0x1
#define PMIC_FG_FGCAL_EN_SW_SHIFT 2
#define PMIC_FG_RST_SW_MASK 0x1
#define PMIC_FG_RST_SW_SHIFT 1
#define PMIC_FG_MODE_MASK 0x1
#define PMIC_FG_MODE_SHIFT 0
#define PMIC_STMP_MODE_MASK 0x1
#define PMIC_STMP_MODE_SHIFT 12
#define PMIC_MIX_XOSC32_STP_CALI_MASK 0x1F
#define PMIC_MIX_XOSC32_STP_CALI_SHIFT 7
#define PMIC_MIX_XOSC32_STP_LPDRST_MASK 0x1
#define PMIC_MIX_XOSC32_STP_LPDRST_SHIFT 6
#define PMIC_MIX_XOSC32_STP_LPDEN_MASK 0x1
#define PMIC_MIX_XOSC32_STP_LPDEN_SHIFT 5
#define PMIC_MIX_XOSC32_STP_LPDTB_MASK 0x1
#define PMIC_MIX_XOSC32_STP_LPDTB_SHIFT 4
#define PMIC_MIX_XOSC32_STP_PWDB_MASK 0x1
#define PMIC_MIX_XOSC32_STP_PWDB_SHIFT 3
#define PMIC_MIX_XOSC32_STP_CPDTB_MASK 0x1
#define PMIC_MIX_XOSC32_STP_CPDTB_SHIFT 2
#define PMIC_MIX_EOSC32_OPT_MASK 0x3
#define PMIC_MIX_EOSC32_OPT_SHIFT 0
#define PMIC_mix_efuse_xosc32_enb_opt_MASK 0x1
#define PMIC_mix_efuse_xosc32_enb_opt_SHIFT 12
#define PMIC_mix_rtc_xosc32_enb_MASK 0x1
#define PMIC_mix_rtc_xosc32_enb_SHIFT 11
#define PMIC_mix_stp_rtc_ddlo_MASK 0x1
#define PMIC_mix_stp_rtc_ddlo_SHIFT 10
#define PMIC_mix_stp_bbwakeup_MASK 0x1
#define PMIC_mix_stp_bbwakeup_SHIFT 9
#define PMIC_MIX_EOSC32_VCT_EN_MASK 0x1
#define PMIC_MIX_EOSC32_VCT_EN_SHIFT 8
#define PMIC_MIX_EOSC32_STP_RSV_MASK 0x3
#define PMIC_MIX_EOSC32_STP_RSV_SHIFT 6
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK 0x1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT 5
#define PMIC_MIX_RTC_STP_XOSC32_ENB_MASK 0x1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT 4
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK 0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT 3
#define PMIC_MIX_PMU_STP_DDLO_VRTC_MASK 0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT 2
#define PMIC_MIX_DCXO_STP_LVSH_EN_MASK 0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT 1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_MASK 0x1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT 0
#define PMIC_RG_DC2AC_EN_VAUDP12_MASK 0x1
#define PMIC_RG_DC2AC_EN_VAUDP12_SHIFT 4
#define PMIC_RG_AUD_DAC_PWL_UP_VA28_MASK 0x1
#define PMIC_RG_AUD_DAC_PWL_UP_VA28_SHIFT 3
#define PMIC_RG_AUD_DAC_PWR_UP_VA28_MASK 0x1
#define PMIC_RG_AUD_DAC_PWR_UP_VA28_SHIFT 2
#define PMIC_RG_AUDDACRPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDDACRPWRUP_VAUDP12_SHIFT 1
#define PMIC_RG_AUDDACLPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDDACLPWRUP_VAUDP12_SHIFT 0
#define PMIC_RG_AUDHPRSCDISABLE_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPRSCDISABLE_VAUDP12_SHIFT 15
#define PMIC_RG_AUDHPLSCDISABLE_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPLSCDISABLE_VAUDP12_SHIFT 14
#define PMIC_RG_AUDHSSCDISABLE_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHSSCDISABLE_VAUDP12_SHIFT 13
#define PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP12_MASK 0xF
#define PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP12_SHIFT 9
#define PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP12_MASK 0xF
#define PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP12_SHIFT 5
#define PMIC_RG_AUDHSMUXINPUTSEL_VAUDP12_MASK 0x3
#define PMIC_RG_AUDHSMUXINPUTSEL_VAUDP12_SHIFT 3
#define PMIC_RG_AUDHPRPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPRPWRUP_VAUDP12_SHIFT 2
#define PMIC_RG_AUDHPLPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPLPWRUP_VAUDP12_SHIFT 1
#define PMIC_RG_AUDHSPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHSPWRUP_VAUDP12_SHIFT 0
#define PMIC_RG_LINENOISEENH_VAUDP12_MASK 0x1
#define PMIC_RG_LINENOISEENH_VAUDP12_SHIFT 12
#define PMIC_RG_HPOUT_SHORTVCM_VAUDP12_MASK 0x1
#define PMIC_RG_HPOUT_SHORTVCM_VAUDP12_SHIFT 11
#define PMIC_RG_HPOUTPUTRESET0_VAUDP12_MASK 0x1
#define PMIC_RG_HPOUTPUTRESET0_VAUDP12_SHIFT 10
#define PMIC_RG_HPINPUTRESET0_VAUDP12_MASK 0x1
#define PMIC_RG_HPINPUTRESET0_VAUDP12_SHIFT 9
#define PMIC_RG_HPOUTPUTSTBENH_VAUDP12_MASK 0x1
#define PMIC_RG_HPOUTPUTSTBENH_VAUDP12_SHIFT 8
#define PMIC_RG_HPINPUTSTBENH_VAUDP12_MASK 0x1
#define PMIC_RG_HPINPUTSTBENH_VAUDP12_SHIFT 7
#define PMIC_RG_PRECHARGEBUF_EN_VAUDP12_MASK 0x1
#define PMIC_RG_PRECHARGEBUF_EN_VAUDP12_SHIFT 6
#define PMIC_RG_AUDBGBON_VAUDP12_MASK 0x1
#define PMIC_RG_AUDBGBON_VAUDP12_SHIFT 5
#define PMIC_RG_AUDHSSTARTUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHSSTARTUP_VAUDP12_SHIFT 4
#define PMIC_RG_AUDHPSTARTUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPSTARTUP_VAUDP12_SHIFT 3
#define PMIC_RG_AUDHSBSCCURRENT_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHSBSCCURRENT_VAUDP12_SHIFT 2
#define PMIC_RG_AUDHPRBSCCURRENT_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPRBSCCURRENT_VAUDP12_SHIFT 1
#define PMIC_RG_AUDHPLBSCCURRENT_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPLBSCCURRENT_VAUDP12_SHIFT 0
#define PMIC_RG_HSOUT_SHORTVCM_VAUDP12_MASK 0x1
#define PMIC_RG_HSOUT_SHORTVCM_VAUDP12_SHIFT 7
#define PMIC_RG_HPOUTSTB_RSEL_VAUDP12_MASK 0x7
#define PMIC_RG_HPOUTSTB_RSEL_VAUDP12_SHIFT 4
#define PMIC_RG_HSOUTPUTRESET0_VAUDP12_MASK 0x1
#define PMIC_RG_HSOUTPUTRESET0_VAUDP12_SHIFT 3
#define PMIC_RG_HSINPUTRESET0_VAUDP12_MASK 0x1
#define PMIC_RG_HSINPUTRESET0_VAUDP12_SHIFT 2
#define PMIC_RG_HSOUTPUTSTBENH_VAUDP12_MASK 0x1
#define PMIC_RG_HSOUTPUTSTBENH_VAUDP12_SHIFT 1
#define PMIC_RG_HSINPUTSTBENH_VAUDP12_MASK 0x1
#define PMIC_RG_HSINPUTSTBENH_VAUDP12_SHIFT 0
#define PMIC_RG_LINE_PULL0V_VAUDP12_MASK 0x3
#define PMIC_RG_LINE_PULL0V_VAUDP12_SHIFT 13
#define PMIC_RG_AUDHPRFINETRIM_VAUDP12_MASK 0x3
#define PMIC_RG_AUDHPRFINETRIM_VAUDP12_SHIFT 11
#define PMIC_RG_AUDHPLFINETRIM_VAUDP12_MASK 0x3
#define PMIC_RG_AUDHPLFINETRIM_VAUDP12_SHIFT 9
#define PMIC_RG_AUDHPTRIM_EN_VAUDP12_MASK 0x1
#define PMIC_RG_AUDHPTRIM_EN_VAUDP12_SHIFT 8
#define PMIC_RG_AUDHPRTRIM_VAUDP12_MASK 0xF
#define PMIC_RG_AUDHPRTRIM_VAUDP12_SHIFT 4
#define PMIC_RG_AUDHPLTRIM_VAUDP12_MASK 0xF
#define PMIC_RG_AUDHPLTRIM_VAUDP12_SHIFT 0
#define PMIC_RG_ABIDEC_RESERVED_VAUDP12_MASK 0xFF
#define PMIC_RG_ABIDEC_RESERVED_VAUDP12_SHIFT 8
#define PMIC_RG_ABIDEC_RESERVED_VA28_MASK 0xFF
#define PMIC_RG_ABIDEC_RESERVED_VA28_SHIFT 0
#define PMIC_RG_AUDIBIASPWRDN_VAUDP12_MASK 0x1
#define PMIC_RG_AUDIBIASPWRDN_VAUDP12_SHIFT 12
#define PMIC_RG_AUDBIASADJ_1_VAUDP12_MASK 0x3F
#define PMIC_RG_AUDBIASADJ_1_VAUDP12_SHIFT 6
#define PMIC_RG_AUDBIASADJ_0_VAUDP12_MASK 0x3F
#define PMIC_RG_AUDBIASADJ_0_VAUDP12_SHIFT 0
#define PMIC_RG_CHARGEOPTION_DEPOP_VA28_MASK 0x1
#define PMIC_RG_CHARGEOPTION_DEPOP_VA28_SHIFT 6
#define PMIC_RG_DEPOP_ISEL_VA28_MASK 0x3
#define PMIC_RG_DEPOP_ISEL_VA28_SHIFT 4
#define PMIC_RG_DEPOP_VCMGEN_EN_VA28_MASK 0x1
#define PMIC_RG_DEPOP_VCMGEN_EN_VA28_SHIFT 3
#define PMIC_RG_DEPOP_RSEL_VA28_MASK 0x3
#define PMIC_RG_DEPOP_RSEL_VA28_SHIFT 1
#define PMIC_RG_DEPOP_REN_VA28_MASK 0x1
#define PMIC_RG_DEPOP_REN_VA28_SHIFT 0
#define PMIC_RG_AUDIVLMUXSEL_VAUDP12_MASK 0x7
#define PMIC_RG_AUDIVLMUXSEL_VAUDP12_SHIFT 2
#define PMIC_RG_AUDIVLSTARTUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDIVLSTARTUP_VAUDP12_SHIFT 1
#define PMIC_RG_AUDIVLPWRUP_VAUDP12_MASK 0x1
#define PMIC_RG_AUDIVLPWRUP_VAUDP12_SHIFT 0
#define PMIC_RG_AUDIVLMUTE_VAUDP12_MASK 0x1
#define PMIC_RG_AUDIVLMUTE_VAUDP12_SHIFT 5
#define PMIC_RG_SEL_DELAY_VCORE_MASK 0x1
#define PMIC_RG_SEL_DELAY_VCORE_SHIFT 4
#define PMIC_RG_SEL_ENCODER_96K_VA28_MASK 0x1
#define PMIC_RG_SEL_ENCODER_96K_VA28_SHIFT 3
#define PMIC_RG_SEL_DECODER_96K_VA28_MASK 0x1
#define PMIC_RG_SEL_DECODER_96K_VA28_SHIFT 2
#define PMIC_RG_RSTB_ENCODER_VA28_MASK 0x1
#define PMIC_RG_RSTB_ENCODER_VA28_SHIFT 1
#define PMIC_RG_RSTB_DECODER_VA28_MASK 0x1
#define PMIC_RG_RSTB_DECODER_VA28_SHIFT 0
#define PMIC_RG_VA28REFGEN_EN_VA28_MASK 0x1
#define PMIC_RG_VA28REFGEN_EN_VA28_SHIFT 11
#define PMIC_RG_VA33REFGEN_EN_VA33_MASK 0x1
#define PMIC_RG_VA33REFGEN_EN_VA33_SHIFT 10
#define PMIC_RG_VBATREFGEN_EN_VBAT_MASK 0x1
#define PMIC_RG_VBATREFGEN_EN_VBAT_SHIFT 9
#define PMIC_RG_VBATPREREG_PDDIS_EN_VBAT_MASK 0x1
#define PMIC_RG_VBATPREREG_PDDIS_EN_VBAT_SHIFT 8
#define PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA28_MASK 0x1
#define PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA28_SHIFT 7
#define PMIC_RG_LCLDO_ENC_PDDIS_EN_VA28_MASK 0x1
#define PMIC_RG_LCLDO_ENC_PDDIS_EN_VA28_SHIFT 6
#define PMIC_RG_LCLDO_VOSEL_VA33_MASK 0x1
#define PMIC_RG_LCLDO_VOSEL_VA33_SHIFT 5
#define PMIC_RG_LCLDO_REMOTE_SENSE_VA33_MASK 0x1
#define PMIC_RG_LCLDO_REMOTE_SENSE_VA33_SHIFT 4
#define PMIC_RG_LCLDO_PDDIS_EN_VA33_MASK 0x1
#define PMIC_RG_LCLDO_PDDIS_EN_VA33_SHIFT 3
#define PMIC_RG_HCLDO_VOSEL_VA33_MASK 0x1
#define PMIC_RG_HCLDO_VOSEL_VA33_SHIFT 2
#define PMIC_RG_HCLDO_REMOTE_SENSE_VA33_MASK 0x1
#define PMIC_RG_HCLDO_REMOTE_SENSE_VA33_SHIFT 1
#define PMIC_RG_HCLDO_PDDIS_EN_VA33_MASK 0x1
#define PMIC_RG_HCLDO_PDDIS_EN_VA33_SHIFT 0
#define PMIC_RG_AUDPMU_RESERVED_VAUDP12_MASK 0xF
#define PMIC_RG_AUDPMU_RESERVED_VAUDP12_SHIFT 12
#define PMIC_RG_AUDPMU_RESERVED_VA28_MASK 0xF
#define PMIC_RG_AUDPMU_RESERVED_VA28_SHIFT 8
#define PMIC_RG_AUDPMU_RESERVED_VA33_MASK 0xF
#define PMIC_RG_AUDPMU_RESERVED_VA33_SHIFT 4
#define PMIC_RG_AUDPMU_RESERVED_VBAT_MASK 0xF
#define PMIC_RG_AUDPMU_RESERVED_VBAT_SHIFT 0
#define PMIC_DA_NVREG_EN_VAUDP12_MASK 0x1
#define PMIC_DA_NVREG_EN_VAUDP12_SHIFT 3
#define PMIC_RG_ACC_DCC_SEL_AUDGLB_VA28_MASK 0x1
#define PMIC_RG_ACC_DCC_SEL_AUDGLB_VA28_SHIFT 2
#define PMIC_RG_AUDGLB_PWRDN_VA28_MASK 0x1
#define PMIC_RG_AUDGLB_PWRDN_VA28_SHIFT 1
#define PMIC_RG_NVREG_PULL0V_VAUDP12_MASK 0x1
#define PMIC_RG_NVREG_PULL0V_VAUDP12_SHIFT 0
#define PMIC_RG_NCP_REMOTE_SENSE_VA18_MASK 0x1
#define PMIC_RG_NCP_REMOTE_SENSE_VA18_SHIFT 15
#define PMIC_DA_HCLDO_EN_VA33_MASK 0x1
#define PMIC_DA_HCLDO_EN_VA33_SHIFT 14
#define PMIC_DA_LCLDO_EN_VA33_MASK 0x1
#define PMIC_DA_LCLDO_EN_VA33_SHIFT 13
#define PMIC_DA_LCLDO_ENC_EN_VA28_MASK 0x1
#define PMIC_DA_LCLDO_ENC_EN_VA28_SHIFT 12
#define PMIC_DA_VBATPREREG_EN_VBAT_MASK 0x1
#define PMIC_DA_VBATPREREG_EN_VBAT_SHIFT 11
#define PMIC_RG_AUDPREAMPIDDTEST_MASK 0x3
#define PMIC_RG_AUDPREAMPIDDTEST_SHIFT 10
#define PMIC_RG_AUDPREAMPRPGATEST_MASK 0x1
#define PMIC_RG_AUDPREAMPRPGATEST_SHIFT 9
#define PMIC_RG_AUDPREAMPLPGATEST_MASK 0x1
#define PMIC_RG_AUDPREAMPLPGATEST_SHIFT 8
#define PMIC_RG_AUDPREAMPRINPUTSEL_MASK 0x7
#define PMIC_RG_AUDPREAMPRINPUTSEL_SHIFT 5
#define PMIC_RG_AUDPREAMPLINPUTSEL_MASK 0x7
#define PMIC_RG_AUDPREAMPLINPUTSEL_SHIFT 2
#define PMIC_RG_AUDPREAMPRON_MASK 0x1
#define PMIC_RG_AUDPREAMPRON_SHIFT 1
#define PMIC_RG_AUDPREAMPLON_MASK 0x1
#define PMIC_RG_AUDPREAMPLON_SHIFT 0
#define PMIC_RG_AUDADC3RDSTAGERESET_MASK 0x1
#define PMIC_RG_AUDADC3RDSTAGERESET_SHIFT 14
#define PMIC_RG_AUDADC2NDSTAGERESET_MASK 0x1
#define PMIC_RG_AUDADC2NDSTAGERESET_SHIFT 13
#define PMIC_RG_AUDADC2NDSTAGEIDDTEST_MASK 0x3
#define PMIC_RG_AUDADC2NDSTAGEIDDTEST_SHIFT 11
#define PMIC_RG_AUDADC1STSTAGEIDDTEST_MASK 0x3
#define PMIC_RG_AUDADC1STSTAGEIDDTEST_SHIFT 9
#define PMIC_RG_AUDADCCLKSEL_MASK 0x1
#define PMIC_RG_AUDADCCLKSEL_SHIFT 8
#define PMIC_RG_AUDADCRINPUTSEL_MASK 0x7
#define PMIC_RG_AUDADCRINPUTSEL_SHIFT 5
#define PMIC_RG_AUDADCLINPUTSEL_MASK 0x7
#define PMIC_RG_AUDADCLINPUTSEL_SHIFT 2
#define PMIC_RG_AUDADCRPWRUP_MASK 0x1
#define PMIC_RG_AUDADCRPWRUP_SHIFT 1
#define PMIC_RG_AUDADCLPWRUP_MASK 0x1
#define PMIC_RG_AUDADCLPWRUP_SHIFT 0
#define PMIC_RG_AUDRCTUNELSEL_MASK 0x1
#define PMIC_RG_AUDRCTUNELSEL_SHIFT 13
#define PMIC_RG_AUDRCTUNEL_MASK 0x1F
#define PMIC_RG_AUDRCTUNEL_SHIFT 8
#define PMIC_RG_AUDADCFFBYPASS_MASK 0x1
#define PMIC_RG_AUDADCFFBYPASS_SHIFT 7
#define PMIC_RG_AUDADCBYPASS_MASK 0x1
#define PMIC_RG_AUDADCBYPASS_SHIFT 6
#define PMIC_RG_AUDADCFLASHIDDTEST_MASK 0x3
#define PMIC_RG_AUDADCFLASHIDDTEST_SHIFT 4
#define PMIC_RG_AUDADCREFBUFIDDTEST_MASK 0x3
#define PMIC_RG_AUDADCREFBUFIDDTEST_SHIFT 2
#define PMIC_RG_AUDADCDACIDDTEST_MASK 0x3
#define PMIC_RG_AUDADCDACIDDTEST_SHIFT 0
#define PMIC_RG_AUDADCDACFBCURRENT_MASK 0x1
#define PMIC_RG_AUDADCDACFBCURRENT_SHIFT 7
#define PMIC_RG_AUDADCNODEM_MASK 0x1
#define PMIC_RG_AUDADCNODEM_SHIFT 6
#define PMIC_RG_AUDRCTUNERSEL_MASK 0x1
#define PMIC_RG_AUDRCTUNERSEL_SHIFT 5
#define PMIC_RG_AUDRCTUNER_MASK 0x1F
#define PMIC_RG_AUDRCTUNER_SHIFT 0
#define PMIC_RG_AUDADCTESTDATA_MASK 0xFFFF
#define PMIC_RG_AUDADCTESTDATA_SHIFT 0
#define PMIC_RG_AUDADCDACNRZ_MASK 0x1
#define PMIC_RG_AUDADCDACNRZ_SHIFT 4
#define PMIC_RG_AUDADCFSRESET_MASK 0x1
#define PMIC_RG_AUDADCFSRESET_SHIFT 3
#define PMIC_RG_AUDADCDACTEST_MASK 0x1
#define PMIC_RG_AUDADCDACTEST_SHIFT 2
#define PMIC_RG_AUDADCNOPATEST_MASK 0x1
#define PMIC_RG_AUDADCNOPATEST_SHIFT 1
#define PMIC_RG_AUDADCWIDECM_MASK 0x1
#define PMIC_RG_AUDADCWIDECM_SHIFT 0
#define PMIC_RG_AUDSPAREVA18_MASK 0xFF
#define PMIC_RG_AUDSPAREVA18_SHIFT 8
#define PMIC_RG_AUDSPAREVA28_MASK 0xFF
#define PMIC_RG_AUDSPAREVA28_SHIFT 0
#define PMIC_RG_AUDSPAREVAUDP_MASK 0xF
#define PMIC_RG_AUDSPAREVAUDP_SHIFT 4
#define PMIC_RG_AUDSPAREVMIC_MASK 0xF
#define PMIC_RG_AUDSPAREVMIC_SHIFT 0
#define PMIC_RG_AUDMICBIASVREF_MASK 0x3
#define PMIC_RG_AUDMICBIASVREF_SHIFT 9
#define PMIC_RG_AUDPWDBMICBIAS_MASK 0x1
#define PMIC_RG_AUDPWDBMICBIAS_SHIFT 8
#define PMIC_RG_AUDDIGMICBIAS_MASK 0x3
#define PMIC_RG_AUDDIGMICBIAS_SHIFT 6
#define PMIC_RG_AUDDIGMICNDUTY_MASK 0x3
#define PMIC_RG_AUDDIGMICNDUTY_SHIFT 4
#define PMIC_RG_AUDDIGMICPDUTY_MASK 0x3
#define PMIC_RG_AUDDIGMICPDUTY_SHIFT 2
#define PMIC_RG_AUDDIGMICEN_MASK 0x1
#define PMIC_RG_AUDDIGMICEN_SHIFT 0
#define PMIC_RG_AUDLSBUFRMUTE_MASK 0x1
#define PMIC_RG_AUDLSBUFRMUTE_SHIFT 15
#define PMIC_RG_AUDLSBUFRGAIN_MASK 0x7
#define PMIC_RG_AUDLSBUFRGAIN_SHIFT 9
#define PMIC_RG_AUDLSBUFLMUTE_MASK 0x1
#define PMIC_RG_AUDLSBUFLMUTE_SHIFT 8
#define PMIC_RG_AUDLSBUFLGAIN_MASK 0x7
#define PMIC_RG_AUDLSBUFLGAIN_SHIFT 2
#define PMIC_RG_AUDLSBUFRPWRUP_MASK 0x1
#define PMIC_RG_AUDLSBUFRPWRUP_SHIFT 1
#define PMIC_RG_AUDLSBUFLPWRUP_MASK 0x1
#define PMIC_RG_AUDLSBUFLPWRUP_SHIFT 0
#define PMIC_RG_AUDLSBUF2IDDTEST_MASK 0x3
#define PMIC_RG_AUDLSBUF2IDDTEST_SHIFT 8
#define PMIC_RG_AUDLSBUFIDDTEST_MASK 0x3
#define PMIC_RG_AUDLSBUFIDDTEST_SHIFT 6
#define PMIC_RG_AUDLSBUFRINPUTSEL_MASK 0x7
#define PMIC_RG_AUDLSBUFRINPUTSEL_SHIFT 3
#define PMIC_RG_AUDLSBUFLINPUTSEL_MASK 0x7
#define PMIC_RG_AUDLSBUFLINPUTSEL_SHIFT 0
#define PMIC_RG_AUDENCSPAREVA18_MASK 0xFF
#define PMIC_RG_AUDENCSPAREVA18_SHIFT 8
#define PMIC_RG_AUDENCSPAREVA28_MASK 0xFF
#define PMIC_RG_AUDENCSPAREVA28_SHIFT 0
#define PMIC_RG_CLKSQ_MONEN_VA28_MASK 0x1
#define PMIC_RG_CLKSQ_MONEN_VA28_SHIFT 0
#define PMIC_RG_AUDENC_reserved_MASK 0xFF
#define PMIC_RG_AUDENC_reserved_SHIFT 8
#define PMIC_RG_AUDPREAMPR_reserved_MASK 0x1
#define PMIC_RG_AUDPREAMPR_reserved_SHIFT 7
#define PMIC_RG_AUDPREAMPRGAIN_MASK 0x7
#define PMIC_RG_AUDPREAMPRGAIN_SHIFT 4
#define PMIC_RG_AUDPREAMPL_reserved_MASK 0x1
#define PMIC_RG_AUDPREAMPL_reserved_SHIFT 3
#define PMIC_RG_AUDPREAMPLGAIN_MASK 0x7
#define PMIC_RG_AUDPREAMPLGAIN_SHIFT 0
#define PMIC_RG_AUDZCDMUXSEL_VAUDP12_MASK 0x7
#define PMIC_RG_AUDZCDMUXSEL_VAUDP12_SHIFT 8
#define PMIC_RG_AUDZCDCLKSEL_VAUDP12_MASK 0x1
#define PMIC_RG_AUDZCDCLKSEL_VAUDP12_SHIFT 7
#define PMIC_RG_AUDZCDTIMEOUTMODESEL_MASK 0x1
#define PMIC_RG_AUDZCDTIMEOUTMODESEL_SHIFT 6
#define PMIC_RG_AUDZCDGAINSTEPSIZE_MASK 0x3
#define PMIC_RG_AUDZCDGAINSTEPSIZE_SHIFT 4
#define PMIC_RG_AUDZCDGAINSTEPTIME_MASK 0x7
#define PMIC_RG_AUDZCDGAINSTEPTIME_SHIFT 1
#define PMIC_RG_AUDZCDENABLE_MASK 0x1
#define PMIC_RG_AUDZCDENABLE_SHIFT 0
#define PMIC_RG_AUDLINEGAIN_MASK 0xF
#define PMIC_RG_AUDLINEGAIN_SHIFT 0
#define PMIC_RG_AUDHPRGAIN_MASK 0xF
#define PMIC_RG_AUDHPRGAIN_SHIFT 8
#define PMIC_RG_AUDHPLGAIN_MASK 0xF
#define PMIC_RG_AUDHPLGAIN_SHIFT 0
#define PMIC_RG_AUDHSGAIN_MASK 0xF
#define PMIC_RG_AUDHSGAIN_SHIFT 0
#define PMIC_RG_AUDIVRGAIN_MASK 0x7
#define PMIC_RG_AUDIVRGAIN_SHIFT 8
#define PMIC_RG_AUDIVLGAIN_MASK 0x7
#define PMIC_RG_AUDIVLGAIN_SHIFT 0
#define PMIC_RG_AUDINTGAIN2_MASK 0x3F
#define PMIC_RG_AUDINTGAIN2_SHIFT 8
#define PMIC_RG_AUDINTGAIN1_MASK 0x3F
#define PMIC_RG_AUDINTGAIN1_SHIFT 0
#define PMIC_RG_DIVCKS_CHG_MASK 0x1
#define PMIC_RG_DIVCKS_CHG_SHIFT 13
#define PMIC_RG_DIVCKS_ON_MASK 0x1
#define PMIC_RG_DIVCKS_ON_SHIFT 12
#define PMIC_RG_DIVCKS_PRG_MASK 0x1FF
#define PMIC_RG_DIVCKS_PRG_SHIFT 0
#define PMIC_RG_PWD_NCP_MASK 0x1
#define PMIC_RG_PWD_NCP_SHIFT 0

//==============================================================================
// MT6320 APIs
//==============================================================================
extern U32 upmu_get_rgs_vcdt_hv_det(void);
extern U32 upmu_get_rgs_vcdt_lv_det(void);
extern U32 upmu_get_rgs_chrdet(void);
extern void upmu_set_rg_chr_en(U32 val);
extern void upmu_set_rg_csdac_en(U32 val);
extern void upmu_set_rg_pchr_automode(U32 val);
extern U32 upmu_get_rgs_chr_ldo_det(void);
extern void upmu_set_rg_vcdt_hv_en(U32 val);
extern void upmu_set_rg_vcdt_hv_vth(U32 val);
extern void upmu_set_rg_vcdt_lv_vth(U32 val);
extern U32 upmu_get_rgs_vbat_cc_det(void);
extern U32 upmu_get_rgs_vbat_cv_det(void);
extern U32 upmu_get_rgs_cs_det(void);
extern void upmu_set_rg_cs_en(U32 val);
extern void upmu_set_rg_vbat_cc_en(U32 val);
extern void upmu_set_rg_vbat_cv_en(U32 val);
extern void upmu_set_rg_vbat_cc_vth(U32 val);
extern void upmu_set_rg_vbat_cv_vth(U32 val);
extern void upmu_set_rg_cs_vth(U32 val);
extern void upmu_set_rg_pchr_toltc(U32 val);
extern void upmu_set_rg_pchr_tohtc(U32 val);
extern U32 upmu_get_rgs_vbat_ov_det(void);
extern void upmu_set_rg_vbat_ov_deg(U32 val);
extern void upmu_set_rg_vbat_ov_vth(U32 val);
extern void upmu_set_rg_vbat_ov_en(U32 val);
extern U32 upmu_get_rgs_baton_undet(void);
extern void upmu_set_rg_baton_ht_trim_set(U32 val);
extern void upmu_set_rg_baton_ht_trim(U32 val);
extern void upmu_set_baton_tdet_en(U32 val);
extern void upmu_set_rg_baton_ht_en(U32 val);
extern void upmu_set_rg_baton_en(U32 val);
extern void upmu_set_rg_csdac_data(U32 val);
extern void upmu_set_rg_frc_csvth_usbdl(U32 val);
extern U32 upmu_get_rgs_otg_bvalid_det(void);
extern void upmu_set_rg_otg_bvalid_en(U32 val);
extern void upmu_set_rg_pchr_flag_en(U32 val);
extern U32 upmu_get_rgs_pchr_flag_out(void);
extern void upmu_set_rg_pchr_flag_sel(U32 val);
extern void upmu_set_rg_pchr_ft_ctrl(U32 val);
extern void upmu_set_rg_pchr_rst(U32 val);
extern void upmu_set_rg_csdac_testmode(U32 val);
extern void upmu_set_rg_pchr_testmode(U32 val);
extern void upmu_set_rg_chrwdt_wr(U32 val);
extern void upmu_set_rg_chrwdt_en(U32 val);
extern void upmu_set_rg_chrwdt_td(U32 val);
extern void upmu_set_rg_pchr_rv(U32 val);
extern U32 upmu_get_rgs_chrwdt_out(void);
extern void upmu_set_rg_chrwdt_flag_wr(U32 val);
extern void upmu_set_rg_chrwdt_int_en(U32 val);
extern void upmu_set_adcin_vchr_en(U32 val);
extern void upmu_set_adcin_vsen_en(U32 val);
extern void upmu_set_adcin_vbat_en(U32 val);
extern void upmu_set_rg_adcin_vsen_ext_baton_en(U32 val);
extern void upmu_set_adcin_vsen_mux_en(U32 val);
extern void upmu_set_rg_usbdl_set(U32 val);
extern void upmu_set_rg_usbdl_rst(U32 val);
extern void upmu_set_rg_uvlo_vthl(U32 val);
extern void upmu_set_rg_bgr_unchop(U32 val);
extern void upmu_set_rg_bgr_unchop_ph(U32 val);
extern void upmu_set_rg_bgr_rsel(U32 val);
extern U32 upmu_get_rgs_bc11_cmp_out(void);
extern void upmu_set_rg_bc11_vsrc_en(U32 val);
extern void upmu_set_rg_bc11_rst(U32 val);
extern void upmu_set_rg_bc11_bb_ctrl(U32 val);
extern void upmu_set_rg_bc11_bias_en(U32 val);
extern void upmu_set_rg_bc11_ipu_en(U32 val);
extern void upmu_set_rg_bc11_ipd_en(U32 val);
extern void upmu_set_rg_bc11_cmp_en(U32 val);
extern void upmu_set_rg_bc11_vref_vth(U32 val);
extern void upmu_set_rg_csdac_stp_dec(U32 val);
extern void upmu_set_rg_csdac_stp_inc(U32 val);
extern void upmu_set_rg_csdac_stp(U32 val);
extern void upmu_set_rg_csdac_dly(U32 val);
extern void upmu_set_rg_chrind_dimming(U32 val);
extern void upmu_set_rg_chrind_on(U32 val);
extern void upmu_set_rg_low_ich_db(U32 val);
extern void upmu_set_rg_ulc_det_en(U32 val);
extern void upmu_set_rg_hwcv_en(U32 val);
extern void upmu_set_rg_tracking_en(U32 val);
extern void upmu_set_rg_csdac_mode(U32 val);
extern void upmu_set_rg_vcdt_mode(U32 val);
extern void upmu_set_rg_cv_mode(U32 val);
extern void upmu_set_rg_ichrg_trim(U32 val);
extern void upmu_set_rg_bgr_trim_en(U32 val);
extern void upmu_set_rg_bgr_trim(U32 val);
extern void upmu_set_rg_ovp_trim(U32 val);
extern void upmu_set_rg_bgr_test_rstb(U32 val);
extern void upmu_set_rg_bgr_test_en(U32 val);
extern void upmu_set_qi_bgr_ext_buf_en(U32 val);
extern void upmu_set_chr_osc_trim(U32 val);
extern void upmu_set_rg_dac_usbdl_max(U32 val);
extern void upmu_set_rg_pchr_rsv(U32 val);
extern U32 upmu_get_cid(void);
extern void upmu_set_rg_strup_6m_pdn(U32 val);
extern void upmu_set_rg_accdet_ck_pdn(U32 val);
extern void upmu_set_rg_auxadc_ck_pdn(U32 val);
extern void upmu_set_rg_smps_ck_div_pdn(U32 val);
extern void upmu_set_rg_smps_ck_div2_pdn(U32 val);
extern void upmu_set_rg_spk_div_pdn(U32 val);
extern void upmu_set_rg_spk_pwm_div_pdn(U32 val);
extern void upmu_set_rg_rtc_mclk_pdn(U32 val);
extern void upmu_set_rg_bst_drv_1m_ck_pdn(U32 val);
extern void upmu_set_rg_fgadc_ana_ck_pdn(U32 val);
extern void upmu_set_rg_fgadc_ck_pdn(U32 val);
extern void upmu_set_rg_efuse_ck_pdn(U32 val);
extern void upmu_set_rg_pwmoc_ck_pdn(U32 val);
extern void upmu_set_rg_spk_ck_pdn(U32 val);
extern void upmu_set_rg_aud_13m_pdn(U32 val);
extern void upmu_set_rg_aud_26m_pdn(U32 val);
extern void upmu_set_rg_top_ckpdn2_rsv_15(U32 val);
extern void upmu_set_rg_rtc_75k_ck_pdn(U32 val);
extern void upmu_set_rg_strup_32k_ck_pdn(U32 val);
extern void upmu_set_rg_buck_1m_ck_pdn(U32 val);
extern void upmu_set_rg_buck32k_pdn(U32 val);
extern void upmu_set_rg_buck_ana_ck_pdn(U32 val);
extern void upmu_set_rg_buck_ck_pdn(U32 val);
extern void upmu_set_rg_chr1m_ck_pdn(U32 val);
extern void upmu_set_rg_drv_32k_ck_pdn(U32 val);
extern void upmu_set_rg_intrp_ck_pdn(U32 val);
extern void upmu_set_rg_ldostb_1m_ck_pdn(U32 val);
extern void upmu_set_rg_pchr_32k_ck_pdn(U32 val);
extern void upmu_set_rg_rtc_32k_ck_pdn(U32 val);
extern void upmu_set_rg_strup_75k_ck_pdn(U32 val);
extern void upmu_set_rg_fqmtr_pdn(U32 val);
extern void upmu_set_rg_rtc32k_1v8_pdn(U32 val);
extern void upmu_set_rg_top_gpio_ckpdn_rsv_15_14(U32 val);
extern void upmu_set_rg_gpio32k_pdn(U32 val);
extern void upmu_set_rg_gpio26m_pdn(U32 val);
extern void upmu_set_rg_top_rst_con_rsv_15_9(U32 val);
extern void upmu_set_rg_fqmtr_rst(U32 val);
extern void upmu_set_rg_rtc_rst(U32 val);
extern void upmu_set_rg_driver_rst(U32 val);
extern void upmu_set_rg_spk_rst(U32 val);
extern void upmu_set_rg_accdet_rst(U32 val);
extern void upmu_set_rg_fgadc_rst(U32 val);
extern void upmu_set_rg_audio_rst(U32 val);
extern void upmu_set_rg_auxadc_rst(U32 val);
extern void upmu_set_rg_efuse_man_rst(U32 val);
extern void upmu_set_rg_wrp_pdn(U32 val);
extern void upmu_set_rg_wrp_32k_pdn(U32 val);
extern void upmu_set_rg_wrp_eint_pdn(U32 val);
extern void upmu_set_rg_wrp_kp_pdn(U32 val);
extern void upmu_set_rg_wrp_pwm_pdn(U32 val);
extern void upmu_set_rg_wrp_i2c2_pdn(U32 val);
extern void upmu_set_rg_wrp_i2c1_pdn(U32 val);
extern void upmu_set_rg_wrp_i2c0_pdn(U32 val);
extern void upmu_set_rg_wrp_rst(U32 val);
extern void upmu_set_rg_eint_rst(U32 val);
extern void upmu_set_rg_kp_rst(U32 val);
extern void upmu_set_rg_pwm_rst(U32 val);
extern void upmu_set_rg_i2c2_rst(U32 val);
extern void upmu_set_rg_i2c1_rst(U32 val);
extern void upmu_set_rg_i2c0_rst(U32 val);
extern void upmu_set_rg_pwrkey_rst_td(U32 val);
extern void upmu_set_rg_pwrrst_tmr_dis(U32 val);
extern void upmu_set_rg_pwrkey_rst_en(U32 val);
extern void upmu_set_rg_homekey_rst_en(U32 val);
extern void upmu_set_rg_rst_part_sel(U32 val);
extern void upmu_set_rg_top_rst_misc_rsv_3(U32 val);
extern void upmu_set_rg_strup_man_rst_en(U32 val);
extern void upmu_set_rg_sysrstb_en(U32 val);
extern void upmu_set_rg_ap_rst_dis(U32 val);
extern void upmu_set_rg_osc_sel_align_dis(U32 val);
extern void upmu_set_rg_spitxck_inv_sel(U32 val);
extern void upmu_set_rg_osc_hw_sel(U32 val);
extern void upmu_set_rg_clksq_hw_auto_en(U32 val);
extern void upmu_set_rg_srclkperi_hw_auto_en(U32 val);
extern void upmu_set_rg_srclkmd2_hw_auto_en(U32 val);
extern void upmu_set_rg_srcvolt_hw_auto_en(U32 val);
extern void upmu_set_rg_osc_sel_auto(U32 val);
extern void upmu_set_rg_top_ckcon1_rsv_07(U32 val);
extern void upmu_set_rg_smps_div2_src_autoff_dis(U32 val);
extern void upmu_set_rg_smps_autoff_dis(U32 val);
extern void upmu_set_rg_clksq_en(U32 val);
extern void upmu_set_rg_srclkperi_en(U32 val);
extern void upmu_set_rg_srclkmd2_en(U32 val);
extern void upmu_set_rg_srcvolt_en(U32 val);
extern void upmu_set_rg_osc_sel(U32 val);
extern void upmu_set_rg_fqmtr_cksel(U32 val);
extern void upmu_set_rg_accdet_cksel(U32 val);
extern void upmu_set_rg_fg_ana_cksel(U32 val);
extern void upmu_set_rg_regck_sel(U32 val);
extern void upmu_set_rg_buck_2m_sel_en(U32 val);
extern void upmu_set_vproc_6m_sel(U32 val);
extern void upmu_set_vcore_6m_sel(U32 val);
extern void upmu_set_rg_spk_div_sel(U32 val);
extern void upmu_set_rg_spk_pwm_div_sel(U32 val);
extern void upmu_set_rg_auxadc_div_sel(U32 val);
extern void upmu_set_auxadc_tstsel(U32 val);
extern void upmu_set_pmu75k_tst_dis(U32 val);
extern void upmu_set_smps_tst_dis(U32 val);
extern void upmu_set_chr1m_tst_dis(U32 val);
extern void upmu_set_aud26m_tst_dis(U32 val);
extern void upmu_set_rtc32k_tst_dis(U32 val);
extern void upmu_set_fg_tst_dis(U32 val);
extern void upmu_set_spk_tst_dis(U32 val);
extern void upmu_set_chr1m_tstsel(U32 val);
extern void upmu_set_smps_tstsel(U32 val);
extern void upmu_set_pmu75k_tstsel(U32 val);
extern void upmu_set_aud26m_tstsel(U32 val);
extern void upmu_set_rtc32k_tstsel(U32 val);
extern void upmu_set_fg_tstsel(U32 val);
extern void upmu_set_spk_tstsel(U32 val);
extern void upmu_set_rg_top_cktst2_rsv_15_8(U32 val);
extern void upmu_set_osc32_cksel(U32 val);
extern void upmu_set_xosc32_tstsel(U32 val);
extern void upmu_set_xosc32_tst_dis(U32 val);
extern void upmu_set_rg_pchr_test_ck_sel(U32 val);
extern void upmu_set_rg_strup_75k_26m_sel(U32 val);
extern void upmu_set_accdet_tstsel(U32 val);
extern void upmu_set_ck1m2m_tstsel(U32 val);
extern void upmu_set_bgr_test_ck_en(U32 val);
extern void upmu_set_vrf18_2_deg_en(U32 val);
extern void upmu_set_vrf18_deg_en(U32 val);
extern void upmu_set_vpa_deg_en(U32 val);
extern void upmu_set_vio18_deg_en(U32 val);
extern void upmu_set_vm_deg_en(U32 val);
extern void upmu_set_vcore_deg_en(U32 val);
extern void upmu_set_vsram_deg_en(U32 val);
extern void upmu_set_vproc_deg_en(U32 val);
extern void upmu_set_oc_gear_bvalid_det(U32 val);
extern void upmu_set_oc_gear_vbaton_undet(U32 val);
extern void upmu_set_oc_gear_ldo(U32 val);
extern void upmu_set_vm_oc_wnd(U32 val);
extern void upmu_set_vm_oc_thd(U32 val);
extern void upmu_set_vcore_oc_wnd(U32 val);
extern void upmu_set_vcore_oc_thd(U32 val);
extern void upmu_set_vsram_oc_wnd(U32 val);
extern void upmu_set_vsram_oc_thd(U32 val);
extern void upmu_set_vproc_oc_wnd(U32 val);
extern void upmu_set_vproc_oc_thd(U32 val);
extern void upmu_set_vrf18_2_oc_wnd(U32 val);
extern void upmu_set_vrf18_2_oc_thd(U32 val);
extern void upmu_set_vrf18_oc_wnd(U32 val);
extern void upmu_set_vrf18_oc_thd(U32 val);
extern void upmu_set_vpa_oc_wnd(U32 val);
extern void upmu_set_vpa_oc_thd(U32 val);
extern void upmu_set_vio18_oc_wnd(U32 val);
extern void upmu_set_vio18_oc_thd(U32 val);
extern void upmu_set_int_rsv_15_8(U32 val);
extern void upmu_set_ivgen_ext_en(U32 val);
extern void upmu_set_rg_pwrkey_int_sel(U32 val);
extern void upmu_set_rg_homekey_int_sel(U32 val);
extern void upmu_set_polarity_bvalid_det(U32 val);
extern void upmu_set_polarity_vbaton_undet(U32 val);
extern void upmu_set_polarity(U32 val);
extern void upmu_set_rg_mon_grp_sel(U32 val);
extern void upmu_set_rg_mon_flag_sel(U32 val);
extern void upmu_set_rg_test_spk_pwm(U32 val);
extern void upmu_set_rg_test_spk(U32 val);
extern void upmu_set_rg_test_strup(U32 val);
extern void upmu_set_rg_efuse_mode(U32 val);
extern void upmu_set_rg_nandtree_mode(U32 val);
extern void upmu_set_rg_test_auxadc(U32 val);
extern void upmu_set_rg_test_fgpll(U32 val);
extern void upmu_set_rg_test_fg(U32 val);
extern void upmu_set_rg_test_aud(U32 val);
extern void upmu_set_rg_test_wrap(U32 val);
extern void upmu_set_rg_test_io_fg_sel(U32 val);
extern void upmu_set_rg_test_classd(U32 val);
extern void upmu_set_rg_test_driver(U32 val);
extern void upmu_set_rg_test_boost(U32 val);
extern U32 upmu_get_vrtc_status(void);
extern U32 upmu_get_status_vrf28_2_en(void);
extern U32 upmu_get_status_vrf28_en(void);
extern U32 upmu_get_status_vsim1_en(void);
extern U32 upmu_get_status_vsim2_en(void);
extern U32 upmu_get_status_vtcxo_2_en(void);
extern U32 upmu_get_status_vtcxo_en(void);
extern U32 upmu_get_status_vusb_en(void);
extern U32 upmu_get_status_vrf18_2_en(void);
extern U32 upmu_get_status_vrf18_en(void);
extern U32 upmu_get_status_vpa_en(void);
extern U32 upmu_get_status_vio18_en(void);
extern U32 upmu_get_status_vm_en(void);
extern U32 upmu_get_status_vcore_en(void);
extern U32 upmu_get_status_vsram_en(void);
extern U32 upmu_get_status_vproc_en(void);
extern U32 upmu_get_status_va28_en(void);
extern U32 upmu_get_status_vast_en(void);
extern U32 upmu_get_status_va_en(void);
extern U32 upmu_get_status_vcama_en(void);
extern U32 upmu_get_status_vemc_1v8_en(void);
extern U32 upmu_get_status_vemc_3v3_en(void);
extern U32 upmu_get_status_vgp1_en(void);
extern U32 upmu_get_status_vgp2_en(void);
extern U32 upmu_get_status_vgp3_en(void);
extern U32 upmu_get_status_vgp4_en(void);
extern U32 upmu_get_status_vgp5_en(void);
extern U32 upmu_get_status_vgp6_en(void);
extern U32 upmu_get_status_vibr_en(void);
extern U32 upmu_get_status_vio28_en(void);
extern U32 upmu_get_status_vmc1_en(void);
extern U32 upmu_get_status_vmch1_en(void);
extern U32 upmu_get_vio28_pg_deb(void);
extern U32 upmu_get_va28_pg_deb(void);
extern U32 upmu_get_va_pg_deb(void);
extern U32 upmu_get_vtcxo_pg_deb(void);
extern U32 upmu_get_vio18_pg_deb(void);
extern U32 upmu_get_vm_pg_deb(void);
extern U32 upmu_get_vcore_pg_deb(void);
extern U32 upmu_get_vsram_pg_deb(void);
extern U32 upmu_get_vproc_pg_deb(void);
extern void upmu_set_rtc_xtal_det_rsv(U32 val);
extern U32 upmu_get_rtc_xtal_det_done(void);
extern U32 upmu_get_ro_baton_undet(void);
extern U32 upmu_get_pchr_chrdet(void);
extern U32 upmu_get_vbat_ov(void);
extern U32 upmu_get_pwrkey_deb(void);
extern U32 upmu_get_usbdl(void);
extern U32 upmu_get_pmu_test_mode_scan(void);
extern U32 upmu_get_oc_status_vrf28_2(void);
extern U32 upmu_get_oc_status_vrf28(void);
extern U32 upmu_get_oc_status_vsim1(void);
extern U32 upmu_get_oc_status_vsim2(void);
extern U32 upmu_get_oc_status_vtcxo_2(void);
extern U32 upmu_get_oc_status_vtcxo(void);
extern U32 upmu_get_oc_status_vusb(void);
extern U32 upmu_get_oc_status_vrf18_2(void);
extern U32 upmu_get_oc_status_vrf18(void);
extern U32 upmu_get_oc_status_vpa(void);
extern U32 upmu_get_oc_status_vio18(void);
extern U32 upmu_get_oc_status_vm(void);
extern U32 upmu_get_oc_status_vcore(void);
extern U32 upmu_get_oc_status_vsram(void);
extern U32 upmu_get_oc_status_vproc(void);
extern U32 upmu_get_oc_status_va28(void);
extern U32 upmu_get_oc_status_vast(void);
extern U32 upmu_get_oc_status_va(void);
extern U32 upmu_get_oc_status_vcama(void);
extern U32 upmu_get_oc_status_vemc_1v8(void);
extern U32 upmu_get_oc_status_vemc_3v3(void);
extern U32 upmu_get_oc_status_vgp1(void);
extern U32 upmu_get_oc_status_vgp2(void);
extern U32 upmu_get_oc_status_vgp3(void);
extern U32 upmu_get_oc_status_vgp4(void);
extern U32 upmu_get_oc_status_vgp5(void);
extern U32 upmu_get_oc_status_vgp6(void);
extern U32 upmu_get_oc_status_vibr(void);
extern U32 upmu_get_oc_status_vio28(void);
extern U32 upmu_get_oc_status_vmc1(void);
extern U32 upmu_get_oc_status_vmch1(void);
extern U32 upmu_get_homekey_deb(void);
extern U32 upmu_get_ni_spk_oc_det_d_r(void);
extern U32 upmu_get_ni_spk_oc_det_d_l(void);
extern U32 upmu_get_ni_spk_oc_det_ab_r(void);
extern U32 upmu_get_ni_spk_oc_det_ab_l(void);
extern void upmu_set_rg_simls2_srst_conf(U32 val);
extern void upmu_set_rg_simls2_sclk_conf(U32 val);
extern void upmu_set_rg_simls1_srst_conf(U32 val);
extern void upmu_set_rg_simls1_sclk_conf(U32 val);
extern U32 upmu_get_test_out_l(void);
extern U32 upmu_get_test_out_h(void);
extern void upmu_set_rg_simls_tdsel(U32 val);
extern void upmu_set_rg_pmu_tdsel(U32 val);
extern void upmu_set_rg_spi_tdsel(U32 val);
extern void upmu_set_rg_i2s_tdsel(U32 val);
extern void upmu_set_rg_kp_tdsel(U32 val);
extern void upmu_set_rg_pwm_tdsel(U32 val);
extern void upmu_set_rg_i2c_tdsel(U32 val);
extern void upmu_set_rg_simap_tdsel(U32 val);
extern void upmu_set_rg_simls_rdsel(U32 val);
extern void upmu_set_rg_pmu_rdsel(U32 val);
extern void upmu_set_rg_spi_rdsel(U32 val);
extern void upmu_set_rg_i2s_rdsel(U32 val);
extern void upmu_set_rg_kp_rdsel(U32 val);
extern void upmu_set_rg_pwm_rdsel(U32 val);
extern void upmu_set_rg_i2c_rdsel(U32 val);
extern void upmu_set_rg_simap_rdsel(U32 val);
extern void upmu_set_rg_smt15(U32 val);
extern void upmu_set_rg_smt14(U32 val);
extern void upmu_set_rg_smt13(U32 val);
extern void upmu_set_rg_smt12(U32 val);
extern void upmu_set_rg_smt11(U32 val);
extern void upmu_set_rg_smt10(U32 val);
extern void upmu_set_rg_smt9(U32 val);
extern void upmu_set_rg_smt8(U32 val);
extern void upmu_set_rg_smt7(U32 val);
extern void upmu_set_rg_smt6(U32 val);
extern void upmu_set_rg_smt5(U32 val);
extern void upmu_set_rg_smt4(U32 val);
extern void upmu_set_rg_smt3(U32 val);
extern void upmu_set_rg_smt2(U32 val);
extern void upmu_set_rg_smt1(U32 val);
extern void upmu_set_rg_smt0(U32 val);
extern void upmu_set_rg_smt31(U32 val);
extern void upmu_set_rg_smt30(U32 val);
extern void upmu_set_rg_smt29(U32 val);
extern void upmu_set_rg_smt28(U32 val);
extern void upmu_set_rg_smt27(U32 val);
extern void upmu_set_rg_smt26(U32 val);
extern void upmu_set_rg_smt25(U32 val);
extern void upmu_set_rg_smt24(U32 val);
extern void upmu_set_rg_smt23(U32 val);
extern void upmu_set_rg_smt22(U32 val);
extern void upmu_set_rg_smt21(U32 val);
extern void upmu_set_rg_smt20(U32 val);
extern void upmu_set_rg_smt19(U32 val);
extern void upmu_set_rg_smt18(U32 val);
extern void upmu_set_rg_smt17(U32 val);
extern void upmu_set_rg_smt16(U32 val);
extern void upmu_set_rg_smt47(U32 val);
extern void upmu_set_rg_smt46(U32 val);
extern void upmu_set_rg_smt45(U32 val);
extern void upmu_set_rg_smt44(U32 val);
extern void upmu_set_rg_smt43(U32 val);
extern void upmu_set_rg_smt42(U32 val);
extern void upmu_set_rg_smt41(U32 val);
extern void upmu_set_rg_smt40(U32 val);
extern void upmu_set_rg_smt39(U32 val);
extern void upmu_set_rg_smt38(U32 val);
extern void upmu_set_rg_smt37(U32 val);
extern void upmu_set_rg_smt36(U32 val);
extern void upmu_set_rg_smt35(U32 val);
extern void upmu_set_rg_smt34(U32 val);
extern void upmu_set_rg_smt33(U32 val);
extern void upmu_set_rg_smt32(U32 val);
extern void upmu_set_rg_homekey_pden(U32 val);
extern void upmu_set_rg_homekey_puen(U32 val);
extern void upmu_set_rg_smt50(U32 val);
extern void upmu_set_rg_smt49(U32 val);
extern void upmu_set_rg_smt48(U32 val);
extern void upmu_set_rg_octl_srclken_peri(U32 val);
extern void upmu_set_rg_octl_srcvolten(U32 val);
extern void upmu_set_rg_octl_int(U32 val);
extern void upmu_set_rg_octl_homekey(U32 val);
extern void upmu_set_rg_octl_spi_clk(U32 val);
extern void upmu_set_rg_octl_wrap_event(U32 val);
extern void upmu_set_rg_octl_rtc_32k1v8(U32 val);
extern void upmu_set_rg_octl_srclken_md2(U32 val);
extern void upmu_set_rg_octl_adc_ck(U32 val);
extern void upmu_set_rg_octl_spi_miso(U32 val);
extern void upmu_set_rg_octl_spi_mosi(U32 val);
extern void upmu_set_rg_octl_spi_csn(U32 val);
extern void upmu_set_rg_octl_dac_ws(U32 val);
extern void upmu_set_rg_octl_dac_ck(U32 val);
extern void upmu_set_rg_octl_adc_dat(U32 val);
extern void upmu_set_rg_octl_adc_ws(U32 val);
extern void upmu_set_rg_octl_col2(U32 val);
extern void upmu_set_rg_octl_col1(U32 val);
extern void upmu_set_rg_octl_col0(U32 val);
extern void upmu_set_rg_octl_dac_dat(U32 val);
extern void upmu_set_rg_octl_col6(U32 val);
extern void upmu_set_rg_octl_col5(U32 val);
extern void upmu_set_rg_octl_col4(U32 val);
extern void upmu_set_rg_octl_col3(U32 val);
extern void upmu_set_rg_octl_row2(U32 val);
extern void upmu_set_rg_octl_row1(U32 val);
extern void upmu_set_rg_octl_row0(U32 val);
extern void upmu_set_rg_octl_col7(U32 val);
extern void upmu_set_rg_octl_row6(U32 val);
extern void upmu_set_rg_octl_row5(U32 val);
extern void upmu_set_rg_octl_row4(U32 val);
extern void upmu_set_rg_octl_row3(U32 val);
extern void upmu_set_rg_octl_pwm(U32 val);
extern void upmu_set_rg_octl_vmsel2(U32 val);
extern void upmu_set_rg_octl_vmsel1(U32 val);
extern void upmu_set_rg_octl_row7(U32 val);
extern void upmu_set_rg_octl_sda1(U32 val);
extern void upmu_set_rg_octl_scl1(U32 val);
extern void upmu_set_rg_octl_sda0(U32 val);
extern void upmu_set_rg_octl_scl0(U32 val);
extern void upmu_set_rg_octl_sim1_ap_srst(U32 val);
extern void upmu_set_rg_octl_sim1_ap_sclk(U32 val);
extern void upmu_set_rg_octl_sda2(U32 val);
extern void upmu_set_rg_octl_scl2(U32 val);
extern void upmu_set_rg_octl_simls1_srst(U32 val);
extern void upmu_set_rg_octl_simls1_sclk(U32 val);
extern void upmu_set_rg_octl_sim2_ap_srst(U32 val);
extern void upmu_set_rg_octl_sim2_ap_sclk(U32 val);
extern void upmu_set_rg_octl_simls2_srst(U32 val);
extern void upmu_set_rg_octl_simls2_sclk(U32 val);
extern void upmu_set_rg_int_en_ov(U32 val);
extern void upmu_set_rg_int_en_chrdet(U32 val);
extern void upmu_set_rg_int_en_bvalid_det(U32 val);
extern void upmu_set_rg_int_en_vbaton_undet(U32 val);
extern void upmu_set_rg_int_en_thr_h(U32 val);
extern void upmu_set_rg_int_en_thr_l(U32 val);
extern void upmu_set_rg_int_en_pwrkey(U32 val);
extern void upmu_set_rg_int_en_watchdog(U32 val);
extern void upmu_set_rg_int_en_fg_bat_h(U32 val);
extern void upmu_set_rg_int_en_fg_bat_l(U32 val);
extern void upmu_set_rg_int_en_bat_h(U32 val);
extern void upmu_set_rg_int_en_bat_l(U32 val);
extern void upmu_set_rg_int_en_spkr(U32 val);
extern void upmu_set_rg_int_en_spkl(U32 val);
extern void upmu_set_rg_int_en_spkr_ab(U32 val);
extern void upmu_set_rg_int_en_spkl_ab(U32 val);
extern void upmu_set_rg_int_en_vrf18_2(U32 val);
extern void upmu_set_rg_int_en_vrf18(U32 val);
extern void upmu_set_rg_int_en_vpa(U32 val);
extern void upmu_set_rg_int_en_vio18(U32 val);
extern void upmu_set_rg_int_en_vm(U32 val);
extern void upmu_set_rg_int_en_vcore(U32 val);
extern void upmu_set_rg_int_en_vsram(U32 val);
extern void upmu_set_rg_int_en_vproc(U32 val);
extern void upmu_set_rg_int_en_rtc(U32 val);
extern void upmu_set_rg_int_en_audio(U32 val);
extern void upmu_set_rg_int_en_accdet(U32 val);
extern void upmu_set_rg_int_en_homekey(U32 val);
extern void upmu_set_rg_int_en_ldo(U32 val);
extern U32 upmu_get_rg_int_status_ov(void);
extern U32 upmu_get_rg_int_status_chrdet(void);
extern U32 upmu_get_rg_int_status_bvalid_det(void);
extern U32 upmu_get_rg_int_status_vbaton_undet(void);
extern U32 upmu_get_rg_int_status_thr_h(void);
extern U32 upmu_get_rg_int_status_thr_l(void);
extern U32 upmu_get_rg_int_status_pwrkey(void);
extern U32 upmu_get_rg_int_status_watchdog(void);
extern U32 upmu_get_rg_int_status_fg_bat_h(void);
extern U32 upmu_get_rg_int_status_fg_bat_l(void);
extern U32 upmu_get_rg_int_status_bat_h(void);
extern U32 upmu_get_rg_int_status_bat_l(void);
extern U32 upmu_get_rg_int_status_spkr(void);
extern U32 upmu_get_rg_int_status_spkl(void);
extern U32 upmu_get_rg_int_status_spkr_ab(void);
extern U32 upmu_get_rg_int_status_spkl_ab(void);
extern U32 upmu_get_rg_int_status_vrf18_2(void);
extern U32 upmu_get_rg_int_status_vrf18(void);
extern U32 upmu_get_rg_int_status_vpa(void);
extern U32 upmu_get_rg_int_status_vio18(void);
extern U32 upmu_get_rg_int_status_vm(void);
extern U32 upmu_get_rg_int_status_vcore(void);
extern U32 upmu_get_rg_int_status_vsram(void);
extern U32 upmu_get_rg_int_status_vproc(void);
extern U32 upmu_get_rg_int_status_rtc(void);
extern U32 upmu_get_rg_int_status_audio(void);
extern U32 upmu_get_rg_int_status_accdet(void);
extern U32 upmu_get_rg_int_status_homekey(void);
extern U32 upmu_get_rg_int_status_ldo(void);
extern void upmu_set_fqmtr_en(U32 val);
extern void upmu_set_fqmtr_rst(U32 val);
extern U32 upmu_get_fqmtr_busy(void);
extern void upmu_set_fqmtr_tcksel(U32 val);
extern void upmu_set_fqmtr_winset(U32 val);
extern U32 upmu_get_fqmtr_data(void);
extern void upmu_set_rg_efuse_addr(U32 val);
extern void upmu_set_rg_efuse_prog(U32 val);
extern void upmu_set_rg_efuse_en(U32 val);
extern void upmu_set_rg_efuse_pkey(U32 val);
extern void upmu_set_rg_efuse_rd_trig(U32 val);
extern void upmu_set_rg_rd_rdy_bypass(U32 val);
extern void upmu_set_rg_skip_efuse_out(U32 val);
extern void upmu_set_rg_efuse_prog_src(U32 val);
extern U32 upmu_get_rg_efuse_busy(void);
extern U32 upmu_get_rg_efuse_rd_ack(void);
extern void upmu_set_rg_efuse_val_0_15(U32 val);
extern void upmu_set_rg_efuse_val_16_31(U32 val);
extern void upmu_set_rg_efuse_val_32_47(U32 val);
extern void upmu_set_rg_efuse_val_48_63(U32 val);
extern void upmu_set_rg_efuse_val_64_79(U32 val);
extern void upmu_set_rg_efuse_val_80_95(U32 val);
extern void upmu_set_rg_efuse_val_96_111(U32 val);
extern void upmu_set_rg_efuse_val_112_127(U32 val);
extern void upmu_set_rg_efuse_val_128_143(U32 val);
extern void upmu_set_rg_efuse_val_144_159(U32 val);
extern void upmu_set_rg_efuse_val_160_175(U32 val);
extern void upmu_set_rg_efuse_val_176_191(U32 val);
extern U32 upmu_get_rg_efuse_dout_0_15(void);
extern U32 upmu_get_rg_efuse_dout_16_31(void);
extern U32 upmu_get_rg_efuse_dout_32_47(void);
extern U32 upmu_get_rg_efuse_dout_48_63(void);
extern U32 upmu_get_rg_efuse_dout_64_79(void);
extern U32 upmu_get_rg_efuse_dout_80_95(void);
extern U32 upmu_get_rg_efuse_dout_96_111(void);
extern U32 upmu_get_rg_efuse_dout_112_127(void);
extern U32 upmu_get_rg_efuse_dout_128_143(void);
extern U32 upmu_get_rg_efuse_dout_144_159(void);
extern U32 upmu_get_rg_efuse_dout_160_175(void);
extern U32 upmu_get_rg_efuse_dout_176_191(void);
extern void upmu_set_spi_con(U32 val);
extern void upmu_set_rg_smps_testmode_b(U32 val);
extern void upmu_set_rg_smps_testmode_a(U32 val);
extern U32 upmu_get_qi_vm_dig_mon(void);
extern U32 upmu_get_qi_vcore_dig_mon(void);
extern U32 upmu_get_qi_vsram_dig_mon(void);
extern U32 upmu_get_qi_vproc_dig_mon(void);
extern void upmu_set_buck_rsv(U32 val);
extern void upmu_set_vcore_pg_h2l_en(U32 val);
extern void upmu_set_vsram_pg_h2l_en(U32 val);
extern void upmu_set_vproc_pg_h2l_en(U32 val);
extern void upmu_set_rg_vproc_trimh(U32 val);
extern void upmu_set_rg_vproc_triml(U32 val);
extern void upmu_set_rg_vproc_zx_os(U32 val);
extern void upmu_set_rg_vproc_csl(U32 val);
extern void upmu_set_rg_vproc_csr(U32 val);
extern void upmu_set_rg_vproc_cc(U32 val);
extern void upmu_set_rg_vproc_rzsel(U32 val);
extern void upmu_set_rg_vproc_ndis_en(U32 val);
extern void upmu_set_rg_vproc_modeset(U32 val);
extern void upmu_set_rg_vproc_csm(U32 val);
extern void upmu_set_rg_vproc_avp_en(U32 val);
extern void upmu_set_rg_vproc_avp_os(U32 val);
extern void upmu_set_qi_vproc_vsleep(U32 val);
extern void upmu_set_rg_vproc_slp(U32 val);
extern void upmu_set_rg_vproc_rsv(U32 val);
extern void upmu_set_vproc_track_on_ctrl(U32 val);
extern void upmu_set_vproc_burst_ctrl(U32 val);
extern void upmu_set_vproc_dlc_ctrl(U32 val);
extern void upmu_set_vproc_vosel_ctrl(U32 val);
extern void upmu_set_vproc_en_ctrl(U32 val);
extern void upmu_set_vproc_burst_sel(U32 val);
extern void upmu_set_vproc_dlc_sel(U32 val);
extern void upmu_set_vproc_vosel_sel(U32 val);
extern void upmu_set_vproc_en_sel(U32 val);
extern U32 upmu_get_qi_vproc_oc_status(void);
extern U32 upmu_get_qi_vproc_mode(void);
extern U32 upmu_get_qi_vproc_en(void);
extern U32 upmu_get_qi_vproc_stb(void);
extern void upmu_set_vproc_en(U32 val);
extern void upmu_set_vproc_sfchg_ren(U32 val);
extern void upmu_set_vproc_sfchg_rrate(U32 val);
extern void upmu_set_vproc_sfchg_fen(U32 val);
extern void upmu_set_vproc_sfchg_frate(U32 val);
extern void upmu_set_vproc_vosel(U32 val);
extern void upmu_set_vproc_vosel_on(U32 val);
extern void upmu_set_vproc_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vproc_vosel(void);
extern U32 upmu_get_qi_vproc_burst(void);
extern void upmu_set_vproc_burst_sleep(U32 val);
extern void upmu_set_vproc_burst_on(U32 val);
extern void upmu_set_vproc_burst(U32 val);
extern U32 upmu_get_qi_vproc_dlc(void);
extern void upmu_set_vproc_dlc_sleep(U32 val);
extern void upmu_set_vproc_dlc_on(U32 val);
extern void upmu_set_vproc_dlc(U32 val);
extern U32 upmu_get_qi_vproc_dlc_n(void);
extern void upmu_set_vproc_dlc_n_sleep(U32 val);
extern void upmu_set_vproc_dlc_n_on(U32 val);
extern void upmu_set_vproc_dlc_n(U32 val);
extern U32 upmu_get_qi_vproc_bursth(void);
extern U32 upmu_get_qi_vproc_burstl(void);
extern U32 upmu_get_ni_vproc_vsleep_sel(void);
extern U32 upmu_get_ni_vproc_r2r_pdn(void);
extern void upmu_set_vproc_vsleep_sel(U32 val);
extern void upmu_set_vproc_r2r_pdn(U32 val);
extern void upmu_set_vproc_vsleep_en(U32 val);
extern U32 upmu_get_ni_vproc_vosel_trans(void);
extern void upmu_set_vproc_vosel_trans_once(U32 val);
extern void upmu_set_vproc_vosel_trans_en(U32 val);
extern void upmu_set_vproc_transtd(U32 val);
extern void upmu_set_rg_vsram_trimh(U32 val);
extern void upmu_set_rg_vsram_triml(U32 val);
extern void upmu_set_rg_vsram_zx_os(U32 val);
extern void upmu_set_rg_vsram_csl(U32 val);
extern void upmu_set_rg_vsram_csr(U32 val);
extern void upmu_set_rg_vsram_cc(U32 val);
extern void upmu_set_rg_vsram_rzsel(U32 val);
extern void upmu_set_rg_vsram_ndis_en(U32 val);
extern void upmu_set_rg_vsram_modeset(U32 val);
extern void upmu_set_rg_vsram_csm(U32 val);
extern void upmu_set_qi_vsram_vsleep(U32 val);
extern void upmu_set_rg_vsram_slp(U32 val);
extern void upmu_set_rg_vsram_rsv(U32 val);
extern void upmu_set_vsram_track_sleep_ctrl(U32 val);
extern void upmu_set_vsram_track_on_ctrl(U32 val);
extern void upmu_set_vsram_burst_ctrl(U32 val);
extern void upmu_set_vsram_dlc_ctrl(U32 val);
extern void upmu_set_vsram_vosel_ctrl(U32 val);
extern void upmu_set_vsram_en_ctrl(U32 val);
extern void upmu_set_vsram_burst_sel(U32 val);
extern void upmu_set_vsram_dlc_sel(U32 val);
extern void upmu_set_vsram_vosel_sel(U32 val);
extern void upmu_set_vsram_en_sel(U32 val);
extern U32 upmu_get_qi_vsram_oc_status(void);
extern U32 upmu_get_qi_vsram_mode(void);
extern U32 upmu_get_qi_vsram_en(void);
extern U32 upmu_get_qi_vsram_stb(void);
extern void upmu_set_vsram_en(U32 val);
extern void upmu_set_vsram_sfchg_ren(U32 val);
extern void upmu_set_vsram_sfchg_rrate(U32 val);
extern void upmu_set_vsram_sfchg_fen(U32 val);
extern void upmu_set_vsram_sfchg_frate(U32 val);
extern void upmu_set_vsram_vosel(U32 val);
extern void upmu_set_vsram_vosel_on(U32 val);
extern void upmu_set_vsram_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vsram_vosel(void);
extern U32 upmu_get_qi_vsram_burst(void);
extern void upmu_set_vsram_burst_sleep(U32 val);
extern void upmu_set_vsram_burst_on(U32 val);
extern void upmu_set_vsram_burst(U32 val);
extern U32 upmu_get_qi_vsram_dlc(void);
extern void upmu_set_vsram_dlc_sleep(U32 val);
extern void upmu_set_vsram_dlc_on(U32 val);
extern void upmu_set_vsram_dlc(U32 val);
extern U32 upmu_get_qi_vsram_dlc_n(void);
extern void upmu_set_vsram_dlc_n_sleep(U32 val);
extern void upmu_set_vsram_dlc_n_on(U32 val);
extern void upmu_set_vsram_dlc_n(U32 val);
extern U32 upmu_get_qi_vsram_bursth(void);
extern U32 upmu_get_qi_vsram_burstl(void);
extern U32 upmu_get_ni_vsram_vsleep_sel(void);
extern U32 upmu_get_ni_vsram_r2r_pdn(void);
extern void upmu_set_vsram_vsleep_sel(U32 val);
extern void upmu_set_vsram_r2r_pdn(U32 val);
extern void upmu_set_vsram_vsleep_en(U32 val);
extern U32 upmu_get_ni_vsram_vosel_trans(void);
extern void upmu_set_vsram_vosel_trans_once(U32 val);
extern void upmu_set_vsram_vosel_trans_en(U32 val);
extern void upmu_set_vsram_transtd(U32 val);
extern void upmu_set_vsram_vosel_offset(U32 val);
extern void upmu_set_vsram_vosel_delta(U32 val);
extern void upmu_set_vsram_vosel_on_hb(U32 val);
extern void upmu_set_vsram_vosel_on_lb(U32 val);
extern void upmu_set_vsram_vosel_sleep_lb(U32 val);
extern void upmu_set_rg_vcore_trimh(U32 val);
extern void upmu_set_rg_vcore_triml(U32 val);
extern void upmu_set_rg_vcore_zx_os(U32 val);
extern void upmu_set_rg_vcore_csl(U32 val);
extern void upmu_set_rg_vcore_csr(U32 val);
extern void upmu_set_rg_vcore_cc(U32 val);
extern void upmu_set_rg_vcore_rzsel(U32 val);
extern void upmu_set_rg_vcore_ndis_en(U32 val);
extern void upmu_set_rg_vcore_modeset(U32 val);
extern void upmu_set_rg_vcore_csm(U32 val);
extern void upmu_set_rg_vcore_avp_en(U32 val);
extern void upmu_set_rg_vcore_avp_os(U32 val);
extern void upmu_set_qi_vcore_vsleep(U32 val);
extern void upmu_set_rg_vcore_slp(U32 val);
extern void upmu_set_rg_vcore_rsv(U32 val);
extern void upmu_set_vcore_burst_ctrl(U32 val);
extern void upmu_set_vcore_dlc_ctrl(U32 val);
extern void upmu_set_vcore_vosel_ctrl(U32 val);
extern void upmu_set_vcore_en_ctrl(U32 val);
extern void upmu_set_vcore_burst_sel(U32 val);
extern void upmu_set_vcore_dlc_sel(U32 val);
extern void upmu_set_vcore_vosel_sel(U32 val);
extern void upmu_set_vcore_en_sel(U32 val);
extern U32 upmu_get_qi_vcore_oc_status(void);
extern U32 upmu_get_qi_vcore_mode(void);
extern U32 upmu_get_qi_vcore_en(void);
extern U32 upmu_get_qi_vcore_stb(void);
extern void upmu_set_vcore_en(U32 val);
extern void upmu_set_vcore_sfchg_ren(U32 val);
extern void upmu_set_vcore_sfchg_rrate(U32 val);
extern void upmu_set_vcore_sfchg_fen(U32 val);
extern void upmu_set_vcore_sfchg_frate(U32 val);
extern void upmu_set_vcore_vosel(U32 val);
extern void upmu_set_vcore_vosel_on(U32 val);
extern void upmu_set_vcore_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vcore_vosel(void);
extern U32 upmu_get_qi_vcore_burst(void);
extern void upmu_set_vcore_burst_sleep(U32 val);
extern void upmu_set_vcore_burst_on(U32 val);
extern void upmu_set_vcore_burst(U32 val);
extern U32 upmu_get_qi_vcore_dlc(void);
extern void upmu_set_vcore_dlc_sleep(U32 val);
extern void upmu_set_vcore_dlc_on(U32 val);
extern void upmu_set_vcore_dlc(U32 val);
extern U32 upmu_get_qi_vcore_dlc_n(void);
extern void upmu_set_vcore_dlc_n_sleep(U32 val);
extern void upmu_set_vcore_dlc_n_on(U32 val);
extern void upmu_set_vcore_dlc_n(U32 val);
extern U32 upmu_get_qi_vcore_bursth(void);
extern U32 upmu_get_qi_vcore_burstl(void);
extern U32 upmu_get_ni_vcore_vsleep_sel(void);
extern U32 upmu_get_ni_vcore_r2r_pdn(void);
extern void upmu_set_vcore_vsleep_sel(U32 val);
extern void upmu_set_vcore_r2r_pdn(U32 val);
extern void upmu_set_vcore_vsleep_en(U32 val);
extern U32 upmu_get_ni_vcore_vosel_trans(void);
extern void upmu_set_vcore_vosel_trans_once(U32 val);
extern void upmu_set_vcore_vosel_trans_en(U32 val);
extern void upmu_set_vcore_transtd(U32 val);
extern void upmu_set_rg_vm_trimh(U32 val);
extern void upmu_set_rg_vm_triml(U32 val);
extern void upmu_set_rg_vm_zx_os(U32 val);
extern void upmu_set_rg_vm_csl(U32 val);
extern void upmu_set_rg_vm_csr(U32 val);
extern void upmu_set_rg_vm_cc(U32 val);
extern void upmu_set_rg_vm_rzsel(U32 val);
extern void upmu_set_rg_vm_ndis_en(U32 val);
extern void upmu_set_rg_vm_modeset(U32 val);
extern void upmu_set_rg_vm_csm(U32 val);
extern void upmu_set_rg_vm_avp_en(U32 val);
extern void upmu_set_rg_vm_avp_os(U32 val);
extern void upmu_set_qi_vm_vsleep(U32 val);
extern void upmu_set_rg_vm_slp(U32 val);
extern void upmu_set_rg_vm_rsv(U32 val);
extern void upmu_set_vm_burst_ctrl(U32 val);
extern void upmu_set_vm_dlc_ctrl(U32 val);
extern void upmu_set_vm_vosel_ctrl(U32 val);
extern void upmu_set_vm_en_ctrl(U32 val);
extern void upmu_set_vm_burst_sel(U32 val);
extern void upmu_set_vm_dlc_sel(U32 val);
extern void upmu_set_vm_vosel_sel(U32 val);
extern void upmu_set_vm_en_sel(U32 val);
extern U32 upmu_get_qi_vm_oc_status(void);
extern U32 upmu_get_qi_vm_mode(void);
extern U32 upmu_get_qi_vm_en(void);
extern U32 upmu_get_qi_vm_stb(void);
extern void upmu_set_vm_en(U32 val);
extern void upmu_set_vm_sfchg_ren(U32 val);
extern void upmu_set_vm_sfchg_rrate(U32 val);
extern void upmu_set_vm_sfchg_fen(U32 val);
extern void upmu_set_vm_sfchg_frate(U32 val);
extern void upmu_set_vm_vosel(U32 val);
extern void upmu_set_vm_vosel_on(U32 val);
extern void upmu_set_vm_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vm_vosel(void);
extern U32 upmu_get_qi_vm_burst(void);
extern void upmu_set_vm_burst_sleep(U32 val);
extern void upmu_set_vm_burst_on(U32 val);
extern void upmu_set_vm_burst(U32 val);
extern U32 upmu_get_qi_vm_dlc(void);
extern void upmu_set_vm_dlc_sleep(U32 val);
extern void upmu_set_vm_dlc_on(U32 val);
extern void upmu_set_vm_dlc(U32 val);
extern U32 upmu_get_qi_vm_dlc_n(void);
extern void upmu_set_vm_dlc_n_sleep(U32 val);
extern void upmu_set_vm_dlc_n_on(U32 val);
extern void upmu_set_vm_dlc_n(U32 val);
extern U32 upmu_get_qi_vm_bursth(void);
extern U32 upmu_get_qi_vm_burstl(void);
extern U32 upmu_get_ni_vm_vsleep_sel(void);
extern U32 upmu_get_ni_vm_r2r_pdn(void);
extern void upmu_set_vm_vsleep_sel(U32 val);
extern void upmu_set_vm_r2r_pdn(U32 val);
extern void upmu_set_vm_vsleep_en(U32 val);
extern U32 upmu_get_ni_vm_vosel_trans(void);
extern void upmu_set_vm_vosel_trans_once(U32 val);
extern void upmu_set_vm_vosel_trans_en(U32 val);
extern void upmu_set_vm_transtd(U32 val);
extern void upmu_set_rg_vio18_trim(U32 val);
extern void upmu_set_rg_vio18_zx_os(U32 val);
extern void upmu_set_rg_vio18_slew(U32 val);
extern void upmu_set_rg_vio18_slew_nmos(U32 val);
extern void upmu_set_rg_vio18_csl(U32 val);
extern void upmu_set_rg_vio18_csr(U32 val);
extern void upmu_set_rg_vio18_cc(U32 val);
extern void upmu_set_rg_vio18_rzsel(U32 val);
extern void upmu_set_rg_vio18_csmir(U32 val);
extern void upmu_set_rg_vio18_ndis_en(U32 val);
extern void upmu_set_rg_vio18_modeset(U32 val);
extern void upmu_set_rg_vio18_slp(U32 val);
extern void upmu_set_rg_vio18_rsv(U32 val);
extern void upmu_set_vio18_burst_ctrl(U32 val);
extern void upmu_set_vio18_dlc_ctrl(U32 val);
extern void upmu_set_vio18_vosel_ctrl(U32 val);
extern void upmu_set_vio18_en_ctrl(U32 val);
extern void upmu_set_vio18_burst_sel(U32 val);
extern void upmu_set_vio18_dlc_sel(U32 val);
extern void upmu_set_vio18_vosel_sel(U32 val);
extern void upmu_set_vio18_en_sel(U32 val);
extern U32 upmu_get_qi_vio18_oc_status(void);
extern U32 upmu_get_qi_vio18_mode(void);
extern U32 upmu_get_qi_vio18_en(void);
extern U32 upmu_get_qi_vio18_stb(void);
extern void upmu_set_vio18_en(U32 val);
extern void upmu_set_vio18_sfchg_ren(U32 val);
extern void upmu_set_vio18_sfchg_rrate(U32 val);
extern void upmu_set_vio18_sfchg_fen(U32 val);
extern void upmu_set_vio18_sfchg_frate(U32 val);
extern void upmu_set_vio18_vosel(U32 val);
extern void upmu_set_vio18_vosel_on(U32 val);
extern void upmu_set_vio18_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vio18_vosel(void);
extern U32 upmu_get_qi_vio18_burst(void);
extern U32 upmu_get_qi_vio18_dlc(void);
extern void upmu_set_vio18_dlc_sleep(U32 val);
extern void upmu_set_vio18_dlc_on(U32 val);
extern void upmu_set_vio18_dlc(U32 val);
extern U32 upmu_get_qi_vio18_dlc_n(void);
extern void upmu_set_vio18_dlc_n_sleep(U32 val);
extern void upmu_set_vio18_dlc_n_on(U32 val);
extern void upmu_set_vio18_dlc_n(U32 val);
extern U32 upmu_get_qi_vio18_bursth(void);
extern void upmu_set_vio18_bursth_sleep(U32 val);
extern void upmu_set_vio18_bursth_on(U32 val);
extern void upmu_set_vio18_bursth(U32 val);
extern U32 upmu_get_qi_vio18_burstl(void);
extern void upmu_set_vio18_burstl_sleep(U32 val);
extern void upmu_set_vio18_burstl_on(U32 val);
extern void upmu_set_vio18_burstl(U32 val);
extern U32 upmu_get_ni_vio18_vsleep_sel(void);
extern U32 upmu_get_qi_vio18_sleep_pdn(void);
extern void upmu_set_vio18_vsleep_sel(U32 val);
extern void upmu_set_vio18_sleep_pdn(U32 val);
extern void upmu_set_vio18_vsleep_en(U32 val);
extern U32 upmu_get_ni_vio18_vosel_trans(void);
extern void upmu_set_vio18_vosel_trans_once(U32 val);
extern void upmu_set_vio18_vosel_trans_en(U32 val);
extern void upmu_set_vio18_transtd(U32 val);
extern void upmu_set_rg_vpa_trimh(U32 val);
extern void upmu_set_rg_vpa_triml(U32 val);
extern void upmu_set_rg_vpa_zx_os(U32 val);
extern void upmu_set_rg_vpa_slew(U32 val);
extern void upmu_set_rg_vpa_slew_nmos(U32 val);
extern void upmu_set_rg_vpa_csl(U32 val);
extern void upmu_set_rg_vpa_csr(U32 val);
extern void upmu_set_rg_vpa_cc(U32 val);
extern void upmu_set_rg_vpa_rzsel(U32 val);
extern void upmu_set_rg_vpa_vbat_del(U32 val);
extern void upmu_set_rg_vpa_csmir(U32 val);
extern void upmu_set_rg_vpa_ndis_en(U32 val);
extern void upmu_set_rg_vpa_modeset(U32 val);
extern void upmu_set_rg_vpa_gpu_en(U32 val);
extern void upmu_set_rg_vpa_slp(U32 val);
extern void upmu_set_rg_vpa_rsv(U32 val);
extern void upmu_set_vpa_burst_ctrl(U32 val);
extern void upmu_set_vpa_dlc_ctrl(U32 val);
extern void upmu_set_vpa_vosel_ctrl(U32 val);
extern void upmu_set_vpa_en_ctrl(U32 val);
extern void upmu_set_vpa_burst_sel(U32 val);
extern void upmu_set_vpa_dlc_sel(U32 val);
extern void upmu_set_vpa_vosel_sel(U32 val);
extern void upmu_set_vpa_en_sel(U32 val);
extern U32 upmu_get_qi_vpa_oc_status(void);
extern U32 upmu_get_qi_vpa_mode(void);
extern U32 upmu_get_qi_vpa_en(void);
extern U32 upmu_get_qi_vpa_stb(void);
extern void upmu_set_vpa_en(U32 val);
extern void upmu_set_vpa_sfchg_ren(U32 val);
extern void upmu_set_vpa_sfchg_rrate(U32 val);
extern void upmu_set_vpa_sfchg_fen(U32 val);
extern void upmu_set_vpa_sfchg_frate(U32 val);
extern void upmu_set_vpa_vosel(U32 val);
extern void upmu_set_vpa_vosel_on(U32 val);
extern void upmu_set_vpa_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vpa_vosel(void);
extern U32 upmu_get_qi_vpa_burst(void);
extern U32 upmu_get_qi_vpa_dlc(void);
extern void upmu_set_vpa_dlc_sleep(U32 val);
extern void upmu_set_vpa_dlc_on(U32 val);
extern void upmu_set_vpa_dlc(U32 val);
extern U32 upmu_get_qi_vpa_dlc_n(void);
extern U32 upmu_get_qi_vpa_bursth(void);
extern void upmu_set_vpa_bursth_sleep(U32 val);
extern void upmu_set_vpa_bursth_on(U32 val);
extern void upmu_set_vpa_bursth(U32 val);
extern U32 upmu_get_qi_vpa_burstl(void);
extern void upmu_set_vpa_burstl_sleep(U32 val);
extern void upmu_set_vpa_burstl_on(U32 val);
extern void upmu_set_vpa_burstl(U32 val);
extern U32 upmu_get_ni_vpa_vsleep_sel(void);
extern U32 upmu_get_ni_vpa_r2r_pdn(void);
extern void upmu_set_vpa_vsleep_sel(U32 val);
extern void upmu_set_vpa_r2r_pdn(U32 val);
extern void upmu_set_vpa_vsleep_en(U32 val);
extern U32 upmu_get_ni_vpa_dvs_bw(void);
extern void upmu_set_vpa_vosel_trans_once(U32 val);
extern void upmu_set_vpa_vosel_trans_en(U32 val);
extern void upmu_set_vpa_transtd(U32 val);
extern void upmu_set_vpa_vosel_dlc001(U32 val);
extern void upmu_set_vpa_dlc_map_en(U32 val);
extern void upmu_set_vpa_vosel_dlc111(U32 val);
extern void upmu_set_vpa_vosel_dlc011(U32 val);
extern void upmu_set_rg_vrf18_trim(U32 val);
extern void upmu_set_rg_vrf18_zx_os(U32 val);
extern void upmu_set_rg_vrf18_slew(U32 val);
extern void upmu_set_rg_vrf18_slew_nmos(U32 val);
extern void upmu_set_rg_vrf18_csl(U32 val);
extern void upmu_set_rg_vrf18_csr(U32 val);
extern void upmu_set_rg_vrf18_cc(U32 val);
extern void upmu_set_rg_vrf18_rzsel(U32 val);
extern void upmu_set_rg_vrf18_gmsel(U32 val);
extern void upmu_set_rg_vrf18_ocfb_en(U32 val);
extern void upmu_set_rg_vrf18_ndis_en(U32 val);
extern void upmu_set_rg_vrf18_modeset(U32 val);
extern void upmu_set_rg_vrf18_avp_en(U32 val);
extern void upmu_set_rg_vrf18_slp(U32 val);
extern void upmu_set_rg_vrf18_rsv_7_2(U32 val);
extern void upmu_set_rg_vrf18_bk_ldo(U32 val);
extern void upmu_set_rg_vrf18_rsv_0(U32 val);
extern void upmu_set_vrf18_burst_ctrl(U32 val);
extern void upmu_set_vrf18_dlc_ctrl(U32 val);
extern void upmu_set_vrf18_vosel_ctrl(U32 val);
extern void upmu_set_vrf18_en_ctrl(U32 val);
extern void upmu_set_vrf18_burst_sel(U32 val);
extern void upmu_set_vrf18_dlc_sel(U32 val);
extern void upmu_set_vrf18_vosel_sel(U32 val);
extern void upmu_set_vrf18_en_sel(U32 val);
extern U32 upmu_get_qi_vrf18_oc_status(void);
extern U32 upmu_get_qi_vrf18_mode(void);
extern U32 upmu_get_qi_vrf18_en(void);
extern U32 upmu_get_qi_vrf18_stb(void);
extern void upmu_set_vrf18_stbtd(U32 val);
extern void upmu_set_vrf18_en(U32 val);
extern void upmu_set_vrf18_sfchg_ren(U32 val);
extern void upmu_set_vrf18_sfchg_rrate(U32 val);
extern void upmu_set_vrf18_sfchg_fen(U32 val);
extern void upmu_set_vrf18_sfchg_frate(U32 val);
extern void upmu_set_vrf18_vosel(U32 val);
extern void upmu_set_vrf18_vosel_on(U32 val);
extern void upmu_set_vrf18_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vrf18_vosel(void);
extern U32 upmu_get_qi_vrf18_burst(void);
extern U32 upmu_get_qi_vrf18_dlc(void);
extern void upmu_set_vrf18_dlc_sleep(U32 val);
extern void upmu_set_vrf18_dlc_on(U32 val);
extern void upmu_set_vrf18_dlc(U32 val);
extern U32 upmu_get_qi_vrf18_dlc_n(void);
extern void upmu_set_vrf18_dlc_n_sleep(U32 val);
extern void upmu_set_vrf18_dlc_n_on(U32 val);
extern void upmu_set_vrf18_dlc_n(U32 val);
extern U32 upmu_get_qi_vrf18_bursth(void);
extern void upmu_set_vrf18_bursth_sleep(U32 val);
extern void upmu_set_vrf18_bursth_on(U32 val);
extern void upmu_set_vrf18_bursth(U32 val);
extern U32 upmu_get_qi_vrf18_burstl(void);
extern void upmu_set_vrf18_burstl_sleep(U32 val);
extern void upmu_set_vrf18_burstl_on(U32 val);
extern void upmu_set_vrf18_burstl(U32 val);
extern U32 upmu_get_ni_vrf18_vsleep_sel(void);
extern U32 upmu_get_ni_vrf18_r2r_pdn(void);
extern void upmu_set_vrf18_vsleep_sel(U32 val);
extern void upmu_set_vrf18_r2r_pdn(U32 val);
extern void upmu_set_vrf18_vsleep_en(U32 val);
extern U32 upmu_get_ni_vrf18_vosel_trans(void);
extern void upmu_set_vrf18_vosel_trans_once(U32 val);
extern void upmu_set_vrf18_vosel_trans_en(U32 val);
extern void upmu_set_vrf18_transtd(U32 val);
extern void upmu_set_vrf18_md2_en_sel(U32 val);
extern void upmu_set_vrf18_md2_en(U32 val);
extern void upmu_set_vrf18_md1_en_sel(U32 val);
extern void upmu_set_rg_vrf18_2_trim(U32 val);
extern void upmu_set_rg_vrf18_2_zx_os(U32 val);
extern void upmu_set_rg_vrf18_2_slew(U32 val);
extern void upmu_set_rg_vrf18_2_slew_nmos(U32 val);
extern void upmu_set_rg_vrf18_2_csl(U32 val);
extern void upmu_set_rg_vrf18_2_csr(U32 val);
extern void upmu_set_rg_vrf18_2_cc(U32 val);
extern void upmu_set_rg_vrf18_2_rzsel(U32 val);
extern void upmu_set_rg_vrf18_2_gmsel(U32 val);
extern void upmu_set_rg_vrf18_2_ocfb_en(U32 val);
extern void upmu_set_rg_vrf18_2_ndis_en(U32 val);
extern void upmu_set_rg_vrf18_2_modeset(U32 val);
extern void upmu_set_rg_vrf18_2_avp_en(U32 val);
extern void upmu_set_rg_vrf18_2_slp(U32 val);
extern void upmu_set_rg_vrf18_2_rsv_7_2(U32 val);
extern void upmu_set_rg_vrf18_2_bk_ldo(U32 val);
extern void upmu_set_rg_vrf18_2_rsv_0(U32 val);
extern void upmu_set_vrf18_2_burst_ctrl(U32 val);
extern void upmu_set_vrf18_2_dlc_ctrl(U32 val);
extern void upmu_set_vrf18_2_vosel_ctrl(U32 val);
extern void upmu_set_vrf18_2_en_ctrl(U32 val);
extern void upmu_set_vrf18_2_burst_sel(U32 val);
extern void upmu_set_vrf18_2_dlc_sel(U32 val);
extern void upmu_set_vrf18_2_vosel_sel(U32 val);
extern void upmu_set_vrf18_2_en_sel(U32 val);
extern U32 upmu_get_qi_vrf18_2_oc_status(void);
extern U32 upmu_get_qi_vrf18_2_mode(void);
extern U32 upmu_get_qi_vrf18_2_en(void);
extern U32 upmu_get_qi_vrf18_2_stb(void);
extern void upmu_set_vrf18_2_stbtd(U32 val);
extern void upmu_set_vrf18_2_en(U32 val);
extern void upmu_set_vrf18_2_sfchg_ren(U32 val);
extern void upmu_set_vrf18_2_sfchg_rrate(U32 val);
extern void upmu_set_vrf18_2_sfchg_fen(U32 val);
extern void upmu_set_vrf18_2_sfchg_frate(U32 val);
extern void upmu_set_vrf18_2_vosel(U32 val);
extern void upmu_set_vrf18_2_vosel_on(U32 val);
extern void upmu_set_vrf18_2_vosel_sleep(U32 val);
extern U32 upmu_get_ni_vrf18_2_vosel(void);
extern U32 upmu_get_qi_vrf18_2_burst(void);
extern U32 upmu_get_qi_vrf18_2_dlc(void);
extern void upmu_set_vrf18_2_dlc_sleep(U32 val);
extern void upmu_set_vrf18_2_dlc_on(U32 val);
extern void upmu_set_vrf18_2_dlc(U32 val);
extern U32 upmu_get_qi_vrf18_2_dlc_n(void);
extern void upmu_set_vrf18_2_dlc_n_sleep(U32 val);
extern void upmu_set_vrf18_2_dlc_n_on(U32 val);
extern void upmu_set_vrf18_2_dlc_n(U32 val);
extern U32 upmu_get_qi_vrf18_2_bursth(void);
extern void upmu_set_vrf18_2_bursth_sleep(U32 val);
extern void upmu_set_vrf18_2_bursth_on(U32 val);
extern void upmu_set_vrf18_2_bursth(U32 val);
extern U32 upmu_get_qi_vrf18_2_burstl(void);
extern void upmu_set_vrf18_2_burstl_sleep(U32 val);
extern void upmu_set_vrf18_2_burstl_on(U32 val);
extern void upmu_set_vrf18_2_burstl(U32 val);
extern U32 upmu_get_ni_vrf18_2_vsleep_sel(void);
extern U32 upmu_get_ni_vrf18_2_r2r_pdn(void);
extern void upmu_set_vrf18_2_vsleep_sel(U32 val);
extern void upmu_set_vrf18_2_r2r_pdn(U32 val);
extern void upmu_set_vrf18_2_vsleep_en(U32 val);
extern U32 upmu_get_ni_vrf18_2_vosel_trans(void);
extern void upmu_set_vrf18_2_vosel_trans_once(U32 val);
extern void upmu_set_vrf18_2_vosel_trans_en(U32 val);
extern void upmu_set_vrf18_2_transtd(U32 val);
extern void upmu_set_k_control_smps(U32 val);
extern void upmu_set_k_auto_en(U32 val);
extern void upmu_set_k_src_sel(U32 val);
extern void upmu_set_k_start_manual(U32 val);
extern void upmu_set_k_once(U32 val);
extern void upmu_set_k_once_en(U32 val);
extern void upmu_set_k_map_sel(U32 val);
extern void upmu_set_k_rst_done(U32 val);
extern U32 upmu_get_qi_smps_osc_cal(void);
extern U32 upmu_get_k_control(void);
extern U32 upmu_get_k_done(void);
extern U32 upmu_get_k_result(void);
extern U32 upmu_get_qi_vrf28_en(void);
extern void upmu_set_vrf28_on_ctrl(U32 val);
extern void upmu_set_rg_vrf28_en(U32 val);
extern void upmu_set_rg_vrf28_stbtd(U32 val);
extern void upmu_set_vrf28_srclk_en_sel(U32 val);
extern U32 upmu_get_qi_vtcxo_en(void);
extern void upmu_set_vtcxo_srclk_en_sel(U32 val);
extern void upmu_set_vtcxo_on_ctrl(U32 val);
extern void upmu_set_rg_vtcxo_en(U32 val);
extern void upmu_set_rg_vtcxo_stbtd(U32 val);
extern U32 upmu_get_qi_vtcxo_mode(void);
extern void upmu_set_vtcxo_srclk_mode_sel(U32 val);
extern void upmu_set_vtcxo_lp_set(U32 val);
extern void upmu_set_vtcxo_lp_sel(U32 val);
extern U32 upmu_get_qi_va_en(void);
extern void upmu_set_rg_va_en(U32 val);
extern void upmu_set_rg_va_stbtd(U32 val);
extern U32 upmu_get_qi_va_mode(void);
extern void upmu_set_va_srclk_mode_sel(U32 val);
extern void upmu_set_va_lp_set(U32 val);
extern void upmu_set_va_lp_sel(U32 val);
extern U32 upmu_get_qi_va28_en(void);
extern void upmu_set_rg_va28_en(U32 val);
extern void upmu_set_rg_va28_stbtd(U32 val);
extern U32 upmu_get_qi_va28_mode(void);
extern void upmu_set_va28_srclk_mode_sel(U32 val);
extern void upmu_set_va28_lp_set(U32 val);
extern void upmu_set_va28_lp_sel(U32 val);
extern void upmu_set_rg_vcama_en(U32 val);
extern void upmu_set_rg_vcama_stbtd(U32 val);
extern U32 upmu_get_qi_vrf28_oc_status(void);
extern U32 upmu_get_qi_vtcxo_oc_status(void);
extern U32 upmu_get_qi_va_oc_status(void);
extern U32 upmu_get_qi_va28_oc_status(void);
extern U32 upmu_get_qi_vcama_oc_status(void);
extern void upmu_set_rg_vrf28_bist_en(U32 val);
extern void upmu_set_rg_vrf28_2_bist_en(U32 val);
extern void upmu_set_rg_vtcxo_bist_en(U32 val);
extern void upmu_set_rg_vtcxo_2_bist_en(U32 val);
extern void upmu_set_rg_va_bist_en(U32 val);
extern void upmu_set_rg_va28_bist_en(U32 val);
extern void upmu_set_rg_vcama_bist_en(U32 val);
extern void upmu_set_rg_vrf28_cal(U32 val);
extern void upmu_set_rg_vrf28_ocfb(U32 val);
extern void upmu_set_rg_vrf28_ndis_en(U32 val);
extern void upmu_set_rg_vtcxo_cal(U32 val);
extern void upmu_set_rg_vtcxo_ocfb(U32 val);
extern void upmu_set_rg_vtcxo_ndis_en(U32 val);
extern void upmu_set_rg_va_cal(U32 val);
extern void upmu_set_rg_va_vosel(U32 val);
extern void upmu_set_rg_va_ocfb(U32 val);
extern void upmu_set_rg_va_ndis_en(U32 val);
extern void upmu_set_rg_va28_cal(U32 val);
extern void upmu_set_rg_va28_ocfb_en(U32 val);
extern void upmu_set_rg_va28_ndis_en(U32 val);
extern void upmu_set_rg_vrf28_vosel(U32 val);
extern void upmu_set_rg_vcama_cal(U32 val);
extern void upmu_set_rg_vcama_vosel(U32 val);
extern void upmu_set_rg_vcama_ocfb(U32 val);
extern void upmu_set_rg_vcama_ndis_en(U32 val);
extern void upmu_set_rg_vcama_fbsel(U32 val);
extern void upmu_set_rg_vtcxo_2_cal(U32 val);
extern void upmu_set_rg_vtcxo_2_ocfb(U32 val);
extern void upmu_set_rg_vtcxo_2_ndis_en(U32 val);
extern void upmu_set_rg_vtcxo_2_vosel(U32 val);
extern void upmu_set_rg_vrf28_2_cal(U32 val);
extern void upmu_set_rg_vrf28_2_ocfb(U32 val);
extern void upmu_set_rg_vrf28_2_ndis_en(U32 val);
extern void upmu_set_rg_vrf28_2_vosel(U32 val);
extern U32 upmu_get_qi_vrf28_2_en(void);
extern void upmu_set_vrf28_on_2_ctrl(U32 val);
extern void upmu_set_rg_vrf28_2_en(U32 val);
extern void upmu_set_rg_vrf28_2_stbtd(U32 val);
extern void upmu_set_vrf28_2_srclk_en_sel(U32 val);
extern U32 upmu_get_qi_vtcxo_2_en(void);
extern void upmu_set_vtcxo_2_srclk_en_sel(U32 val);
extern void upmu_set_vtcxo_2_on_ctrl(U32 val);
extern void upmu_set_rg_vtcxo_2_en(U32 val);
extern void upmu_set_rg_vtcxo_2_stbtd(U32 val);
extern U32 upmu_get_qi_vtcxo_2_mode(void);
extern void upmu_set_vtcxo_2_srclk_mode_sel(U32 val);
extern void upmu_set_vtcxo_2_lp_set(U32 val);
extern void upmu_set_vtcxo_2_lp_sel(U32 val);
extern void upmu_set_rg_aldo_reserve_1(U32 val);
extern void upmu_set_rg_aldo_reserve_2(U32 val);
extern void upmu_set_analdo_rsv0(U32 val);
extern void upmu_set_analdo_rsv1(U32 val);
extern U32 upmu_get_qi_vio28_en(void);
extern void upmu_set_vio28_en(U32 val);
extern void upmu_set_rg_vio28_stbtd(U32 val);
extern U32 upmu_get_qi_vio28_mode(void);
extern void upmu_set_vio28_srclk_mode_sel(U32 val);
extern void upmu_set_vio28_lp_mode_set(U32 val);
extern void upmu_set_vio28_lp_sel(U32 val);
extern U32 upmu_get_qi_vusb_en(void);
extern void upmu_set_rg_vusb_en(U32 val);
extern void upmu_set_rg_vusb_stbtd(U32 val);
extern U32 upmu_get_qi_vusb_mode(void);
extern void upmu_set_vusb_srclk_mode_sel(U32 val);
extern void upmu_set_vusb_lp_mode_set(U32 val);
extern void upmu_set_vusb_lp_sel(U32 val);
extern U32 upmu_get_qi_vmc1_en(void);
extern void upmu_set_rg_vmc1_int_dis_sel(U32 val);
extern void upmu_set_rg_vmc1_en(U32 val);
extern void upmu_set_rg_vmc1_stbtd(U32 val);
extern U32 upmu_get_qi_vmc1_mode(void);
extern void upmu_set_vmc1_srclk_mode_sel(U32 val);
extern void upmu_set_vmc1_lp_mode_set(U32 val);
extern void upmu_set_vmc1_lp_sel(U32 val);
extern U32 upmu_get_qi_vmch1_en(void);
extern void upmu_set_rg_vmch1_en(U32 val);
extern void upmu_set_rg_vmch1_stbtd(U32 val);
extern U32 upmu_get_qi_vmch1_mode(void);
extern void upmu_set_vmch1_srclk_mode_sel(U32 val);
extern void upmu_set_vmch1_lp_mode_set(U32 val);
extern void upmu_set_vmch1_lp_sel(U32 val);
extern U32 upmu_get_qi_vemc_3v3_en(void);
extern void upmu_set_rg_vemc_3v3_en(U32 val);
extern void upmu_set_rg_vemc_3v3_stbtd(U32 val);
extern U32 upmu_get_qi_vemc_3v3_mode(void);
extern void upmu_set_vemc_3v3_srclk_mode_sel(U32 val);
extern void upmu_set_vemc_3v3_lp_mode_set(U32 val);
extern void upmu_set_vemc_3v3_lp_sel(U32 val);
extern void upmu_set_rg_vgp1_en(U32 val);
extern void upmu_set_rg_vgp1_stbtd(U32 val);
extern U32 upmu_get_qi_vgp1_mode(void);
extern void upmu_set_vgp1_srclk_mode_sel(U32 val);
extern void upmu_set_vgp1_lp_mode_set(U32 val);
extern void upmu_set_vgp1_lp_sel(U32 val);
extern void upmu_set_rg_vgp2_en(U32 val);
extern void upmu_set_rg_vgp2_stbtd(U32 val);
extern U32 upmu_get_qi_vgp2_mode(void);
extern void upmu_set_vgp2_srclk_mode_sel(U32 val);
extern void upmu_set_vgp2_lp_mode_set(U32 val);
extern void upmu_set_vgp2_lp_sel(U32 val);
extern void upmu_set_rg_vgp3_en(U32 val);
extern void upmu_set_rg_vgp3_stbtd(U32 val);
extern U32 upmu_get_qi_vgp3_mode(void);
extern void upmu_set_vgp3_srclk_mode_sel(U32 val);
extern void upmu_set_vgp3_lp_mode_set(U32 val);
extern void upmu_set_vgp3_lp_sel(U32 val);
extern void upmu_set_rg_vgp4_en(U32 val);
extern void upmu_set_rg_vgp4_stbtd(U32 val);
extern U32 upmu_get_qi_vgp4_mode(void);
extern void upmu_set_vgp4_srclk_mode_sel(U32 val);
extern void upmu_set_vgp4_lp_mode_set(U32 val);
extern void upmu_set_vgp4_lp_sel(U32 val);
extern void upmu_set_rg_vgp5_en(U32 val);
extern void upmu_set_rg_vgp5_stbtd(U32 val);
extern U32 upmu_get_qi_vgp5_mode(void);
extern void upmu_set_vgp5_srclk_mode_sel(U32 val);
extern void upmu_set_vgp5_lp_mode_set(U32 val);
extern void upmu_set_vgp5_lp_sel(U32 val);
extern void upmu_set_rg_vgp6_en(U32 val);
extern void upmu_set_rg_vgp6_stbtd(U32 val);
extern U32 upmu_get_qi_vgp6_mode(void);
extern void upmu_set_vgp6_srclk_mode_sel(U32 val);
extern void upmu_set_vgp6_lp_mode_set(U32 val);
extern void upmu_set_vgp6_lp_sel(U32 val);
extern void upmu_set_rg_vsim1_en(U32 val);
extern void upmu_set_rg_vsim1_stbtd(U32 val);
extern U32 upmu_get_qi_vsim1_mode(void);
extern void upmu_set_vsim1_srclk_mode_sel(U32 val);
extern void upmu_set_vsim1_lp_mode_set(U32 val);
extern void upmu_set_vsim1_lp_sel(U32 val);
extern void upmu_set_rg_vsim2_en(U32 val);
extern void upmu_set_rg_vsim2_stbtd(U32 val);
extern U32 upmu_get_qi_vsim2_mode(void);
extern void upmu_set_vsim2_srclk_mode_sel(U32 val);
extern void upmu_set_vsim2_ther_shdn_en(U32 val);
extern void upmu_set_vsim2_lp_mode_set(U32 val);
extern void upmu_set_vsim2_lp_sel(U32 val);
extern U32 upmu_get_qi_vrtc_en(void);
extern void upmu_set_vrtc_en(U32 val);
extern void upmu_set_rg_vio28_bist_en(U32 val);
extern void upmu_set_rg_vusb_bist_en(U32 val);
extern void upmu_set_rg_vmc1_bist_en(U32 val);
extern void upmu_set_rg_vmch1_bist_en(U32 val);
extern void upmu_set_rg_vemc_3v3_bist_en(U32 val);
extern void upmu_set_rg_vgp1_bist_en(U32 val);
extern void upmu_set_rg_vgp2_bist_en(U32 val);
extern void upmu_set_rg_vgp3_bist_en(U32 val);
extern void upmu_set_rg_vgp4_bist_en(U32 val);
extern void upmu_set_rg_vgp5_bist_en(U32 val);
extern void upmu_set_rg_vgp6_bist_en(U32 val);
extern void upmu_set_rg_vibr_bist_en(U32 val);
extern void upmu_set_rg_vsim1_bist_en(U32 val);
extern void upmu_set_rg_vsim2_bist_en(U32 val);
extern void upmu_set_rg_vemc_1v8_bist_en(U32 val);
extern void upmu_set_rg_vrtc_bist_en(U32 val);
extern U32 upmu_get_qi_vio28_oc_status(void);
extern U32 upmu_get_qi_vusb_oc_status(void);
extern U32 upmu_get_qi_vmc1_oc_status(void);
extern U32 upmu_get_qi_vmch1_oc_status(void);
extern U32 upmu_get_qi_vemc_3v3_oc_status(void);
extern U32 upmu_get_qi_vgp1_oc_status(void);
extern U32 upmu_get_qi_vgp2_oc_status(void);
extern U32 upmu_get_qi_vgp3_oc_status(void);
extern U32 upmu_get_qi_vgp4_oc_status(void);
extern U32 upmu_get_qi_vgp5_oc_status(void);
extern U32 upmu_get_qi_vgp6_oc_status(void);
extern U32 upmu_get_qi_vibr_oc_status(void);
extern U32 upmu_get_qi_vsim1_oc_status(void);
extern U32 upmu_get_qi_vsim2_oc_status(void);
extern U32 upmu_get_qi_vemc_1v8_oc_status(void);
extern U32 upmu_get_qi_vast_oc_status(void);
extern U32 upmu_get_qi_vast_en(void);
extern void upmu_set_rg_vast_vosel(U32 val);
extern void upmu_set_rg_vast_en(U32 val);
extern void upmu_set_rg_vast_stbtd(U32 val);
extern U32 upmu_get_qi_vast_mode(void);
extern void upmu_set_vast_srclk_mode_sel(U32 val);
extern void upmu_set_rg_vast_sleep(U32 val);
extern void upmu_set_rg_vast_dis_srclken(U32 val);
extern void upmu_set_vast_lp_mode_set(U32 val);
extern void upmu_set_vast_lp_sel(U32 val);
extern void upmu_set_rg_vio28_cal(U32 val);
extern void upmu_set_rg_vio28_ocfb(U32 val);
extern void upmu_set_rg_vio28_ndis_en(U32 val);
extern void upmu_set_rg_vusb_cal(U32 val);
extern void upmu_set_rg_vusb_ocfb(U32 val);
extern void upmu_set_rg_vusb_ndis_en(U32 val);
extern void upmu_set_rg_vmc1_cal(U32 val);
extern void upmu_set_rg_vmc1_stb_sel(U32 val);
extern void upmu_set_rg_vmc1_vosel(U32 val);
extern void upmu_set_rg_vmc1_ocfb(U32 val);
extern void upmu_set_rg_vmc1_ndis_en(U32 val);
extern void upmu_set_rg_vmch1_cal(U32 val);
extern void upmu_set_rg_vmch1_vosel(U32 val);
extern void upmu_set_rg_vmch1_stb_sel(U32 val);
extern void upmu_set_rg_vmch1_db_en(U32 val);
extern void upmu_set_rg_vmch1_ocfb(U32 val);
extern void upmu_set_rg_vmch1_ndis_en(U32 val);
extern void upmu_set_rg_vemc_3v3_cal(U32 val);
extern void upmu_set_rg_vemc_3v3_vosel(U32 val);
extern void upmu_set_rg_vemc_3v3_stb_sel(U32 val);
extern void upmu_set_rg_vemc_3v3_db_en(U32 val);
extern void upmu_set_rg_vemc_3v3_ocfb(U32 val);
extern void upmu_set_rg_vemc_3v3_ndis_en(U32 val);
extern void upmu_set_rg_vgp1_cal(U32 val);
extern void upmu_set_rg_vgp1_vosel(U32 val);
extern void upmu_set_rg_vgp1_stb_sel(U32 val);
extern void upmu_set_rg_vgp1_ocfb(U32 val);
extern void upmu_set_rg_vgp1_ndis_en(U32 val);
extern void upmu_set_rg_vgp2_cal(U32 val);
extern void upmu_set_rg_vgp2_vosel(U32 val);
extern void upmu_set_rg_vgp2_stb_sel(U32 val);
extern void upmu_set_rg_vgp2_ocfb(U32 val);
extern void upmu_set_rg_vgp2_ndis_en(U32 val);
extern void upmu_set_rg_vgp3_cal(U32 val);
extern void upmu_set_rg_vgp3_vosel(U32 val);
extern void upmu_set_rg_vgp3_stb_sel(U32 val);
extern void upmu_set_rg_vgp3_ocfb(U32 val);
extern void upmu_set_rg_vgp3_ndis_en(U32 val);
extern void upmu_set_rg_vgp4_cal(U32 val);
extern void upmu_set_rg_vgp4_vosel(U32 val);
extern void upmu_set_rg_vgp4_stb_sel(U32 val);
extern void upmu_set_rg_vgp4_ocfb(U32 val);
extern void upmu_set_rg_vgp4_ndis_en(U32 val);
extern void upmu_set_rg_vgp5_cal(U32 val);
extern void upmu_set_rg_vgp5_vosel(U32 val);
extern void upmu_set_rg_vgp5_stb_sel(U32 val);
extern void upmu_set_rg_vgp5_ocfb(U32 val);
extern void upmu_set_rg_vgp5_ndis_en(U32 val);
extern void upmu_set_rg_vgp6_cal(U32 val);
extern void upmu_set_rg_vgp6_vosel(U32 val);
extern void upmu_set_rg_vgp6_stb_sel(U32 val);
extern void upmu_set_rg_vgp6_ocfb(U32 val);
extern void upmu_set_rg_vgp6_ndis_en(U32 val);
extern void upmu_set_rg_vsim1_cal(U32 val);
extern void upmu_set_rg_vsim1_vosel(U32 val);
extern void upmu_set_rg_vsim1_stb_sel(U32 val);
extern void upmu_set_rg_vsim1_ocfb(U32 val);
extern void upmu_set_rg_vsim1_ndis_en(U32 val);
extern void upmu_set_rg_vsim2_cal(U32 val);
extern void upmu_set_rg_vsim2_vosel(U32 val);
extern void upmu_set_rg_vsim2_stb_sel(U32 val);
extern void upmu_set_rg_vsim2_ocfb(U32 val);
extern void upmu_set_rg_vsim2_ndis_en(U32 val);
extern void upmu_set_rg_vast_cal(U32 val);
extern void upmu_set_rg_vast_ocfb(U32 val);
extern void upmu_set_rg_vast_ndis_en(U32 val);
extern U32 upmu_get_qi_vemc_1v8_en(void);
extern void upmu_set_rg_vemc_1v8_en(U32 val);
extern void upmu_set_rg_vemc_1v8_stbtd(U32 val);
extern U32 upmu_get_qi_vemc_1v8_mode(void);
extern void upmu_set_vemc_1v8_srclk_mode_sel(U32 val);
extern void upmu_set_vemc_1v8_ther_shdn_en(U32 val);
extern void upmu_set_vemc_1v8_lp_mode_set(U32 val);
extern void upmu_set_vemc_1v8_lp_sel(U32 val);
extern void upmu_set_rg_vemc_1v8_cal(U32 val);
extern void upmu_set_rg_vemc_1v8_vosel(U32 val);
extern void upmu_set_rg_vemc_1v8_stb_sel(U32 val);
extern void upmu_set_rg_vemc_1v8_ocfb(U32 val);
extern void upmu_set_rg_vemc_1v8_ndis_en(U32 val);
extern void upmu_set_rg_vibr_en(U32 val);
extern void upmu_set_rg_vibr_stbtd(U32 val);
extern U32 upmu_get_qi_vibr_mode(void);
extern void upmu_set_vibr_srclk_mode_sel(U32 val);
extern void upmu_set_vibr_ther_shen_en(U32 val);
extern void upmu_set_vibr_lp_mode_set(U32 val);
extern void upmu_set_vibr_lp_sel(U32 val);
extern void upmu_set_rg_vibr_cal(U32 val);
extern void upmu_set_rg_vibr_vosel(U32 val);
extern void upmu_set_rg_vibr_stb_sel(U32 val);
extern void upmu_set_rg_vibr_ocfb(U32 val);
extern void upmu_set_rg_vibr_ndis_en(U32 val);
extern void upmu_set_rg_ldo_ft(U32 val);
extern void upmu_set_digldo_rsv0(U32 val);
extern void upmu_set_digldo_rsv1(U32 val);
extern void upmu_set_vgp1_srclk_en_sel(U32 val);
extern void upmu_set_vgp2_srclk_en_sel(U32 val);
extern void upmu_set_vgp3_srclk_en_sel(U32 val);
extern void upmu_set_vgp4_srclk_en_sel(U32 val);
extern void upmu_set_vgp6_srclk_en_sel(U32 val);
extern void upmu_set_vsim1_srclk_en_sel(U32 val);
extern void upmu_set_vsim2_srclk_en_sel(U32 val);
extern void upmu_set_vgp5_srclk_en_sel(U32 val);
extern void upmu_set_vgp1_on_ctrl(U32 val);
extern void upmu_set_vgp2_on_ctrl(U32 val);
extern void upmu_set_vgp3_on_ctrl(U32 val);
extern void upmu_set_vgp4_on_ctrl(U32 val);
extern void upmu_set_vgp5_on_ctrl(U32 val);
extern void upmu_set_vgp6_on_ctrl(U32 val);
extern void upmu_set_vsim1_on_ctrl(U32 val);
extern void upmu_set_vsim2_on_ctrl(U32 val);
extern void upmu_set_vibr_on_ctrl(U32 val);
extern void upmu_set_vibr_srclk_en_sel(U32 val);
extern void upmu_set_rg_thrdet_sel(U32 val);
extern void upmu_set_thr_hwpdn_en(U32 val);
extern void upmu_set_rg_strup_thr_sel(U32 val);
extern void upmu_set_rg_thr_tmode(U32 val);
extern void upmu_set_thr_det_dis(U32 val);
extern void upmu_set_rg_vref_bg(U32 val);
extern void upmu_set_rg_strup_iref_trim(U32 val);
extern void upmu_set_rg_rst_drvsel(U32 val);
extern void upmu_set_rg_en_drvsel(U32 val);
extern void upmu_set_rg_usbdl_keydet_en(U32 val);
extern void upmu_set_rg_usbdl_en(U32 val);
extern void upmu_set_rg_pmu_lev_ungate(U32 val);
extern void upmu_set_rg_pmu_rsv(U32 val);
extern U32 upmu_get_pmu_thr_status(void);
extern U32 upmu_get_pmu_thr_deb(void);
extern void upmu_set_thr_test(U32 val);
extern void upmu_set_bias_gen_en_sel(U32 val);
extern void upmu_set_bias_gen_en(U32 val);
extern void upmu_set_strup_pwron_sel(U32 val);
extern void upmu_set_strup_pwron(U32 val);
extern void upmu_set_bias_gen_en_force(U32 val);
extern void upmu_set_strup_pwron_force(U32 val);
extern void upmu_set_strup_ft_ctrl(U32 val);
extern void upmu_set_pwrbb_deb_en(U32 val);
extern void upmu_set_dduvlo_deb_en(U32 val);
extern void upmu_set_vtcxo_2_pg_enb(U32 val);
extern void upmu_set_vio28_pg_enb(U32 val);
extern void upmu_set_va28_pg_enb(U32 val);
extern void upmu_set_va_pg_enb(U32 val);
extern void upmu_set_vtcxo_pg_enb(U32 val);
extern void upmu_set_vio18_pg_enb(U32 val);
extern void upmu_set_vsram_pg_enb(U32 val);
extern void upmu_set_vm_pg_enb(U32 val);
extern void upmu_set_vcore_pg_enb(U32 val);
extern void upmu_set_vproc_pg_enb(U32 val);
extern U32 upmu_get_qi_osc_en(void);
extern U32 upmu_get_just_pwrkey_rst(void);
extern void upmu_set_uvlo_l2h_deb_en(U32 val);
extern void upmu_set_clr_just_rst(U32 val);
extern void upmu_set_strup_con8_rsv0(U32 val);
extern void upmu_set_strup_ext_pmic_sel(U32 val);
extern void upmu_set_strup_ext_pmic_en(U32 val);
extern void upmu_set_strup_auxadc_en_sel(U32 val);
extern void upmu_set_strup_pwroff_preoff_en(U32 val);
extern void upmu_set_strup_pwroff_seq_en(U32 val);
extern U32 upmu_get_rg_adc_rdy_c0(void);
extern U32 upmu_get_rg_adc_out_c0(void);
extern U32 upmu_get_rg_adc_rdy_c1(void);
extern U32 upmu_get_rg_adc_out_c1(void);
extern U32 upmu_get_rg_adc_rdy_c2(void);
extern U32 upmu_get_rg_adc_out_c2(void);
extern U32 upmu_get_rg_adc_rdy_c3(void);
extern U32 upmu_get_rg_adc_out_c3(void);
extern U32 upmu_get_rg_adc_rdy_c4(void);
extern U32 upmu_get_rg_adc_out_c4(void);
extern U32 upmu_get_rg_adc_rdy_c5(void);
extern U32 upmu_get_rg_adc_out_c5(void);
extern U32 upmu_get_rg_adc_rdy_c6(void);
extern U32 upmu_get_rg_adc_out_c6(void);
extern U32 upmu_get_rg_adc_rdy_c7(void);
extern U32 upmu_get_rg_adc_out_c7(void);
extern U32 upmu_get_rg_adc_rdy_wakeup_pchr(void);
extern U32 upmu_get_rg_adc_out_wakeup_pchr(void);
extern U32 upmu_get_rg_adc_rdy_wakeup_swchr(void);
extern U32 upmu_get_rg_adc_out_wakeup_swchr(void);
extern U32 upmu_get_rg_adc_rdy_lbat(void);
extern U32 upmu_get_rg_adc_out_lbat(void);
extern U32 upmu_get_rg_adc_out_c0_trim(void);
extern U32 upmu_get_rg_adc_out_c1_trim(void);
extern U32 upmu_get_rg_adc_out_c2_trim(void);
extern U32 upmu_get_rg_adc_out_c3_trim(void);
extern U32 upmu_get_rg_adc_out_c4_trim(void);
extern U32 upmu_get_rg_adc_out_c5_trim(void);
extern U32 upmu_get_rg_adc_out_c6_trim(void);
extern U32 upmu_get_rg_adc_out_c7_trim(void);
extern U32 upmu_get_rg_adc_out_wakeup_pchr_trim(void);
extern U32 upmu_get_rg_adc_out_wakeup_swchr_trim(void);
extern U32 upmu_get_rg_adc_out_lbat_trim(void);
extern U32 upmu_get_rg_adc_out_avg_deci(void);
extern void upmu_set_rg_spl_num(U32 val);
extern void upmu_set_rg_avg_num(U32 val);
extern void upmu_set_rg_buf_pwd_on(U32 val);
extern void upmu_set_rg_adc_pwd_on(U32 val);
extern void upmu_set_rg_buf_pwd_b(U32 val);
extern void upmu_set_rg_adc_pwd_b(U32 val);
extern void upmu_set_rg_auxadc_chsel(U32 val);
extern void upmu_set_rg_auxadc_auto_str_en(U32 val);
extern void upmu_set_rg_auxadc_auto_str(U32 val);
extern void upmu_set_rg_adc_trim_comp(U32 val);
extern void upmu_set_rg_auxadc_bist_enb(U32 val);
extern void upmu_set_rg_auxadc_start(U32 val);
extern void upmu_set_rg_lbat_debt_min(U32 val);
extern void upmu_set_rg_lbat_debt_max(U32 val);
extern void upmu_set_rg_lbat_det_prd_15_0(U32 val);
extern void upmu_set_rg_lbat_det_prd_19_16(U32 val);
extern U32 upmu_get_rg_lbat_max_irq_b(void);
extern void upmu_set_rg_lbat_en_max(U32 val);
extern void upmu_set_rg_lbat_irq_en_max(U32 val);
extern void upmu_set_rg_lbat_volt_max(U32 val);
extern U32 upmu_get_rg_lbat_min_irq_b(void);
extern void upmu_set_rg_lbat_en_min(U32 val);
extern void upmu_set_rg_lbat_irq_en_min(U32 val);
extern void upmu_set_rg_lbat_volt_min(U32 val);
extern U32 upmu_get_rg_lbat_debounce_count_max(void);
extern U32 upmu_get_rg_lbat_debounce_count_min(void);
extern U32 upmu_get_rg_ni_comp(void);
extern void upmu_set_rg_da_dac(U32 val);
extern void upmu_set_rg_auxadc_cali(U32 val);
extern void upmu_set_rg_buf_cali(U32 val);
extern void upmu_set_rg_auxadc_rsv(U32 val);
extern void upmu_set_rg_da_dac_sel(U32 val);
extern void upmu_set_rg_aux_out_sel(U32 val);
extern void upmu_set_rg_arb_prio_2(U32 val);
extern void upmu_set_rg_arb_prio_1(U32 val);
extern void upmu_set_rg_arb_prio_0(U32 val);
extern void upmu_set_efuse_offset_ch0_trim(U32 val);
extern void upmu_set_efuse_gain_ch0_trim(U32 val);
extern void upmu_set_rg_vbuf_en(U32 val);
extern void upmu_set_rg_vbuf_byp(U32 val);
extern void upmu_set_rg_vbuf_calen(U32 val);
extern void upmu_set_rg_thermal_adc_oe(U32 val);
extern void upmu_set_rg_thermal_adc_ge(U32 val);
extern void upmu_set_rg_adc_trim_ch_sel(U32 val);
extern void upmu_set_rg_source_ch0_norm_sel(U32 val);
extern void upmu_set_rg_source_ch0_lbat_sel(U32 val);
extern void upmu_set_flash_rsv0(U32 val);
extern void upmu_set_flash_dim_duty(U32 val);
extern void upmu_set_flash_ther_shdn_en(U32 val);
extern void upmu_set_flash_en(U32 val);
extern void upmu_set_flash_dim_div(U32 val);
extern void upmu_set_flash_rsv1(U32 val);
extern void upmu_set_flash_sel(U32 val);
extern void upmu_set_flash_sfstren(U32 val);
extern void upmu_set_flash_sfstr(U32 val);
extern void upmu_set_flash_mode(U32 val);
extern void upmu_set_kpled_rsv0(U32 val);
extern void upmu_set_kpled_dim_duty(U32 val);
extern void upmu_set_kpled_ther_shdn_en(U32 val);
extern void upmu_set_kpled_en(U32 val);
extern void upmu_set_kpled_dim_div(U32 val);
extern void upmu_set_kpled_rsv1(U32 val);
extern void upmu_set_kpled_sel(U32 val);
extern void upmu_set_kpled_sfstren(U32 val);
extern void upmu_set_kpled_sfstr(U32 val);
extern void upmu_set_kpled_mode(U32 val);
extern void upmu_set_isink_rsv0(U32 val);
extern void upmu_set_isink_dim0_duty(U32 val);
extern void upmu_set_isink_dim0_fsel(U32 val);
extern void upmu_set_isink_rsv1(U32 val);
extern void upmu_set_isink_dim1_duty(U32 val);
extern void upmu_set_isink_dim1_fsel(U32 val);
extern void upmu_set_isink_rsv2(U32 val);
extern void upmu_set_isink_dim2_duty(U32 val);
extern void upmu_set_isink_dim2_fsel(U32 val);
extern void upmu_set_isink_rsv3(U32 val);
extern void upmu_set_isinks_ch2_en(U32 val);
extern void upmu_set_isinks_ch1_en(U32 val);
extern void upmu_set_isinks_ch0_en(U32 val);
extern void upmu_set_isink_rsv4(U32 val);
extern void upmu_set_isinks2_chop_en(U32 val);
extern void upmu_set_isinks1_chop_en(U32 val);
extern void upmu_set_isinks0_chop_en(U32 val);
extern void upmu_set_isinks_ch0_step(U32 val);
extern void upmu_set_isink0_chop_mode(U32 val);
extern void upmu_set_isink0_test_reg(U32 val);
extern void upmu_set_isinks_ch0_mode(U32 val);
extern void upmu_set_isinks_ch1_step(U32 val);
extern void upmu_set_isink1_chop_mode(U32 val);
extern void upmu_set_isink1_test_reg(U32 val);
extern void upmu_set_isinks_ch1_mode(U32 val);
extern void upmu_set_isinks_ch2_step(U32 val);
extern void upmu_set_isink2_chop_mode(U32 val);
extern void upmu_set_isink2_test_reg(U32 val);
extern void upmu_set_isinks_ch2_mode(U32 val);
extern void upmu_set_rg_trim_en(U32 val);
extern void upmu_set_rg_trim_sel(U32 val);
extern void upmu_set_rg_ldo_bist(U32 val);
extern void upmu_set_rg_isinks_rsv(U32 val);
extern void upmu_set_isinks_breath0_trf_sel(U32 val);
extern void upmu_set_isinks_breath0_ton_sel(U32 val);
extern void upmu_set_isinks_breath0_toff_sel(U32 val);
extern void upmu_set_isinks_breath1_trf_sel(U32 val);
extern void upmu_set_isinks_breath1_ton_sel(U32 val);
extern void upmu_set_isinks_breath1_toff_sel(U32 val);
extern void upmu_set_isinks_breath2_trf_sel(U32 val);
extern void upmu_set_isinks_breath2_ton_sel(U32 val);
extern void upmu_set_isinks_breath2_toff_sel(U32 val);
extern void upmu_set_isink0_sfstr_en(U32 val);
extern void upmu_set_isink1_sfstr_en(U32 val);
extern void upmu_set_isink2_sfstr_en(U32 val);
extern void upmu_set_isink0_sfstr_tc(U32 val);
extern void upmu_set_isink1_sfstr_tc(U32 val);
extern void upmu_set_isink2_sfstr_tc(U32 val);
extern void upmu_set_rg_audaccdetrsv(U32 val);
extern void upmu_set_accdet_con0_rsv1(U32 val);
extern void upmu_set_rg_audaccdetvin1pulllow(U32 val);
extern void upmu_set_rg_audaccdettvdet(U32 val);
extern void upmu_set_rg_audaccdetanaswctrl(U32 val);
extern void upmu_set_audaccdetanaswctrl_sel(U32 val);
extern void upmu_set_accdet_con0_rsv0(U32 val);
extern void upmu_set_rg_audaccdetvthcal(U32 val);
extern void upmu_set_accdet_seq_init(U32 val);
extern void upmu_set_accdet_en(U32 val);
extern void upmu_set_accdet_mbias_pwm_idle(U32 val);
extern void upmu_set_accdet_vth_pwm_idle(U32 val);
extern void upmu_set_accdet_cmp_pwm_idle(U32 val);
extern void upmu_set_accdet_mbias_pwm_en(U32 val);
extern void upmu_set_accdet_vth_pwm_en(U32 val);
extern void upmu_set_accdet_cmp_pwm_en(U32 val);
extern void upmu_set_accdet_pwm_width(U32 val);
extern void upmu_set_accdet_pwm_thresh(U32 val);
extern void upmu_set_accdet_fall_delay(U32 val);
extern void upmu_set_accdet_rise_delay(U32 val);
extern void upmu_set_accdet_debounce0(U32 val);
extern void upmu_set_accdet_debounce1(U32 val);
extern void upmu_set_accdet_debounce2(U32 val);
extern void upmu_set_accdet_debounce3(U32 val);
extern void upmu_set_accdet_ival_sel(U32 val);
extern void upmu_set_accdet_ival_mem_in(U32 val);
extern void upmu_set_accdet_ival_sam_in(U32 val);
extern void upmu_set_accdet_ival_cur_in(U32 val);
extern void upmu_set_accdet_irq_clr(U32 val);
extern U32 upmu_get_accdet_irq(void);
extern void upmu_set_accdet_pwm_en_sw(U32 val);
extern void upmu_set_accdet_mbias_en_sw(U32 val);
extern void upmu_set_accdet_vth_en_sw(U32 val);
extern void upmu_set_accdet_cmp_en_sw(U32 val);
extern void upmu_set_accdet_in_sw(U32 val);
extern void upmu_set_accdet_pwm_sel(U32 val);
extern void upmu_set_accdet_test_mode5(U32 val);
extern void upmu_set_accdet_test_mode4(U32 val);
extern void upmu_set_accdet_test_mode3(U32 val);
extern void upmu_set_accdet_test_mode2(U32 val);
extern void upmu_set_accdet_test_mode1(U32 val);
extern void upmu_set_accdet_test_mode0(U32 val);
extern U32 upmu_get_accdet_cmp_clk(void);
extern U32 upmu_get_accdet_vth_clk(void);
extern U32 upmu_get_accdet_mbias_clk(void);
extern U32 upmu_get_accdet_state(void);
extern U32 upmu_get_accdet_mem_in(void);
extern U32 upmu_get_accdet_sam_in(void);
extern U32 upmu_get_accdet_cur_in(void);
extern U32 upmu_get_accdet_in(void);
extern U32 upmu_get_accdet_cur_deb(void);
extern void upmu_set_accdet_rsv_con0(U32 val);
extern void upmu_set_accdet_rsv_con1(U32 val);
extern void upmu_set_rg_spk_gainl(U32 val);
extern void upmu_set_spk_ther_shdn_l_en(U32 val);
extern void upmu_set_spk_oc_shdn_dl(U32 val);
extern void upmu_set_spk_trim_en_l(U32 val);
extern void upmu_set_spkmode_l(U32 val);
extern void upmu_set_spk_en_l(U32 val);
extern U32 upmu_get_spk_trim_done_l(void);
extern void upmu_set_spk_offset_l_mode(U32 val);
extern void upmu_set_spk_lead_l_sw(U32 val);
extern void upmu_set_spk_offset_l_sw(U32 val);
extern U32 upmu_get_spk_offset_l_ov(void);
extern U32 upmu_get_spk_lead_l_flag(void);
extern U32 upmu_get_spk_lead_l_flag_deg(void);
extern U32 upmu_get_spk_offset_l(void);
extern void upmu_set_rg_spk_oc_en_l(U32 val);
extern void upmu_set_rg_spkab_oc_en_l(U32 val);
extern void upmu_set_rg_spk_test_en_l(U32 val);
extern void upmu_set_rg_spk_drc_en_l(U32 val);
extern void upmu_set_rg_spkrcv_en_l(U32 val);
extern void upmu_set_rg_spkab_obias_l(U32 val);
extern void upmu_set_rg_spk_slew_l(U32 val);
extern void upmu_set_rg_spk_force_en_l(U32 val);
extern void upmu_set_rg_spk_intg_rst_l(U32 val);
extern void upmu_set_rg_spk_gainr(U32 val);
extern void upmu_set_spk_ther_shdn_r_en(U32 val);
extern void upmu_set_spk_oc_shdn_dr(U32 val);
extern void upmu_set_spk_trim_en_r(U32 val);
extern void upmu_set_spkmode_r(U32 val);
extern void upmu_set_spk_en_r(U32 val);
extern U32 upmu_get_spk_trim_done_r(void);
extern void upmu_set_spk_offset_r_mode(U32 val);
extern void upmu_set_spk_lead_r_sw(U32 val);
extern void upmu_set_spk_offset_r_sw(U32 val);
extern U32 upmu_get_spk_offset_r_ov(void);
extern U32 upmu_get_spk_lead_r_flag(void);
extern U32 upmu_get_spk_lead_r_flag_deg(void);
extern U32 upmu_get_spk_offset_r(void);
extern void upmu_set_rg_spk_oc_en_r(U32 val);
extern void upmu_set_rg_spkab_oc_en_r(U32 val);
extern void upmu_set_rg_spk_test_en_r(U32 val);
extern void upmu_set_rg_spk_drc_en_r(U32 val);
extern void upmu_set_rg_spkrcv_en_r(U32 val);
extern void upmu_set_rg_spkab_obias_r(U32 val);
extern void upmu_set_rg_spk_slew_r(U32 val);
extern void upmu_set_rg_spk_force_en_r(U32 val);
extern void upmu_set_rg_spk_intg_rst_r(U32 val);
extern U32 upmu_get_spk_ab_oc_l_deg(void);
extern U32 upmu_get_spk_d_oc_l_deg(void);
extern U32 upmu_get_spk_ab_oc_r_deg(void);
extern U32 upmu_get_spk_d_oc_r_deg(void);
extern void upmu_set_spk_oc_thd(U32 val);
extern void upmu_set_spk_oc_wnd(U32 val);
extern void upmu_set_spk_trim_thd(U32 val);
extern void upmu_set_spk_trim_wnd(U32 val);
extern void upmu_set_spk_trim_div(U32 val);
extern void upmu_set_spk_td3(U32 val);
extern void upmu_set_spk_td2(U32 val);
extern void upmu_set_spk_td1(U32 val);
extern void upmu_set_rg_spk_octh_d(U32 val);
extern void upmu_set_rg_spkab_ovdrv(U32 val);
extern void upmu_set_rg_spk_fbrc_en(U32 val);
extern void upmu_set_rg_spk_vcm_ibsel(U32 val);
extern void upmu_set_rg_spk_vcm_sel(U32 val);
extern void upmu_set_rg_spk_en_view_clk(U32 val);
extern void upmu_set_rg_spk_en_view_vcm(U32 val);
extern void upmu_set_rg_spk_ccode(U32 val);
extern void upmu_set_rg_spk_ibias_sel(U32 val);
extern void upmu_set_rg_btl_set(U32 val);
extern void upmu_set_spk_test_mode1(U32 val);
extern void upmu_set_spk_test_mode0(U32 val);
extern void upmu_set_spk_vcm_fast_en(U32 val);
extern void upmu_set_spk_rsv0(U32 val);
extern void upmu_set_rg_spkpga_gain(U32 val);
extern void upmu_set_rg_spk_rsv(U32 val);
extern void upmu_set_spk_td_done(U32 val);
extern void upmu_set_spk_td_wait(U32 val);
extern void upmu_set_spk_trim_stop_l_sw(U32 val);
extern void upmu_set_spk_trim_stop_r_sw(U32 val);
extern void upmu_set_spk_trim_en_l_sw(U32 val);
extern void upmu_set_spk_trim_en_r_sw(U32 val);
extern void upmu_set_spk_outstg_en_l_sw(U32 val);
extern void upmu_set_spk_outstg_en_r_sw(U32 val);
extern void upmu_set_spk_en_l_sw(U32 val);
extern void upmu_set_spk_en_r_sw(U32 val);
extern void upmu_set_spk_depop_en_l_sw(U32 val);
extern void upmu_set_spk_depop_en_r_sw(U32 val);
extern void upmu_set_spkmode_l_sw(U32 val);
extern void upmu_set_spkmode_r_sw(U32 val);
extern void upmu_set_spk_rst_l_sw(U32 val);
extern void upmu_set_spk_rst_r_sw(U32 val);
extern void upmu_set_spk_vcm_fast_sw(U32 val);
extern void upmu_set_spk_en_mode(U32 val);
extern void upmu_set_fg_sw_rstclr(U32 val);
extern void upmu_set_fg_charge_rst(U32 val);
extern void upmu_set_fg_time_rst(U32 val);
extern void upmu_set_fg_offset_rst(U32 val);
extern void upmu_set_fg_sw_clear(U32 val);
extern U32 upmu_get_fg_latchdata_st(void);
extern void upmu_set_fg_sw_read_pre(U32 val);
extern void upmu_set_fg_sw_cr(U32 val);
extern void upmu_set_rg_fgclksrc(U32 val);
extern void upmu_set_fg_autocalrate(U32 val);
extern void upmu_set_fg_cal(U32 val);
extern void upmu_set_fg_vmode(U32 val);
extern void upmu_set_fg_on(U32 val);
extern U32 upmu_get_fg_car_35_32(void);
extern U32 upmu_get_fg_car_31_16(void);
extern U32 upmu_get_fg_car_15_00(void);
extern U32 upmu_get_fg_nter_29_16(void);
extern U32 upmu_get_fg_nter_15_00(void);
extern void upmu_set_fg_bltr(U32 val);
extern void upmu_set_fg_bftr(U32 val);
extern U32 upmu_get_fg_current_out(void);
extern void upmu_set_fg_adjust_offset_value(U32 val);
extern U32 upmu_get_fg_offset(void);
extern void upmu_set_rg_inputclksel(U32 val);
extern void upmu_set_rg_fganalogtest(U32 val);
extern void upmu_set_rg_spare(U32 val);
extern void upmu_set_fg_adc_autorst(U32 val);
extern void upmu_set_fg_adj_offset_en(U32 val);
extern void upmu_set_vol_osr_h(U32 val);
extern void upmu_set_vol_osr(U32 val);
extern void upmu_set_fg_osr_h(U32 val);
extern void upmu_set_fg_osr(U32 val);
extern U32 upmu_get_rg_fgvmode(void);
extern U32 upmu_get_fg_rst(void);
extern U32 upmu_get_fgcal_en(void);
extern U32 upmu_get_fgadc_en(void);
extern void upmu_set_fg_slp_en(U32 val);
extern U32 upmu_get_fg_adc_rstdetect(void);
extern U32 upmu_get_fg_h_int_sts(void);
extern U32 upmu_get_fg_l_int_sts(void);
extern void upmu_set_vol_fir1bypass(U32 val);
extern void upmu_set_fg_fir2bypass(U32 val);
extern void upmu_set_fg_fir1bypass(U32 val);
extern U32 upmu_get_vol_current_out(void);
extern U32 upmu_get_fg_cic2(void);
extern void upmu_set_fg_slp_cur_th(U32 val);
extern void upmu_set_fg_slp_time(U32 val);
extern void upmu_set_fg_det_time(U32 val);
extern void upmu_set_fg_srcvolten_ftime(U32 val);
extern void upmu_set_fg_test_mode1(U32 val);
extern void upmu_set_fg_test_mode0(U32 val);
extern void upmu_set_fg_rsv1(U32 val);
extern void upmu_set_fg_vmode_sw(U32 val);
extern void upmu_set_fg_fgadc_en_sw(U32 val);
extern void upmu_set_fg_fgcal_en_sw(U32 val);
extern void upmu_set_fg_rst_sw(U32 val);
extern void upmu_set_fg_mode(U32 val);
extern void upmu_set_stmp_mode(U32 val);
extern void upmu_set_mix_xosc32_stp_cali(U32 val);
extern void upmu_set_mix_xosc32_stp_lpdrst(U32 val);
extern void upmu_set_mix_xosc32_stp_lpden(U32 val);
extern U32 upmu_get_mix_xosc32_stp_lpdtb(void);
extern void upmu_set_mix_xosc32_stp_pwdb(U32 val);
extern U32 upmu_get_mix_xosc32_stp_cpdtb(void);
extern void upmu_set_mix_eosc32_opt(U32 val);
extern void upmu_set_mix_efuse_xosc32_enb_opt(U32 val);
extern U32 upmu_get_mix_rtc_xosc32_enb(void);
extern U32 upmu_get_mix_stp_rtc_ddlo(void);
extern void upmu_set_mix_stp_bbwakeup(U32 val);
extern void upmu_set_mix_eosc32_vct_en(U32 val);
extern void upmu_set_mix_eosc32_stp_rsv(U32 val);
extern void upmu_set_mix_dcxo_stp_test_deglitch_mode(U32 val);
extern void upmu_set_mix_rtc_stp_xosc32_enb(U32 val);
extern void upmu_set_mix_pmu_stp_ddlo_vrtc_en(U32 val);
extern void upmu_set_mix_pmu_stp_ddlo_vrtc(U32 val);
extern void upmu_set_mix_dcxo_stp_lvsh_en(U32 val);
extern void upmu_set_mix_eosc32_stp_chop_en(U32 val);
extern void upmu_set_rg_dc2ac_en_vaudp12(U32 val);
extern void upmu_set_rg_aud_dac_pwl_up_va28(U32 val);
extern void upmu_set_rg_aud_dac_pwr_up_va28(U32 val);
extern void upmu_set_rg_auddacrpwrup_vaudp12(U32 val);
extern void upmu_set_rg_auddaclpwrup_vaudp12(U32 val);
extern void upmu_set_rg_audhprscdisable_vaudp12(U32 val);
extern void upmu_set_rg_audhplscdisable_vaudp12(U32 val);
extern void upmu_set_rg_audhsscdisable_vaudp12(U32 val);
extern void upmu_set_rg_audhprmuxinputsel_vaudp12(U32 val);
extern void upmu_set_rg_audhplmuxinputsel_vaudp12(U32 val);
extern void upmu_set_rg_audhsmuxinputsel_vaudp12(U32 val);
extern void upmu_set_rg_audhprpwrup_vaudp12(U32 val);
extern void upmu_set_rg_audhplpwrup_vaudp12(U32 val);
extern void upmu_set_rg_audhspwrup_vaudp12(U32 val);
extern void upmu_set_rg_linenoiseenh_vaudp12(U32 val);
extern void upmu_set_rg_hpout_shortvcm_vaudp12(U32 val);
extern void upmu_set_rg_hpoutputreset0_vaudp12(U32 val);
extern void upmu_set_rg_hpinputreset0_vaudp12(U32 val);
extern void upmu_set_rg_hpoutputstbenh_vaudp12(U32 val);
extern void upmu_set_rg_hpinputstbenh_vaudp12(U32 val);
extern void upmu_set_rg_prechargebuf_en_vaudp12(U32 val);
extern void upmu_set_rg_audbgbon_vaudp12(U32 val);
extern void upmu_set_rg_audhsstartup_vaudp12(U32 val);
extern void upmu_set_rg_audhpstartup_vaudp12(U32 val);
extern void upmu_set_rg_audhsbsccurrent_vaudp12(U32 val);
extern void upmu_set_rg_audhprbsccurrent_vaudp12(U32 val);
extern void upmu_set_rg_audhplbsccurrent_vaudp12(U32 val);
extern void upmu_set_rg_hsout_shortvcm_vaudp12(U32 val);
extern void upmu_set_rg_hpoutstb_rsel_vaudp12(U32 val);
extern void upmu_set_rg_hsoutputreset0_vaudp12(U32 val);
extern void upmu_set_rg_hsinputreset0_vaudp12(U32 val);
extern void upmu_set_rg_hsoutputstbenh_vaudp12(U32 val);
extern void upmu_set_rg_hsinputstbenh_vaudp12(U32 val);
extern void upmu_set_rg_line_pull0v_vaudp12(U32 val);
extern void upmu_set_rg_audhprfinetrim_vaudp12(U32 val);
extern void upmu_set_rg_audhplfinetrim_vaudp12(U32 val);
extern void upmu_set_rg_audhptrim_en_vaudp12(U32 val);
extern void upmu_set_rg_audhprtrim_vaudp12(U32 val);
extern void upmu_set_rg_audhpltrim_vaudp12(U32 val);
extern void upmu_set_rg_abidec_reserved_vaudp12(U32 val);
extern void upmu_set_rg_abidec_reserved_va28(U32 val);
extern void upmu_set_rg_audibiaspwrdn_vaudp12(U32 val);
extern void upmu_set_rg_audbiasadj_1_vaudp12(U32 val);
extern void upmu_set_rg_audbiasadj_0_vaudp12(U32 val);
extern void upmu_set_rg_chargeoption_depop_va28(U32 val);
extern void upmu_set_rg_depop_isel_va28(U32 val);
extern void upmu_set_rg_depop_vcmgen_en_va28(U32 val);
extern void upmu_set_rg_depop_rsel_va28(U32 val);
extern void upmu_set_rg_depop_ren_va28(U32 val);
extern void upmu_set_rg_audivlmuxsel_vaudp12(U32 val);
extern void upmu_set_rg_audivlstartup_vaudp12(U32 val);
extern void upmu_set_rg_audivlpwrup_vaudp12(U32 val);
extern void upmu_set_rg_audivlmute_vaudp12(U32 val);
extern void upmu_set_rg_sel_delay_vcore(U32 val);
extern void upmu_set_rg_sel_encoder_96k_va28(U32 val);
extern void upmu_set_rg_sel_decoder_96k_va28(U32 val);
extern void upmu_set_rg_rstb_encoder_va28(U32 val);
extern void upmu_set_rg_rstb_decoder_va28(U32 val);
extern void upmu_set_rg_va28refgen_en_va28(U32 val);
extern void upmu_set_rg_va33refgen_en_va33(U32 val);
extern void upmu_set_rg_vbatrefgen_en_vbat(U32 val);
extern void upmu_set_rg_vbatprereg_pddis_en_vbat(U32 val);
extern void upmu_set_rg_lcldo_enc_remote_sense_va28(U32 val);
extern void upmu_set_rg_lcldo_enc_pddis_en_va28(U32 val);
extern void upmu_set_rg_lcldo_vosel_va33(U32 val);
extern void upmu_set_rg_lcldo_remote_sense_va33(U32 val);
extern void upmu_set_rg_lcldo_pddis_en_va33(U32 val);
extern void upmu_set_rg_hcldo_vosel_va33(U32 val);
extern void upmu_set_rg_hcldo_remote_sense_va33(U32 val);
extern void upmu_set_rg_hcldo_pddis_en_va33(U32 val);
extern void upmu_set_rg_audpmu_reserved_vaudp12(U32 val);
extern void upmu_set_rg_audpmu_reserved_va28(U32 val);
extern void upmu_set_rg_audpmu_reserved_va33(U32 val);
extern void upmu_set_rg_audpmu_reserved_vbat(U32 val);
extern void upmu_set_da_nvreg_en_vaudp12(U32 val);
extern void upmu_set_rg_acc_dcc_sel_audglb_va28(U32 val);
extern void upmu_set_rg_audglb_pwrdn_va28(U32 val);
extern void upmu_set_rg_nvreg_pull0v_vaudp12(U32 val);
extern void upmu_set_rg_ncp_remote_sense_va18(U32 val);
extern void upmu_set_da_hcldo_en_va33(U32 val);
extern void upmu_set_da_lcldo_en_va33(U32 val);
extern void upmu_set_da_lcldo_enc_en_va28(U32 val);
extern void upmu_set_da_vbatprereg_en_vbat(U32 val);
extern void upmu_set_rg_audpreampiddtest(U32 val);
extern void upmu_set_rg_audpreamprpgatest(U32 val);
extern void upmu_set_rg_audpreamplpgatest(U32 val);
extern void upmu_set_rg_audpreamprinputsel(U32 val);
extern void upmu_set_rg_audpreamplinputsel(U32 val);
extern void upmu_set_rg_audpreampron(U32 val);
extern void upmu_set_rg_audpreamplon(U32 val);
extern void upmu_set_rg_audadc3rdstagereset(U32 val);
extern void upmu_set_rg_audadc2ndstagereset(U32 val);
extern void upmu_set_rg_audadc2ndstageiddtest(U32 val);
extern void upmu_set_rg_audadc1ststageiddtest(U32 val);
extern void upmu_set_rg_audadcclksel(U32 val);
extern void upmu_set_rg_audadcrinputsel(U32 val);
extern void upmu_set_rg_audadclinputsel(U32 val);
extern void upmu_set_rg_audadcrpwrup(U32 val);
extern void upmu_set_rg_audadclpwrup(U32 val);
extern void upmu_set_rg_audrctunelsel(U32 val);
extern void upmu_set_rg_audrctunel(U32 val);
extern void upmu_set_rg_audadcffbypass(U32 val);
extern void upmu_set_rg_audadcbypass(U32 val);
extern void upmu_set_rg_audadcflashiddtest(U32 val);
extern void upmu_set_rg_audadcrefbufiddtest(U32 val);
extern void upmu_set_rg_audadcdaciddtest(U32 val);
extern void upmu_set_rg_audadcdacfbcurrent(U32 val);
extern void upmu_set_rg_audadcnodem(U32 val);
extern void upmu_set_rg_audrctunersel(U32 val);
extern void upmu_set_rg_audrctuner(U32 val);
extern void upmu_set_rg_audadctestdata(U32 val);
extern void upmu_set_rg_audadcdacnrz(U32 val);
extern void upmu_set_rg_audadcfsreset(U32 val);
extern void upmu_set_rg_audadcdactest(U32 val);
extern void upmu_set_rg_audadcnopatest(U32 val);
extern void upmu_set_rg_audadcwidecm(U32 val);
extern void upmu_set_rg_audspareva18(U32 val);
extern void upmu_set_rg_audspareva28(U32 val);
extern void upmu_set_rg_audsparevaudp(U32 val);
extern void upmu_set_rg_audsparevmic(U32 val);
extern void upmu_set_rg_audmicbiasvref(U32 val);
extern void upmu_set_rg_audpwdbmicbias(U32 val);
extern void upmu_set_rg_auddigmicbias(U32 val);
extern void upmu_set_rg_auddigmicnduty(U32 val);
extern void upmu_set_rg_auddigmicpduty(U32 val);
extern void upmu_set_rg_auddigmicen(U32 val);
extern void upmu_set_rg_audlsbufrmute(U32 val);
extern void upmu_set_rg_audlsbufrgain(U32 val);
extern void upmu_set_rg_audlsbuflmute(U32 val);
extern void upmu_set_rg_audlsbuflgain(U32 val);
extern void upmu_set_rg_audlsbufrpwrup(U32 val);
extern void upmu_set_rg_audlsbuflpwrup(U32 val);
extern void upmu_set_rg_audlsbuf2iddtest(U32 val);
extern void upmu_set_rg_audlsbufiddtest(U32 val);
extern void upmu_set_rg_audlsbufrinputsel(U32 val);
extern void upmu_set_rg_audlsbuflinputsel(U32 val);
extern void upmu_set_rg_audencspareva18(U32 val);
extern void upmu_set_rg_audencspareva28(U32 val);
extern void upmu_set_rg_clksq_monen_va28(U32 val);
extern void upmu_set_rg_audenc_reserved(U32 val);
extern void upmu_set_rg_audpreampr_reserved(U32 val);
extern void upmu_set_rg_audpreamprgain(U32 val);
extern void upmu_set_rg_audpreampl_reserved(U32 val);
extern void upmu_set_rg_audpreamplgain(U32 val);
extern void upmu_set_rg_audzcdmuxsel_vaudp12(U32 val);
extern void upmu_set_rg_audzcdclksel_vaudp12(U32 val);
extern void upmu_set_rg_audzcdtimeoutmodesel(U32 val);
extern void upmu_set_rg_audzcdgainstepsize(U32 val);
extern void upmu_set_rg_audzcdgainsteptime(U32 val);
extern void upmu_set_rg_audzcdenable(U32 val);
extern void upmu_set_rg_audlinegain(U32 val);
extern void upmu_set_rg_audhprgain(U32 val);
extern void upmu_set_rg_audhplgain(U32 val);
extern void upmu_set_rg_audhsgain(U32 val);
extern void upmu_set_rg_audivrgain(U32 val);
extern void upmu_set_rg_audivlgain(U32 val);
extern U32 upmu_get_rg_audintgain2(void);
extern U32 upmu_get_rg_audintgain1(void);
extern void upmu_set_rg_divcks_chg(U32 val);
extern void upmu_set_rg_divcks_on(U32 val);
extern void upmu_set_rg_divcks_prg(U32 val);
extern void upmu_set_rg_pwd_ncp(U32 val);

#endif // _MT_PMIC_LK_SW_H_

