# Simple 8-bit CPU

### Description
We had to implement a simple 8-bit CPU in VHDL by behavioral description that would work as a BrainLove interpreter.
The behavior had to be described by a FSM.

### Used technologies
VHDL, BrainLove, Behavior and structure of digital systems, Finite state machines

### Earned points