{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:58:59 2021 " "Info: Processing started: Sun Jul 04 14:58:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[2\]~30 " "Warning: Node \"count\[2\]~30\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add1~3 " "Warning: Node \"Add1~3\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[1\]~26 " "Warning: Node \"count\[1\]~26\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add1~4 " "Warning: Node \"Add1~4\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "count\[0\]~23 " "Warning: Node \"count\[0\]~23\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "SST0~9 " "Warning: Node \"SST0~9\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T3 " "Info: Assuming node \"T3\" is an undefined clock" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } } { "e:/quartus/v9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/v9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "T3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "T3 register ST0 register ST0 32.26 MHz 31.0 ns Internal " "Info: Clock \"T3\" has Internal fmax of 32.26 MHz between source register \"ST0\" and destination register \"ST0\" (period= 31.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register register " "Info: + Longest register to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ST0 1 REG LC33 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux27~5 2 COMB LC42 5 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC42; Fanout = 5; COMB Node = 'Mux27~5'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0 Mux27~5 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 18.000 ns SST0~9 3 COMB LOOP LC47 4 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 4; COMB LOOP Node = 'SST0~9'" { { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC47 " "Info: Loc. = LC47; Node \"SST0~9\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux27~5 SST0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 26.000 ns ST0 4 REG LC33 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SST0~9 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 84.62 % ) " "Info: Total cell delay = 22.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 4.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { ST0 Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { ST0 {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 7.000ns 9.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 source 3.000 ns - Longest register " "Info: - Longest clock path from clock \"T3\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { ST0 Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { ST0 {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 7.000ns 9.000ns 6.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ST0 W\[1\] T3 29.000 ns register " "Info: tsu for register \"ST0\" (data pin = \"W\[1\]\", clock pin = \"T3\") is 29.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.000 ns + Longest pin register " "Info: + Longest pin to register delay is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns W\[1\] 1 PIN PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_12; Fanout = 26; PIN Node = 'W\[1\]'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[1] } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Mux27~5 2 COMB LC42 5 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC42; Fanout = 5; COMB Node = 'Mux27~5'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { W[1] Mux27~5 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 20.000 ns SST0~9 3 COMB LOOP LC47 4 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 20.000 ns; Loc. = LC47; Fanout = 4; COMB LOOP Node = 'SST0~9'" { { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC47 " "Info: Loc. = LC47; Node \"SST0~9\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 33 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux27~5 SST0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns ST0 4 REG LC33 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SST0~9 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 85.71 % ) " "Info: Total cell delay = 24.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { W[1] Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { W[1] {} W[1]~out {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 9.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns - Shortest register " "Info: - Shortest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { W[1] Mux27~5 SST0~9 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { W[1] {} W[1]~out {} Mux27~5 {} SST0~9 {} ST0 {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 9.000ns 6.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T3 SBUS ST0 17.000 ns register " "Info: tco from clock \"T3\" to destination pin \"SBUS\" through register \"ST0\" is 17.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 source 3.000 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ST0 1 REG LC33 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux13~8 2 COMB LC49 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC49; Fanout = 1; COMB Node = 'Mux13~8'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0 Mux13~8 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns SBUS 3 PIN PIN_41 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'SBUS'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux13~8 SBUS } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { ST0 Mux13~8 SBUS } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { ST0 {} Mux13~8 {} SBUS {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { ST0 Mux13~8 SBUS } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { ST0 {} Mux13~8 {} SBUS {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR CIN 60.000 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"CIN\" is 60.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLR 1 PIN PIN_1 56 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_1; Fanout = 56; PIN Node = 'CLR'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 11.000 ns count\[0\]~23 2 COMB LOOP LC34 9 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 11.000 ns; Loc. = LC34; Fanout = 9; COMB LOOP Node = 'count\[0\]~23'" { { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLR count[0]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(18.000 ns) 29.000 ns count\[1\]~26 3 COMB LOOP LC36 6 " "Info: 3: + IC(0.000 ns) + CELL(18.000 ns) = 29.000 ns; Loc. = LC36; Fanout = 6; COMB LOOP Node = 'count\[1\]~26'" { { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~4 LC44 " "Info: Loc. = LC44; Node \"Add1~4\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[1\]~26 LC36 " "Info: Loc. = LC36; Node \"count\[1\]~26\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { count[0]~23 count[1]~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(18.000 ns) 47.000 ns count\[2\]~30 4 COMB LOOP LC41 4 " "Info: 4: + IC(0.000 ns) + CELL(18.000 ns) = 47.000 ns; Loc. = LC41; Fanout = 4; COMB LOOP Node = 'count\[2\]~30'" { { "Info" "ITDB_PART_OF_SCC" "count\[1\]~26 LC36 " "Info: Loc. = LC36; Node \"count\[1\]~26\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[2\]~30 LC41 " "Info: Loc. = LC41; Node \"count\[2\]~30\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2]~30 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "count\[0\]~23 LC34 " "Info: Loc. = LC34; Node \"count\[0\]~23\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~4 LC44 " "Info: Loc. = LC44; Node \"Add1~4\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~3 LC48 " "Info: Loc. = LC48; Node \"Add1~3\"" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1]~26 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2]~30 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~23 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 -1 0 } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~3 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { count[1]~26 count[2]~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 56.000 ns CIN~6 5 COMB LC64 1 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 56.000 ns; Loc. = LC64; Fanout = 1; COMB Node = 'CIN~6'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { count[2]~30 CIN~6 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 60.000 ns CIN 6 PIN PIN_33 0 " "Info: 6: + IC(0.000 ns) + CELL(4.000 ns) = 60.000 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'CIN'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CIN~6 CIN } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "58.000 ns ( 96.67 % ) " "Info: Total cell delay = 58.000 ns ( 96.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 3.33 % ) " "Info: Total interconnect delay = 2.000 ns ( 3.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "60.000 ns" { CLR count[0]~23 count[1]~26 count[2]~30 CIN~6 CIN } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "60.000 ns" { CLR {} CLR~out {} count[0]~23 {} count[1]~26 {} count[2]~30 {} CIN~6 {} CIN {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 18.000ns 18.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ST0 SW\[1\] T3 -3.000 ns register " "Info: th for register \"ST0\" (data pin = \"SW\[1\]\", clock pin = \"T3\") is -3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 3.000 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns T3 1 CLK PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 1; CLK Node = 'T3'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T3 ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SW\[1\] 1 PIN PIN_5 52 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_5; Fanout = 52; PIN Node = 'SW\[1\]'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns ST0 2 REG LC33 15 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC33; Fanout = 15; REG Node = 'ST0'" {  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SW[1] {} SW[1]~out {} ST0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { T3 ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { T3 {} T3~out {} ST0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/v9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SW[1] ST0 } "NODE_NAME" } } { "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/v9.1/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SW[1] {} SW[1]~out {} ST0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:58:59 2021 " "Info: Processing ended: Sun Jul 04 14:58:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
