Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Nov 18 11:38:32 2017
| Host         : DESKTOP-E6H7MJN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_ibert_7series_gtx_0_control_sets_placed.rpt
| Design       : example_ibert_7series_gtx_0
| Device       : xc7z035
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   395 |
| Unused register locations in slices containing registers |   589 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4162 |          948 |
| No           | No                    | Yes                    |             159 |           56 |
| No           | Yes                   | No                     |            1671 |          402 |
| Yes          | No                    | No                     |            4766 |         1492 |
| Yes          | No                    | Yes                    |             157 |           38 |
| Yes          | Yes                   | No                     |            1392 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                          Enable Signal                                                                                          |                                                                                      Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ibert_core/inst/bscan_inst/UPDATE                              |                                                                                                                                                                                                 | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                       |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                            |                1 |              1 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                       |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                              |                1 |              1 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                       |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                       |                1 |              1 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                       |                1 |              1 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                        |                                                                                                                                                                                            |                1 |              1 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward                                                                                                                         |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                              |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward                                                                                                                         |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_331 |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/forward                                                                                                                         |                1 |              2 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_331    |                1 |              2 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_331    |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward                                                                                                                         |                1 |              2 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_331 |                3 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                   |                                                                                                                                                                                            |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                1 |              3 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                 |                2 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[0][0]                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_2_n_331                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                      |                3 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_331                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_2_n_331                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                      |                3 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_2_n_331                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                      |                2 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331                                                                                                  |                2 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[2]                                                                                                                                                   |                                                                                                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331                                                                                                    |                2 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_331                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                            |                2 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_2_n_331                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rh_state0                                                                                                                      |                2 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_331                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_331                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_331                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_331                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                 |                2 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][0]                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                2 |              5 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                2 |              5 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt[5]_i_1_n_331                                                                                                       |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                              |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_2_n_331                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_1_n_331                                                                       |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                       |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_2_n_331                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_1_n_331                                                                       |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt[5]_i_1_n_331                                                                                                       |                2 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331                                                                                                  |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_2_n_331                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_1_n_331                                                                       |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[1]                                                                                                                                                   |                                                                                                                                                                                            |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt[5]_i_1_n_331                                                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg[0]                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_2_n_331                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[6]_i_1_n_331                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331                                                                                                    |                3 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt[5]_i_1_n_331                                                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_331                                                                                                                       |                                                                                                                                                                                            |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[0]                                                                                                                                              |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[6]_i_1__5_n_331                                                               |                                                                                                                                                                                            |                2 |              7 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                               |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[6]_i_1__5_n_331                                                               |                                                                                                                                                                                            |                2 |              7 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[3]                                                                                                                                                   |                                                                                                                                                                                            |                2 |              7 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                            |                3 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[6]_i_1__5_n_331                                                               |                                                                                                                                                                                            |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[6]_i_1__5_n_331                                                               |                                                                                                                                                                                            |                2 |              7 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                              |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                              |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                      |                1 |              8 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[3]                                                                                                                           |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[6]                                                                                                                           |                2 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[0]                                                                                                                           |                2 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[12]                                                                                                                          |                3 |              9 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[9]                                                                                                                           |                4 |              9 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/iTARGET[15]_i_1_n_331                                                                                                                                            | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                       |                2 |             10 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 |                                                                                                                                                                                            |                8 |             11 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                          |                2 |             12 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                       |                3 |             12 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331                                                                    |                3 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331                                                                    |                5 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_1__3_n_331                                                            |                                                                                                                                                                                            |                6 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_1__3_n_331                                                            |                                                                                                                                                                                            |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_1__3_n_331                                                            |                                                                                                                                                                                            |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_1__3_n_331                                                            |                                                                                                                                                                                            |                4 |             15 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                              |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                       | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                 |                6 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                 |                4 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_331                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_331                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               12 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_331                                                                                                   |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_331                                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_331                                                                                                   |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_331                                                                                                    |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_331                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                  |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_331                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_331                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_331                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_331                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_331                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_331                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                             |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               13 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               13 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                              |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                     |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[0]                                                                                                     |               14 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[0]                                                                                                     |               11 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_331                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_331                                                                                                   |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_331                                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                     |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_331                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_331                                                                                                   |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_331                                                                                                    |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[0]                                                                                                     |               12 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                     |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_331                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[0]                                                                                                     |               11 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                     |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_331                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_331                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               12 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                    |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                         |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_201/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                         |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_202/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                         |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                         |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_331                                                                                                   |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_331                                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                  |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_302/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                         |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                  |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_331                                                                                                   |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_331                                                                                                    |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               11 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_331                                                                                                   |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_331                                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_331                                                                                                   |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_331                                                                                                    |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |               10 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                9 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                7 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                8 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                6 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                  |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                3 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                5 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_331                                                                                       |                                                                                                                                                                                            |                2 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                          |                5 |             17 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_331                                                                                                                       | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                5 |             17 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_331                                                                                                               | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                5 |             17 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]                                                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                3 |             18 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_331                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                5 |             18 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                       |                4 |             18 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o[23]_i_1_n_331                                                                    |                                                                                                                                                                                            |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o[23]_i_1_n_331                                                                    |                                                                                                                                                                                            |                3 |             20 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/S_DEN_I                                                                                                                      |                                                                                                                                                                                            |                8 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o[23]_i_1_n_331                                                                    |                                                                                                                                                                                            |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o[23]_i_1_n_331                                                                    |                                                                                                                                                                                            |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_1_n_331                                                                    |                3 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_1_n_331                                                                    |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_1_n_331                                                                    |                3 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[22]_i_1_n_331                                                                    |                3 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_1__1_n_331                                                            |                                                                                                                                                                                            |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_1__1_n_331                                                            |                                                                                                                                                                                            |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_1__1_n_331                                                            |                                                                                                                                                                                            |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_1__1_n_331                                                            |                                                                                                                                                                                            |                8 |             23 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                            |                3 |             24 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |               11 |             24 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                         |                                                                                                                                                                                            |                3 |             24 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                 | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[4]                                                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                4 |             28 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_331                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                              |                6 |             28 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                                    |                5 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                                    |                6 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                                    |                6 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_331                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                                    |                6 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                  |                6 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                  |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                               |                                                                                                                                                                                            |               11 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                  |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                               |                                                                                                                                                                                            |                8 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                               |                                                                                                                                                                                            |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                  |                7 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331                                                               |                                                                                                                                                                                            |                8 |             31 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/wait_count[31]_i_2_n_331                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_331                                                                                                            |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count[31]_i_2_n_331                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_331                                                                                                            |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[31]_i_2_n_331                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_331                                                                                                            |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/wait_count[31]_i_2_n_331                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/wait_count[31]_i_1_n_331                                                                                                            |                9 |             32 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                |                                                                                                                                                                                            |               21 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               17 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                |                                                                                                                                                                                            |               18 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               14 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               11 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               18 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                |                                                                                                                                                                                            |               24 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               12 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                |                                                                                                                                                                                            |               22 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               14 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               12 |             48 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               16 |             48 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                                 |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                                 |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                                 |               13 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                                 |               13 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/a_reg[47]                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                      |               14 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/a_reg[47]                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                      |               12 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/a_reg[47]                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                      |               13 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/a_reg[47]                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                      |               12 |             54 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               18 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               14 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               17 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               19 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               22 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               23 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                       |               15 |             96 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                       |               17 |             96 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                       |                                                                                                                                                                                            |              136 |            404 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                       |                                                                                                                                                                                            |              120 |            405 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                       |                                                                                                                                                                                            |              109 |            405 |
|  u_ibert_core/inst/dclk                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                                       |                                                                                                                                                                                            |              114 |            406 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[1] |                                                                                                                                                                                                 |                                                                                                                                                                                            |              117 |            533 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[3] |                                                                                                                                                                                                 |                                                                                                                                                                                            |              101 |            533 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[2] |                                                                                                                                                                                                 |                                                                                                                                                                                            |              109 |            533 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK2_O[0] |                                                                                                                                                                                                 |                                                                                                                                                                                            |              112 |            533 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK2_O[3] |                                                                                                                                                                                                 |                                                                                                                                                                                            |              203 |           1048 |
|  u_ibert_core/inst/dclk                                           |                                                                                                                                                                                                 |                                                                                                                                                                                            |              318 |           1131 |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     8 |
| 3      |                     3 |
| 4      |                    47 |
| 5      |                     4 |
| 6      |                    18 |
| 7      |                     8 |
| 8      |                     7 |
| 9      |                     5 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     2 |
| 14     |                     4 |
| 15     |                     4 |
| 16+    |                   275 |
+--------+-----------------------+


