[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A3001DGNT production of TEXAS INSTRUMENTS from the text:TPS7A49IN +18V OUT\nEN GND\n/c4518V\nTPS7A30IN OUT\nEN GND\nEVM+15V\n/c4515V\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015\nTPS7A30 –35-V,–200-mA, Ultralow-Noise, Negative Linear Regulator\n1Features 3Description\nThe TPS7A30 series ofdevices arenegative, high-\n1•Input Voltage Range: –3Vto–35V\nvoltage (–35V),ultralow-noise (15.1μVRMS,72-dB•Noise:PSRR) linear regulators that cansource amaximum\n–14μVRMS(20Hzto20kHz) load of200mA.\n–15.1μVRMS(10Hzto100kHz)These linear regulators include aCMOS logic-level-\n•Power-Supply Ripple Rejection: compatible enable pinand capacitor-programmable\nsoft-start function that allows forcustomized power- –72dB(120 Hz)\nmanagement schemes. Other features include built-in–≥55dB(10Hzto700kHz)current limit and thermal shutdown protection to\n•Adjustable Output: –1.18 Vto–33V safeguard the device and system during fault\nconditions. •Maximum Output Current: 200mA\n•Dropout Voltage: 216mVat100mA The TPS7A30 family isdesigned using bipolar\ntechnology, and isideal forhigh-accuracy, high- •Stable with Ceramic Capacitors ≥2.2μF\nprecision instrumentation applications where clean•CMOS Logic-Level-Compatible Enable Pinvoltage rails are critical tomaximize system\n•Built-In, Fixed, Current Limit andThermal performance. This design makes the device an\nShutdown Protection excellent choice topower operational amplifiers,\nanalog-to-digital converters (ADCs), digital-to-analog •Packages: 8-Pin HVSSOP PowerPAD ™and\nconverters (DACs), and other high-performance 3-mm ×3-mm VSON\nanalog circuitry.•Operating Temperature Range:\nInaddition, theTPS7A30 family oflinear regulators is –40°Cto125°C\nsuitable forpost dc-dc converter regulation. By\nfiltering outtheoutput voltage ripple inherent todc-dc 2Applications\nswitching conversion, maximum system performance•Supply Rails forOperational Amplifiers, DACs,isprovided insensitive instrumentation, test and\nADCs, andOther High-Precision Analog Circuitry measurement, audio, andRFapplications.\n•AudioFor applications that require positive and negative\n•Post DC-DC Converter Regulation and high-performance rails, consider TI’sTPS7A49 family\nRipple Filtering of positive high-voltage, ultralow-noise linear\nregulators. •Test andMeasurement\n•RX,TX,andPACircuitryDevice Information(1)\n•Industrial InstrumentationPART NUMBER PACKAGE BODY SIZE (NOM)\n•Base Stations andTelecom InfrastructureHVSSOP (8) 3.00 mm×3.00 mm\nTPS7A30•–12-V and–24-V Industrial Buses VSON (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nPost DC-DC Converter Regulation forHigh-Performance Analog Circuitry\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17 2Applications ........................................................... 1\n9.2 Typical Application .................................................. 20 3Description ............................................................. 1\n9.3 Do\'sandDon’ts....................................................... 234Revision History ..................................................... 2\n10Power Supply Recommendations ..................... 235PinConfiguration andFunctions ......................... 4\n11Layout ................................................................... 246Specifications ......................................................... 5\n11.1 Layout Guidelines ................................................. 246.1 Absolute Maximum Ratings ..................................... 5\n11.2 Layout Examples ................................................... 246.2 ESD Ratings ............................................................ 5\n11.3 Thermal Considerations ........................................ 266.3 Recommended Operating Conditions ....................... 6\n11.4 Power Dissipation ................................................. 266.4 Thermal Information .................................................. 6\n12Device andDocumentation Support ................. 28 6.5 Electrical Characteristics ........................................... 7\n12.1 Device Support .................................................... 28 6.6 Typical Characteristics .............................................. 8\n12.2 Documentation Support ....................................... 287Parameter Measurement Information ................ 13\n12.3 Community Resources .......................................... 288Detailed Description ............................................ 14\n12.4 Trademarks ........................................................... 288.1 Overview ................................................................. 14\n12.5 Electrostatic Discharge Caution ............................ 288.2 Functional Block Diagram ....................................... 14\n12.6 Glossary ................................................................ 298.3 Feature Description ................................................. 15\n13Mechanical, Packaging, andOrderable8.4 Device Functional Modes ........................................ 16Information ........................................................... 29\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(April 2015) toRevision D Page\n•Added DRB package todocument ......................................................................................................................................... 1\n•Added TIDesign ..................................................................................................................................................................... 1\n•Changed Packages Features bullet ...................................................................................................................................... 1\n•Added VSON rowtoDevice Information table ...................................................................................................................... 1\n•Added DRB package toPinConfiguration andFunctions section ......................................................................................... 4\n•Changed ENpindescription inPinFunctions table: updated voltage symbols .................................................................... 4\n•Added DRB column toThermal Information table .................................................................................................................. 6\n•Changed testconditions oflastrowin|IEN|parameter ofElectrical Characteristics table ..................................................... 7\n•Changed titleandy-axis ofFigure 7toGround Current ........................................................................................................ 9\n•Changed y-axis ofFigure 11andFigure 12toIQ.................................................................................................................. 9\n•Changed VENvalue ofdisabled mode inTable 1................................................................................................................ 16\n•Changed firstsentence ofApplication Information section .................................................................................................. 17\n•Added Table 2andrespective description toAdjustable Operation section ........................................................................ 17\n•Deleted third sentence from Capacitor Recommendations section .................................................................................... 17\n•Changed third paragraph ofPower forPrecision Analog section ....................................................................................... 19\n•Changed description ofstart-up time inDesign Requirements section ............................................................................... 20\n•Changed Equation 3............................................................................................................................................................ 20\n•Changed Equation 8............................................................................................................................................................ 21\n•Changed fifthitem inDo\'sandDon’tssection ..................................................................................................................... 23\n•Changed Figure 40footnote ................................................................................................................................................ 25\n•Changed 35°Cto45°CinThermal Considerations section ................................................................................................ 26\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nChanges from Revision B(December 2013) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n•Changed document title......................................................................................................................................................... 1\n•Changed Thermal Information table; updated values ........................................................................................................... 6\n•Deleted Dissipation Ratings table .......................................................................................................................................... 6\n•Changed condition statement forElectrical Characteristics table ......................................................................................... 7\n•Added footnote about measuring VREFtoElectrical Characteristics table ............................................................................. 7\n•Added VFBparameter toElectrical Characteristics table ....................................................................................................... 7\n•Changed parametric symbol forcurrent limit from ILIMtoICL................................................................................................. 7\n•Changed CBYPnotation toCFFthroughout data sheet ........................................................................................................... 7\n•Changed condition statement forTypical Characteristics ..................................................................................................... 8\n•Changed Figure 14;changed notation forCBYPtoCFF........................................................................................................... 9\n•Changed Figure 16;changed notation forCBYPtoCFF........................................................................................................... 9\n•Changed Figure 18;changed notation forCBYPtoCFF........................................................................................................... 9\n•Changed Figure 32;changed CBYPtoCFF........................................................................................................................... 20\nChanges from Revision A(March 2011) toRevision B Page\n•Changed VREFparameter typical specification inElectrical Characteristics table .................................................................. 7\nChanges from Original (August 2010) toRevision A Page\n•Switched colors for10mA and200mA curves inFigure 10................................................................................................... 8\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A30\nIN\nDNC\nNR/SS\nEN8\n7\n6\n5OUT\nFB\nNC\nGND1\n2\n3\n4\n21\n3\n478\n6\n5FB\nNC\nGNDOUT\nENNR/SSDNCIN\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n5PinConfiguration andFunctions\nDGN Package DRB Package\n8-Pin HVSSOP PowerPAD VSON-8\nTopView TopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nDNC 7 — Donotconnect. Donotroute thispintoanyelectrical net,noteven GND orIN.\nThis pinturns theregulator onoroff.IfVEN≥VEN(+HI, min)orVEN≤VEN(–HI,max),theregulator is\nEN 5 I enabled. IfVEN(+LO, max)≥VEN≥VEN(–LO,min),theregulator isdisabled.\nTheENpincanbeconnected toIN,ifnotused. |VEN|≤|VIN|.\nFB 2 I This pinisthefeedback pinthatsets theoutput voltage ofthedevice.\nGND 4 — Ground\nIN 8 I Input supply\nNC 3 — Notinternally connected. This pinmust either beleftopen ortiedtoGND.\nNoise reduction pin.Connecting anexternal capacitor tothispinfilters thenoise generated bythe\nNR/SS 6 — internal band gap. This capacitor allows RMS noise tobereduced tovery lowlevels andalso controls\nthesoft-start function.\nOUT 1 O Regulator output. Acapacitor ≥2.2µFmust betiedfrom thispintoground toensure stability.\nMust either beleftopen ortiedtoGND.PowerPAD — —Solder toprinted-circuit-board (PCB) plane toenhance thermal performance.\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nINpintoGND pin –36 0.3 V\nOUT pintoGND pin –33 0.3 V\nOUT pintoINpin –0.3 36 V\nFBpintoGND pin –2 0.3 V\nVoltage FBpintoINpin –0.3 36 V\nENpintoINpin –0.3 36 V\nENpintoGND pin –36 36 V\nNR/SS pintoINpin –0.3 36 V\nNR/SS pintoGND pin –2 0.3 V\nCurrent Peak output Internally limited\nOperating virtual junction, TJ –40 125 °C\nTemperature\nStorage, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated isnotimplied. Exposure toabsolute-\nmaximum rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A30\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage –35 –3 V\nVEN Enable supply voltage 0 VIN V\nVOUT Output voltage VREF 33 V\nIOUT Output current 0 200 mA\nTJ Operating junction temperature –40 125 °C\nCIN Input capacitor 2.2 10 µF\nCOUT Output capacitor 2.2 10 µF\nCNR Noise reduction capacitor 0 10 nF\nCFF Feed-forward capacitor 0 10 nF\nR2 Lower feedback resistor 237 kΩ\n6.4 Thermal Information\nTPS7A30\nDGNTHERMAL METRIC(1)UNIT(HVSSOP PowerPAD) DRB (VSON)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 63.4 47.7 °C/W\nRθJC(top) Junction-to-case(top) thermal resistance 53 55.3 °C/W\nRθJB Junction-to-board thermal resistance 37.4 23.3 °C/W\nψJT Junction-to-top characterization parameter 3.7 1.1 °C/W\nψJB Junction-to-board characterization parameter 37.1 23.5 °C/W\nRθJC(bot) Junction-to-case(bottom) thermal resistance 13.5 7.0 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\n/c68 /c68V ( I )OUT OUT\nVOUT(NOM)\n/c68 /c68V ( V )OUT IN\nVOUT(NOM)\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n6.5 Electrical Characteristics(1)\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2µF,\nCOUT=2.2µF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage –35 –3 V\nVREF Internal reference(2)TJ=25°C,VNR/SS =VREF –1.202 –1.179 –1.166 V\nVFB Feedback voltage –1.176 V\nOutput voltage range(3)|VIN|≥|VOUT(nom) |+1V –33 VREF V\nNominal accuracy TJ=25°C,|VIN|=|VOUT(nom) |+0.5V –1.5 1.5 %V OUTVOUT\n|VOUT(nom) |+1V≤|VIN|≤35VOverall accuracy –2.5 2.5 %V OUT1mA≤IOUT≤200mA\nLine regulation TJ=25°C,|VOUT(nom) |+1V≤|VIN|≤35V 0.14 %V OUT\nLoad regulation TJ=25°C,1mA≤IOUT≤200mA 0.04 %V OUT\nVIN=95% VOUT(nom) ,IOUT=100mA 216 mV\n|VDO| Dropout voltage\nVIN=95% VOUT(nom) ,IOUT=200mA 325 600 mV\nICL Current limit VOUT=90% VOUT(nom) 220 330 500 mA\nIOUT=0mA 55 100 μA\nIGND Ground current\nIOUT=100mA 950 μA\nVEN=0.4V 1 3μA\n|ISHDN | Shutdown supply current\nVEN=–0.4V 1 3μA\nIFB Feedback current(4)14 100 nA\nVEN=|VIN|=|VOUT(nom) |+1V 0.48 1μA\n|IEN| Enable current VIN=VEN=–35V 0.51 1μA\nVIN=–21V,VEN=15V 0.5 1μA\nTJ=–40°Cto125°C 2 15 V\nVEN(+HI) Positive enable high-level voltage\nTJ=–40°Cto85°C 1.8 15 V\nVEN(+LO) Positive enable low-level voltage 0 0.4 V\nVEN(–HI) Negative enable high-level voltage VIN –2 V\nVEN(–LO) Negative enable low-level voltage –0.4 0 V\nVIN=–3V,VOUT(nom) =VREF,COUT=10μF,15.1 μVRMSCNR/SS =10nF,BW=10Hzto100kHz\nVn Output noise voltage VIN=–6.2V,VOUT(nom) =–5V,COUT=10μF,\nCNR/SS =CFF(5)=10nF, 17.5 μVRMS\nBW=10Hzto100kHz\nVIN=–6.2V,VOUT(nom) =–5V,COUT=10μF,PSRR Power-supply rejection ratio 72 dBCNR/SS =CFF(5)=10nF,f=120Hz\nShutdown, temperature increasing 170 °C\nTSD Thermal shutdown temperature\nReset, temperature decreasing 150 °C\nOperating junction temperatureTJ –40 125 °Crange\n(1) Atoperating conditions, VIN≤0V,VOUT(nom) ≤VREF≤0V.Atregulation, VIN≤VOUT(nom) –|VDO|.IOUT>0Vflows from OUT toIN.\n(2) VREFismeasured attheNR/SS pin.\n(3) Toensure stability atnoload conditions, acurrent from thefeedback resistive network equal toorgreater than 5μAisrequired.\n(4) IFB>0Vflows intothedevice.\n(5) CFFrefers toafeed-forward capacitor connected totheFBandOUT pins.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A30\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGND\n0\nI (mA)OUT200+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n20 40 60 80 100 120 140 160 180\n/c4535\nV (V)EN351000\n800\n600\n400\n200\n0\n200\n400\n600\n800\n1000/c45\n/c45\n/c45\n/c45\n/c45I (nA)EN\n/c4525 /c4515 /c455 5 15 25+25 C/c176\n/c45 /c17640 C+125 C /c176\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGND\n/c4540\nV (V)IN0 /c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455T =□+25 /c176CJ\n10mA\n50mA\n100mA\n200mA0mA\n1200\n1000\n800\n600\n400\n200\n0I ( A)/c109\nGND\n/c4540\nV (V)IN0 /c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455I =□100mAOUT+105 /c176C\n+85/c176C\n+25/c176C\n/c45 /c17640C+125 /c176C\n/c451.165\n/c451.17\n/c451.175\n/c451.18\n/c451.185V (V)FB\n/c4540\nV (V)IN0+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C\n/c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455+125 C /c176\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c176125100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0I (nA)FB\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n6.6 Typical Characteristics\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,\nCOUT=2.2μF,CNR/SS =0nF,andVOUT=VFB,unless otherwise noted. Typical values areatTA=25°C.\nFigure 1.Feedback Voltage vsInput Voltage Figure 2.Feedback Current vsTemperature\nFigure 3.Ground Current vsInput Voltage Figure 4.Ground Current vsInput Voltage\nFigure 5.Ground Current vsOutput Current Figure 6.Enable Current vsEnable Voltage\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\n/c4510\nV (V)IN/c453450\n400\n350\n300\n250\n200\n150\n100\n50\n0I (mA)CL\n/c459 /c458 /c457 /c456 /c455 /c454+105 /c176C\n+85/c176C\n+25/c176C\n/c45 /c17640C+125 /c176CV = 90% VOUT OUT(NOM)\n500\n450\n400\n350\n300\n250\n200I (mA)CL\n/c4540 /c4525/c4510 5 20 35 50 65 80 95 110\nTemperature ( C) /c176125\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0V (mV)DO\n0\nI (mA)OUT200+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n20 40 60 80 100 120 140 160 180\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c176125500\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0V (mV)DO10mA\n50mA\n100mA\n200mA\n3.5\n3\n2.5\n2\n1.5\n1\n0.5\n0I ( A)/c109\nSHDN\n/c4540\nV (V)IN0 /c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\nV = 0.4V /c45EN\n/c4540\nV (V)IN0100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0Ground Current ( A)/c109\n/c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\nI = 0mAOUT\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,\nCOUT=2.2μF,CNR/SS =0nF,andVOUT=VFB,unless otherwise noted. Typical values areatTA=25°C.\nFigure 7.Ground Current vsInput Voltage Figure 8.Shutdown Current vsInput Voltage\nFigure 9.Dropout Voltage vsOutput Current Figure 10.Dropout Voltage vsTemperature\nFigure 12.Current Limit vsTemperature Figure 11.Current Limit vsInput Voltage\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A30\n10 100 100k 1M\nFrequency (Hz)10M90\n80\n70\n60\n50\n40\n30\n20\n10PSRR (dB) V = 5V\nV = 6.2V\nI = 200mA\nC = 10nF\nC = 10 FOUT\nIN\nOUT/c45\n/c45\n/c109NR/SS\nOUTC = 0nFFF\n10k 1kC = 10nFFF\n1\n0.8\n0.6\n0.4\n0.2\n0\n0.2\n0.4\n0.6\n0.8\n1/c45\n/c45\n/c45\n/c45\n/c45V (%)OUT(NOM)\n0\nI (mA)OUT200 20 40 60 80 100 120 140 160 180+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n10 100 100k 1M\nFrequency (Hz)10M90\n80\n70\n60\n50\n40\n30\n20\n10PSRR (dB) V = 5V\nV = 6.2V\nI = 200mA\nC = 10 F\nC = 0 FOUT\nIN\nOUT/c45\n/c45\n/c109\n/c109OUT\nFFC = 0nFNR/SSC = 10nFNR/SS\n10k 1k\n/c4540\nV (V)IN01\n0.8\n0.6\n0.4\n0.2\n0\n0.2\n0.4\n0.6\n0.8\n1/c45\n/c45\n/c45\n/c45\n/c45V (%)OUT(NOM)\n/c4535 /c4530 /c4525 /c4520 /c4515 /c4510 /c455+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n10 100 100k 1M\nFrequency (Hz)10M90\n80\n70\n60\n50\n40\n30\n20\n10PSRR (dB) V = 5V\nV = 6.2V\nI = 200mA\nC = 10nF\nC = 0 FOUT\nIN\nOUT/c45\n/c45\n/c109NR/SS\nFFC = 2.2 F /c109OUTC = 10 F /c109OUT\n10k 1k\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c1761252\n1.5\n1\n0.5\n0\n0.5\n1\n1.5\n2/c45\n/c45\n/c45\n/c45V (V)ENON\nONOFF\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,\nCOUT=2.2μF,CNR/SS =0nF,andVOUT=VFB,unless otherwise noted. Typical values areatTA=25°C.\nFigure 13.Enable Threshold Voltage vsTemperatureFigure 14.Power-Supply Rejection Ratio vsCOUT\nFigure 15.Line RegulationFigure 16.Power-Supply Rejection Ratio vsCNR/SS\nFigure 17.Load RegulationFigure 18.Power-Supply Rejection Ratio vsCFF\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTime□(10 s/div) /c10920mV/div5V/divV = 20V□to\nI =□200mA\nC =□2.2 F/c45\n/c109/c454.3VIN\nOUT\nOUT\nVOUTVIN\nTime□(10 s/div) /c10920mV/div5V/divV = 4.3V□to\nI =□200mA\nC =□2.2 F/c45\n/c109/c4520VIN\nOUT\nOUT\nVOUTVIN\nTime□(100 s/div) /c1091V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□1nF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTime□(1ms/div)1V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□10nF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTime□(10 s/div) /c1091V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□0pF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTime□(20 s/div) /c1091V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□100pF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,\nCOUT=2.2μF,CNR/SS =0nF,andVOUT=VFB,unless otherwise noted. Typical values areatTA=25°C.\nFigure 19.Capacitor-Programmable Soft-Start Figure 20.Capacitor-Programmable Soft-Start\nFigure 21.Capacitor-Programmable Soft-Start Figure 22.Capacitor-Programmable Soft-Start\nFigure 23.Line Transient Response Figure 24.Line Transient Response\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A30\nTime□(100 s/div) /c10950mV/div200mA/div\nV = 3.0V\nI =□1mA□to□200mA\nC =□2.2 F/c45\n/c109IN\nOUT\nOUTVOUTIOUT\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,\nCOUT=2.2μF,CNR/SS =0nF,andVOUT=VFB,unless otherwise noted. Typical values areatTA=25°C.\nFigure 25.Load Transient Response\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c214 /c109HzI =□1mA\nC =□10 FOUT\nC =□10nF\nC =□10nFNR/SS\nBYP\nOUT /c109RMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz VOUT(NOM)\n/c455V\n/c451.2V17.50 15.04\n15.13 14.73V = 5V /c45OUT(NOM)\nV =OUT(NOM) /c451.2V\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c109 /c214HzV = 1.2V\nV = 3V\nI =□200mA\nC =□10 F/c45OUT\nIN\nOUT\nOUT/c45\n/c109RMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz CNR/SS\n0nF\n10nF80.00 79.83\n17.29 16.81C =□0nFNR/SS\nC =□10nFNR/SS\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c214 /c109HzV = 1.2V\nV = 3V\nC =□10nF\nC =□10 F/c45OUT\nIN\nNR/SS\nOUT/c45\n/c109RMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz IOUT\n1mA\n200mA15.13 14.73\n17.13 16.71\nI =□200mAOUT\nI =□1mAOUT\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n7Parameter Measurement Information\nFigure 26.Output Spectral Noise Density vsOutput Current\nFigure 27.Output Spectral Noise Density vsCNR/SS\nFigure 28.Output Spectral Noise Density vsVOUT(nom)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A30\nError\nAmpEnable\nAnti-\nsaturation\nThermal\nShutdown\nCurrent\nLimitBandgapFB\nOUTGND\nINEN\nNR/SS\nPass\nDevice\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe TPS7A30 family ofdevices arewide VIN,low-noise, 150-mA linear regulators (LDOs). These devices feature\nanenable pin,programmable soft-start, current limiting, and thermal protection circuitry that allow thedevice to\nbeused inawide variety ofapplications. Asbipolar-based devices, theTPS7A30 devices areideal forhigh-\naccuracy, high-precision applications athigher voltages.\n8.2 Functional Block Diagram\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTime□(20ms/div)VINVENVOUT\nCNR/SS (nF)Time (ms)\n0.1 1 100.1110\nt (ms) = 0.9 C (nF)NR/SS SS /c180\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n8.3 Feature Description\n8.3.1 Internal Current Limit\nThe fixed internal current limit oftheTPS7A30 family helps protect theregulator during fault conditions. The\nmaximum amount ofcurrent thedevice can source isthecurrent limit (330 mA, typical), and islargely\nindependent oftheoutput voltage. Forreliable operation, donotoperate thedevice incurrent limit forextended\nperiods oftime.\n8.3.2 Programmable Soft-Start\nThe NR/SS capacitor also functions asasoft-start capacitor toslow down therisetime oftheoutput. The rise\ntime oftheoutput when using anNR/SS capacitor isgoverned byEquation 1.InEquation 1,tSSisthesoft-start\ntime inmilliseconds andCNR/SS isthecapacitance attheNRpininnanofarads. Figure 29shows therelationship\nbetween theCNR/SS size andthestart-up time without aCFF.\n(1)\nFigure 29.Soft-Start Time vsCNR/SS\n8.3.3 Enable PinOperation\nThe TPS7A30 provides adual-polarity enable pin(EN) thatturns ontheregulator when |VEN|>2V,whether the\nvoltage ispositive ornegative, asshown inFigure 30.\nThis functionality allows fordifferent system power management topologies:\n•Connecting theENpindirectly toanegative voltage (such asVIN).\n•Connecting theENpindirectly toapositive voltage, such astheoutput ofdigital logic circuitry.\nFigure 30.Enable PinPositive andNegative Threshold\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A30\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n8.4 Device Functional Modes\n8.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isatleast ashigh asthe|VIN(min) |.\n•The input voltage magnitude isgreater than thenominal output voltage magnitude added tothedropout\nvoltage.\n•|VEN|>|V(HI)|.\n•Theoutput current isless than thecurrent limit.\n•Thedevice junction temperature isless than themaximum specified junction temperature.\n8.4.2 Dropout Operation\nIftheinput voltage magnitude islower than thenominal output voltage magnitude plus thespecified dropout\nvoltage magnitude, butallother conditions aremetfornormal operation, thedevice operates indropout mode. In\nthismode ofoperation, theoutput voltage magnitude isthesame astheinput voltage magnitude minus the\ndropout voltage magnitude. The transient performance ofthedevice issignificantly degraded because thepass\ndevice (such asabipolar junction transistor, orBJT) isinsaturation and nolonger controls thecurrent through\ntheLDO. Line orload transients indropout canresult inlarge output voltage deviations.\n8.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•|VEN|<|V(HI)|.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature.\nTable 1shows theconditions thatlead tothedifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN VEN IOUT TJ\nNormal mode |VIN|>{|VOUT(nom) |+|VDO|,|VIN(min) |} |VEN|>|V(HI)| IOUT<ICL TJ<125°C\nDropout mode |VIN(min) |<|VIN|<|VOUT(nom) |+|VDO| |VEN|>|V(HI)| — TJ<125°C\nDisabled mode— |VEN|<|V(LO)| — TJ>170°C(any truecondition disables thedevice)\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nVOUT\nVFB(nom)/c451 R = R1 2|VFB(nom) |\nR2/c625 A/c109 ,  where\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS7A30 belongs toafamily oflinear regulators thatuseaninnovative bipolar process toachieve ultralow-\nnoise. The TPS7A30 arebipolar-based devices and aretherefore ideal forhigh-accuracy, high-performance\nanalog applications athigher voltages.\n9.1.1 Adjustable Operation\nThe TPS7A3001 hasanoutput voltage range of–1.174 Vto–33V.The nominal output voltage ofthedevice is\nsetbytwoexternal resistors; seeFigure 32.\nR1and R2can becalculated forany output voltage range using theformula shown inEquation 2.Toensure\nstability under noload conditions, thisresistive network must provide acurrent equal toorgreater than 5μA.\n(2)\nIfgreater voltage accuracy isrequired, take intoaccount theoutput voltage offset contributions resulting from the\nfeedback pincurrent anduse0.1% tolerance resistors. Table 2shows the1%resistor values forseveral different\nstandard output voltages.\nTable 2.Standard 1%Resistor Values forVarious Output Voltages\nVOUT(V) R1(kΩ) R2(kΩ)\n–2.5 11.3 10\n–5 32.4 10\n–12 93.1 10\n–15 118 10\n–18 143 10\n9.1.2 Capacitor Recommendations\nUse low-equivalent series resistance (ESR) capacitors fortheinput, output, noise reduction, and feed-forward\ncapacitors. Ceramic capacitors with X7R and X5R dielectrics arepreferred. Ceramic X7R capacitors offer\nimproved overtemperature performance, whereas ceramic X5R capacitors arethemost cost-effective and are\navailable inhigher values.\nNOTE\nHigh-ESR capacitors candegrade PSRR.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A30\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n9.1.2.1 Input andOutput Capacitor Requirements\nThe TPS7A30 family ofnegative, high-voltage linear regulators achieve stability with aminimum input andoutput\ncapacitance of2.2μF;however, TIhighly recommends using a10-μFcapacitor tomaximize acperformance.\n9.1.2.2 Noise-Reduction andFeed-Forward Capacitor Requirements\nAlthough noise-reduction and feed-forward capacitors (CNR/SS and CFF,respectively) arenotneeded toachieve\nstability, TIhighly recommends using 10-nF capacitors tominimize noise andmaximize acperformance.\nFormore information onCFF,refer toapplication report, Pros andCons ofUsing aFeedforward Capacitor with a\nLow-Dropout Regulator (SBVA042 ).This application report explains theadvantages ofusing CFF(also known as\nCBYP),andtheproblems thatcanoccur when using thiscapacitor.\n9.1.3 Maximum ACPerformance\nTomaximize noise and PSRR performance, TIrecommends including a10-μForhigher input and output\ncapacitors, and10-nF noise-reduction andbypass capacitors; seeFigure 32.The solution illustrated inFigure 32\ndelivers minimum noise levels of15.1μVRMS and power-supply rejection levels above 55dBfrom 10Hzto\n700kHz; seeFigure 18andFigure 26.\n9.1.4 Output Noise\nTheTPS7A30 provides lowoutput noise when anoise-reduction capacitor (CNR/SS )isused.\nThe noise-reduction capacitor serves asafilter fortheinternal reference. Byusing a10-nF noise reduction\ncapacitor, theoutput noise isreduced byapproximately 80% (from 80μVRMSto17μVRMS);seeFigure 27.\nTheTPS7A30 lowoutput voltage noise makes thedevice anideal solution forpowering noise-sensitive circuitry.\n9.1.5 Power-Supply Rejection\nThe 10-nF noise-reduction capacitor greatly improves TPS7A30 power-supply rejection, achieving upto20dBof\nadditional power-supply rejection forfrequencies between 110Hzand400kHz.\nAdditionally, acperformance canbemaximized byadding a10-nF bypass capacitor (CFF)from theFBpintothe\nOUT pin.This capacitor greatly improves power-supply rejection atlower frequencies, fortheband from 10Hzto\n200kHz; seeFigure 18.\nThe very high power-supply rejection oftheTPS7A30 makes thedevice agood choice forpowering high-\nperformance analog circuitry (such asoperational amplifiers, ADCs, DACS, andaudio amplifiers).\n9.1.6 Transient Response\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces overshoot andundershoot magnitude\nbutincreases duration ofthetransient response.\n9.1.7 Post DC-DC Converter Filtering\nMost ofthetime, thevoltage rails available inasystem donotmatch thevoltage requirements forthesystem.\nThese rails must bestepped upordown, depending onspecific voltage requirements.\nDC-DC converters arethepreferred solution tostep upordown avoltage railwhen current consumption isnot\nnegligible. These converters offer high efficiency with minimum heat generation, but have one primary\ndisadvantage: these converters introduce ahigh-frequency component (and theassociated harmonics) in\naddition tothedcoutput signal.\nThis high-frequency component, ifnotfiltered properly, degrades analog circuitry performance, reducing overall\nsystem accuracy andprecision.\nThe TPS7A30 offers awide-bandwidth, very-high power-supply rejection ratio. This specification makes the\ndevice ideal forpost dc-dc converter filtering; see Figure 31.TIhighly recommends using themaximum\nperformance schematic illustrated inFigure 32.Also, verify that thefundamental frequency (and itsfirst\nharmonic, ifpossible) iswithin thebandwidth oftheregulator PSRR; seeFigure 18.\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTPS7A49IN +18V OUT\nEN GND\n/c4518V\nTPS7A30IN OUT\nEN GND\nEVM+15V\n/c4515V\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nFigure 31.Post DC-DC Converter Regulation toHigh-Performance Analog Circuitry\n9.1.8 Audio Applications\nAudio applications areextremely sensitive toanydistortion and noise intheaudio band from 20Hzto20kHz.\nThis stringent requirement demands clean voltage rails topower critical high-performance audio systems.\nThe very-high power-supply rejection ratio (>55dB)andlownoise attheaudio band oftheTPS7A30 maximize\nperformance foraudio applications; seeFigure 18.\n9.1.9 Power forPrecision Analog\nOne oftheprimary TPS7A30 applications istoprovide ultralow noise voltage rails tohigh-performance analog\ncircuitry inorder tomaximize system accuracy andprecision.\nInconjunction with itspositive counterpart, theTPS7A49xx family ofpositive high-voltage linear regulators, the\nTPS7A30 family ofnegative high voltage linear regulators provides ultralow noise positive and negative voltage\nrails tohigh-performance analog circuitry (such asoperational amplifiers, ADCs, DACs, andaudio amplifiers).\nThe lownoise levels athigh voltages, such as±15V,enables clean power rails forprecision analog circuitry.\nThis characteristic allows forhigh-performance analog solutions tooptimize thevoltage range, thus maximizing\nsystem accuracy.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A30\nVOUT\nVREF(nom)/c451 R = R1 21.2 V\n1.176 V/c451= 2.04 k /c87 = 100 k /c87\nVFB\nR2/c625 A R <  242.4 k/c109 /c87 /c1742\nTPS7A3001OUT\nFB\nGNDC\n10 FIN\n/c109\nC\n10nFNR/SSR1\nR2C\n10nFFF\nC\n10 FOUT\n/c109IN\nEN\nNR/SSVINVOUT\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n9.2 Typical Application\nFigure 32.Adjustable Operation forMaximum ACPerformance\n9.2.1 Design Requirements\nThe design goals areVIN=–3V,VOUT=–1.2V,and IOUT=150 mA, maximum. The design must optimize\ntransient response and meet astart-up time of14ms.The input supply comes from asupply onthesame\nprinted circuit board (PCB). Thedesign circuit isshown inFigure 32.\nThedesign space consists ofCIN,COUT,CNR/SS ,R1,andR2,atTA(max) =75°C.\n9.2.2 Detailed Design Procedure\nThe first step when designing with alinear regulator istoexamine themaximum load current, along with the\ninput andoutput voltage requirements, todetermine ifthedevice thermal anddropout voltage requirements can\nbemet. At150mA, theinput dropout voltage oftheTPS7A30 family isamaximum of600mVovertemperature;\ntherefore, thedropout headroom of1.8Vissufficient foroperation over both input andoutput voltage accuracy.\nDropout headroom iscalculated asVIN–VOUT–VDO(max) ,and must begreater than 0Vforreliable operation.\nVDO(max) isthemaximum dropout allowed, given worst-case load conditions.\nThe maximum power dissipated inthelinear regulator isthemaximum voltage dropped across thepass element\nfrom theinput totheoutput, multiplied bythemaximum load current. Inthisexample, themaximum voltage drop\nacross inthepass element is|3V–1.2V|,resulting inVIN–VOUT=1.8V.The power dissipated inthepass\nelement iscalculated bytaking thisvoltage drop multiplied bythemaximum load current. Forthisexample, the\nmaximum power dissipated inthelinear regulator is0.273 W,andiscalculated asEquation 3:\nPD=(VIN–VOUT)(IMAX)+(VIN)(IQ) (3)\nWhen thepower dissipated inthelinear regulator isknown, thecorresponding junction temperature risecanbe\ncalculated. Tocalculate thejunction temperature riseabove ambient, thepower dissipated must bemultiplied by\nthejunction-to-ambient thermal resistance. This calculation gives theworst-case junction temperature; good\nthermal design can significantly reduce thisnumber. Forthermal resistance information, refer totheThermal\nInformation table. For this example, using theDGN package, themaximum junction temperature rise is\ncalculated tobe17.3°C.Themaximum junction temperature riseiscalculated byadding thejunction temperature\nrise tothemaximum ambient temperature, which is75°Cforthis example. Forthis example, calculate the\nmaximum junction temperature as92.3°C.Keep inmind that themaximum junction temperate must bebelow\n125°Cforreliable device operation. Additional ground planes, added thermal vias, and airflow allhelp tolower\nthemaximum junction temperature.\nUse thefollowing equations toselect therestofthecomponents:\nToensure stability under no-load conditions, thecurrent through theresistor network must begreater than 5µA,\nasshown inEquation 4.\n(4)\nTosetR2=100kΩforastandard 1%value resistor, calculate R1asshown inEquation 5.\n(5)\nUse astandard, 1%,2.05-kΩresistor forR1.\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nICL(min)\nVOUT220 mA\n2 V= 15.4 F /c109 C = tOUT(max) SS(CL) = 140 s /c109/c180\nCOUT\nICL(max)t VSS(CL) OUT =\nt (ms) = 0.9 C = 14 ms\nC = 15 nFNR/SS\nSSSS /c180\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nTypical Application (continued)\nEquation 6calculates thestart-up time, tSS.\n(6)\nForthesoft-start todominate thestart-up conditions, ideally place thestart-up time asaresult ofthecurrent limit\nattwodecades below thesoft-start time (at140 µs).COUTmust beatleast 2.2µFforstability, asshown in\nEquation 7andEquation 8.\n(7)\n(8)\nForCIN,assume thatthe–3-Vsupply hassome inductance andisplaced several inches away from thePCB. For\nthiscase, select a2.2-µFceramic input capacitor toensure that theinput impedance isnegligible totheLDO\ncontrol loop and tokeep thephysical size and cost ofthecapacitor low; thiscomponent isacommon-value\ncapacitor.\nForbetter PSRR forthisdesign, usea10-µFinput andoutput capacitor. Toreduce thepeaks from transients but\nslow down therecovery time, increase theoutput capacitor size oraddadditional output capacitors.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A30\nTime□(100 s/div) /c10950mV/div200mA/div\nV = 3.0V\nI =□1mA□to□200mA\nC =□2.2 F/c45\n/c109IN\nOUT\nOUTVOUTIOUT\nTime□(10 s/div) /c10920mV/div5V/divV = 20V□to\nI =□200mA\nC =□2.2 F/c45\n/c109/c454.3VIN\nOUT\nOUT\nVOUTVIN\nTime□(10 s/div) /c10920mV/div5V/divV = 4.3V□to\nI =□200mA\nC =□2.2 F/c45\n/c109/c4520VIN\nOUT\nOUT\nVOUTVIN\nTime□(100 s/div) /c1091V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□1nF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTime□(1ms/div)1V/divV = 1.2V\nV = 3V\nI =□1mA\nC =□C =□2.2 F\nC =□10nF/c45\n/c45\n/c109OUT\nOUTIN\nOUT\nIN\nNR/SS\nVENVOUT\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\nTypical Application (continued)\n9.2.3 Application Curves\nFigure 33.Capacitor-Programmable Soft-Start Figure 34.Capacitor-Programmable Soft-Start\nFigure 35.Line Transient Response Figure 36.Line Transient Response\nFigure 37.Load Transient Response\n22 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n9.3 Do\'sandDon’ts\nPlace atleast onelow-ESR, 2.2-μFcapacitor asclose aspossible toboth theINandOUT pins oftheregulator\ntotheGND pin.\nProvide adequate thermal paths away from thedevice.\nDonotplace theinput oroutput capacitor more than 10mmaway from theregulator.\nDonotexceed theabsolute maximum ratings.\nDonotfloat theenable (EN) pin.\nDonotresistively orinductively load theNR/SS pin.\n10Power Supply Recommendations\nThe input supply fortheLDO must bewithin therecommended operating conditions (that is,between –3Vand\n–35V).The input voltage must provide adequate headroom inorder forthedevice tohave aregulated output. If\nthe input supply isnoisy, additional input capacitors with low ESR can help improve the output noise\nperformance.\nThe input andoutput supplies must also bebypassed with atleast a2.2-μFcapacitor located near theinput and\noutput pins. There must benoother components located between these capacitors andthepins.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A30\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n11Layout\n11.1 Layout Guidelines\nLayout isacritical part ofgood power-supply design. There areseveral signal paths thatconduct fast-changing\ncurrents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise ordegrade\nthepower-supply performance. Tohelp eliminate these problems, theINpinmust bebypassed toground with a\nlowESR ceramic bypass capacitor with anX5R orX7R dielectric.\nTheGND pinmust betieddirectly tothePowerPAD under thedevice. ThePowerPAD must beconnected toany\ninternal PCB ground planes using multiple vias directly under thedevice.\nEquivalent series inductance (ESL) and equivalent series resistance (ESR) must beminimized tomaximize\nperformance and ensure stability. Every capacitor (CIN,COUT,CNR/SS ,and CFF)must beplaced asclose as\npossible tothedevice andonthesame side ofthePCB astheregulator itself.\nDonotplace anyofthecapacitors ontheopposite side ofthePCB from where theregulator isinstalled. Theuse\nofvias andlong traces isstrongly discouraged because these circuits cannegatively affect system performance,\nandcaneven cause instability.\n11.1.1 Board Layout Recommendations toImprove PSRR andNoise Performance\nToimprove acperformance (such asPSRR, output noise, and transient response), TIrecommends designing\ntheboard with separate ground planes forVINandVOUT,with each ground plane star-connected only attheGND\npinofthedevice. Inaddition, theground connection forthebypass capacitor must connect directly totheGND\npinofthedevice.\n11.2 Layout Examples\nFigure 38.PCB Layout Example\n24 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\n1\n2\n3\n48\n7\n6\n5OUT\nFB\nNC\nGNDIN\nDNC\nNR/SS\nENCNRInput GND Plane\nOutput GND PlaneVIN Thermal\nPadCOUT\nR2Sense Line VOUT\nR1CIN\nENU1 TPS7A30XXDGN\nPwPdNR/SS\nDNC\nIN4\n3\n2\n1GND\nNC\nFB\nOUT5\nC4\nC3C2R1\nR3J4C1J1\nJ1 Vin\nGND J76\n7\n8\n9\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nFigure 39.PCB Layout Example Schematic\nNOTE: CINandCOUTaresize 1206 capacitors, andCNR,R1,andR2aresize 0402.\nFigure 40.PCB Layout Example\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS7A30\nP =□(V V )□I /c45D IN OUT OUT\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n11.3 Thermal Considerations\nThermal protection disables theoutput when thejunction temperature rises toapproximately 170°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 150°C,theoutput circuitry isenabled.\nDepending onpower dissipation, thermal resistance, andambient temperature, thethermal protection circuit can\ncycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage asaresult of\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature must belimited toamaximum of125°C.Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads and signal conditions. Forgood reliability, thermal protection must\ntrigger atleast 45°Cabove themaximum expected ambient condition ofany particular application. This\nconfiguration produces aworst-case junction temperature of125°Catthehighest expected ambient temperature\nandworst-case load.\nThe internal protection circuitry oftheTPS7A30 isdesigned toprotect against overload conditions. This circuitry\nisnotintended toreplace proper heatsinking. Continuously running theTPS7A30 into thermal shutdown\ndegrades device reliability.\n11.4 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data orJEDEC low- and high-K boards areprovided intheThermal\nInformation table. Using heavier copper increases theeffectiveness inremoving heat from thedevice. The\naddition ofplated through-holes toheat dissipating layers also improves theheatsink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)canbeapproximated by\ntheproduct oftheoutput current times thevoltage drop across theoutput pass element, asshown inEquation 9.\n(9)\n26 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\nPower Dissipation (continued)\nEstimating thejunction temperature canbedone byusing thethermal metricsΨJTandΨJB,asdiscussed inthe\nThermal Information table. These metrics areamore accurate representation oftheheat transfer characteristics\nofthedieandthepackage than RθJA.Thejunction temperature canbeestimated with Equation 10.\nwhere\n•PDisthepower dissipation given byEquation 9,\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB temperature measured 1mmaway from thedevice package onthePCB surface. (10)\nNOTE\nBoth TTand TBcan bemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFor more information about measuring TTand TB,see theapplication note Using New Thermal Metrics\n(SBVA025 ),available fordownload atwww.ti.com .\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS7A30\nTPS7A30\nSBVS125D –AUGUST 2010 –REVISED JUNE 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Development Support\n12.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS7A30.\nThe TPS7A30-49EVM-567 evaluation module (and related user\'sguide )can berequested attheTIwebsite\nthrough theproduct folders orpurchased directly from theTIeStore .\n12.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS7A30 isavailable through theproduct folders under the\nTools &Software tab.\n12.1.2 Device Nomenclature\nTable 3.Ordering Information(1)\nPRODUCT VOUT\nXXisnominal output voltage (01=Adjustable).(2)\nTPS7A30 xxyyyz YYY ispackage designator.\nZispackage quantity.\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orvisitthe\ndevice product folder onwww.ti.com .\n(2) Forfixed –1.2-V operation, tieFBtoOUT.\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Pros andCons ofUsing aFeedforward Capacitor with aLow-Dropout Regulator ,SBVA042 .\n•Using New Thermal Metrics ,SBVA025\n•TPS7A30-49EVM-567 Evaluation Module User\'s Guide ,SLVU405\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n28 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A30\nTPS7A30\nwww.ti.com SBVS125D –AUGUST 2010 –REVISED JUNE 2015\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS7A30\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A3001DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PSZQ\nTPS7A3001DGNT ACTIVE HVSSOP DGN 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PSZQ\nTPS7A3001DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PSZQ\nTPS7A3001DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PSZQ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A3001DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS7A3001DGNT HVSSOP DGN 8250 180.0 12.4 5.33.41.48.012.0 Q1\nTPS7A3001DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS7A3001DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A3001DGNR HVSSOP DGN 82500 356.0 356.0 35.0\nTPS7A3001DGNT HVSSOP DGN 8250 210.0 185.0 35.0\nTPS7A3001DRBR SON DRB 83000 346.0 346.0 33.0\nTPS7A3001DRBT SON DRB 8250 210.0 185.0 35.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.571.281.891.63B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A3001DGNT

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: –3V to –35V
  - Adjustable Output Voltage Range: –1.18V to –33V
- **Current Ratings:**
  - Maximum Output Current: 200mA
- **Power Consumption:**
  - Ground Current: 55μA (typical at no load), 950μA (at 100mA load)
  - Dropout Voltage: 216mV at 100mA, 325-600mV at 200mA
- **Operating Temperature Range:**
  - Junction Temperature: –40°C to 125°C
- **Package Type:**
  - Available in 8-Pin HVSSOP (DGN) and 8-Pin VSON (DRB)
- **Special Features:**
  - Ultralow noise: 15.1μVRMS (10Hz to 100kHz)
  - Power-Supply Ripple Rejection: 72dB (at 120Hz)
  - Built-in current limit and thermal shutdown protection
  - CMOS logic-level-compatible enable pin
  - Capacitor-programmable soft-start function
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, 260°C, 1 year (JEDEC J-STD-020E)

#### Description:
The TPS7A3001 is a high-performance, negative linear voltage regulator designed to provide ultralow noise and high precision for sensitive analog applications. It is capable of sourcing up to 200mA of output current while maintaining a low dropout voltage, making it suitable for applications requiring stable and clean voltage rails.

#### Typical Applications:
- **High-Precision Analog Circuitry:** Ideal for powering operational amplifiers, analog-to-digital converters (ADCs), and digital-to-analog converters (DACs) where clean voltage is critical.
- **Audio Applications:** Provides low noise power supply for audio systems, ensuring minimal distortion and high fidelity.
- **Post DC-DC Converter Regulation:** Effective in filtering out voltage ripple from DC-DC converters, enhancing overall system performance.
- **Industrial Instrumentation:** Suitable for applications in test and measurement equipment where accuracy and reliability are paramount.
- **Base Stations and Telecom Infrastructure:** Used in communication devices requiring stable power supplies.

This component is particularly beneficial in environments where noise sensitivity is crucial, such as in medical devices, high-fidelity audio equipment, and precision measurement systems.