`timescale 1ns / 1ps

module test;
	reg en;
	reg clk;
	wire [15:0] y;
	
	Liushuideng_16 uut (
		.en(en), 
		.clk(clk), 
		.y(y)
	);

	initial begin
		en = 1;
		clk = 0;
	end
	
	always #5 clk = ~clk;
      
endmodule 