Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,492
design__inferred_latch__count,0
design__instance__count,14173
design__instance__area,102396
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,447
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0008645702619105577
power__switching__total,0.0003351327031850815
power__leakage__total,9.350810614705551E-8
power__total,0.0011997964465990663
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.31658584982967514
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3095162824758285
timing__hold__ws__corner:nom_tt_025C_1v80,0.3226107250433792
timing__setup__ws__corner:nom_tt_025C_1v80,58.75146224703151
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322611
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,93.971642
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,276
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,447
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.35800272093466573
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.34687895204713476
timing__hold__ws__corner:nom_ss_100C_1v60,0.8849994321209068
timing__setup__ws__corner:nom_ss_100C_1v60,57.93068944074623
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.884999
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,88.068520
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,447
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29645983729237024
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2917945134774973
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10709111678336407
timing__setup__ws__corner:nom_ff_n40C_1v95,59.09401490962951
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107091
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.961006
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,650
design__max_fanout_violation__count,447
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.29044659166517806
clock__skew__worst_setup,0.28655464923113166
timing__hold__ws,0.10517531587788834
timing__setup__ws,57.864523699320955
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105175
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,87.669403
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 350.0 350.0
design__core__bbox,5.52 10.88 344.08 337.28
design__io,211
design__die__area,122500
design__core__area,110506
design__instance__count__stdcell,14173
design__instance__area__stdcell,102396
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.926608
design__instance__utilization__stdcell,0.926608
design__instance__count__class:buffer,19
design__instance__count__class:inverter,189
design__instance__count__class:sequential_cell,1259
design__instance__count__class:multi_input_combinational_cell,5211
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3081
design__instance__count__class:tap_cell,1586
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,14847329
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,234955
design__violations,0
design__instance__count__class:timing_repair_buffer,1658
design__instance__count__class:clock_buffer,176
design__instance__count__class:clock_inverter,88
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,779
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,3987
antenna_diodes_count,8
route__net,8547
route__net__special,2
route__drc_errors__iter:1,7455
route__wirelength__iter:1,300898
route__drc_errors__iter:2,4255
route__wirelength__iter:2,298111
route__drc_errors__iter:3,3957
route__wirelength__iter:3,297266
route__drc_errors__iter:4,629
route__wirelength__iter:4,296158
route__drc_errors__iter:5,116
route__wirelength__iter:5,296098
route__drc_errors__iter:6,9
route__wirelength__iter:6,296091
route__drc_errors__iter:7,0
route__wirelength__iter:7,296121
route__drc_errors,0
route__wirelength,296121
route__vias,77016
route__vias__singlecut,77016
route__vias__multicut,0
design__disconnected_pin__count,25
design__critical_disconnected_pin__count,0
route__wirelength__max,1140.33
timing__unannotated_net__count__corner:nom_tt_025C_1v80,222
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,222
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,222
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,447
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.30709599621369527
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3012430112846402
timing__hold__ws__corner:min_tt_025C_1v80,0.32032244430260726
timing__setup__ws__corner:min_tt_025C_1v80,58.79364361773288
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320322
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,94.172737
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,222
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,132
design__max_fanout_violation__count__corner:min_ss_100C_1v60,447
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.34197531885328614
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.33164125162550534
timing__hold__ws__corner:min_ss_100C_1v60,0.8727856462369711
timing__setup__ws__corner:min_ss_100C_1v60,58.00504774014652
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.872786
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,88.448524
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,222
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,447
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.29044659166517806
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28655464923113166
timing__hold__ws__corner:min_ff_n40C_1v95,0.10517531587788834
timing__setup__ws__corner:min_ff_n40C_1v95,59.12126067160279
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105175
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,96.148262
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,222
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,447
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3312981927011938
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3231811298939881
timing__hold__ws__corner:max_tt_025C_1v80,0.3263968077090336
timing__setup__ws__corner:max_tt_025C_1v80,58.7147058702711
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326397
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,93.697159
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,222
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,650
design__max_fanout_violation__count__corner:max_ss_100C_1v60,447
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3772826324809744
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3640474413854962
timing__hold__ws__corner:max_ss_100C_1v60,0.8974625741032256
timing__setup__ws__corner:max_ss_100C_1v60,57.864523699320955
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.897463
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,87.669403
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,222
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,447
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3097507615852609
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3058099693367494
timing__hold__ws__corner:max_ff_n40C_1v95,0.11088785759035634
timing__setup__ws__corner:max_ff_n40C_1v95,59.06887590692734
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110888
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.771446
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,222
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,222
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000793033
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000824693
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000186622
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000824693
design_powergrid__voltage__worst,0.0000824693
design_powergrid__voltage__worst__net:vccd1,1.79992
design_powergrid__drop__worst,0.0000824693
design_powergrid__drop__worst__net:vccd1,0.0000793033
design_powergrid__voltage__worst__net:vssd1,0.0000824693
design_powergrid__drop__worst__net:vssd1,0.0000824693
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001940000000000000060442102711721901187047478742897510528564453125
ir__drop__worst,0.00007930000000000000308190972742039548393222503364086151123046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
