#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 22 15:53:47 2018
# Process ID: 11743
# Current directory: /home/juju/mem_test_rw_seperate/ip
# Command line: vivado
# Log file: /home/juju/mem_test_rw_seperate/ip/vivado.log
# Journal file: /home/juju/mem_test_rw_seperate/ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_cells axi_dma_0]
undo
reset_run synth_1
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
undo
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
open_run impl_1
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit}] [get_bd_cells processing_system7_0]
endgroup
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {16} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In3]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins axi_timer_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M02_ACLK]
endgroup
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list CONFIG.enable_timer2 {0}] [get_bd_cells axi_timer_0]
endgroup
validate_bd_design
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
open_run synth_1 -name synth_1
report_power -name {power_1}
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_0
endgroup
launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells system_ila_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
endgroup
startgroup
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
set_property location {6 2037 361} [get_bd_cells axi_dma_1]
set_property location {5 2169 615} [get_bd_cells axi_dma_2]
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 2071 878} [get_bd_cells axi_dma_3]
set_property location {3.5 1497 130} [get_bd_cells mem_hw_0]
copy_bd_objs /  [get_bd_cells {mem_hw_0}]
copy_bd_objs /  [get_bd_cells {mem_hw_0}]
copy_bd_objs /  [get_bd_cells {mem_hw_0}]
set_property location {4 1519 366} [get_bd_cells mem_hw_1]
set_property location {4 1463 936} [get_bd_cells mem_hw_3]
set_property location {4 1489 624} [get_bd_cells mem_hw_2]
connect_bd_intf_net [get_bd_intf_pins mem_hw_2/out_r] [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins mem_hw_3/out_r] [get_bd_intf_pins axi_dma_3/S_AXIS_S2MM]
set_property location {4 1497 900} [get_bd_cells mem_hw_3]
connect_bd_intf_net [get_bd_intf_pins mem_hw_1/out_r] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
copy_bd_objs /  [get_bd_cells {axi_interconnect_1}]
set_property location {2 471 566} [get_bd_cells axi_interconnect_2]
set_property location {3 945 380} [get_bd_cells axi_timer_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_1/in_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_2/in_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_3/in_r]
set_property location {6 2511 1200} [get_bd_cells xlconcat_0]
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {6 2478 611} [get_bd_cells axi_interconnect_3]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_3}]
set_property location {6 2520 890} [get_bd_cells axi_interconnect_4]
endgroup
set_property location {6 2522 488} [get_bd_cells axi_interconnect_3]
set_property location {6 2510 769} [get_bd_cells axi_interconnect_4]
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_4}]
set_property location {6 2491 1007} [get_bd_cells axi_interconnect_5]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_4/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_5/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_4/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_4/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_5/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_5/S01_AXI]
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_2}]
set_property location {2 583 960} [get_bd_cells axi_interconnect_6]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_6}]
set_property location {2 559 1404} [get_bd_cells axi_interconnect_7]
endgroup
set_property location {3 967 1714} [get_bd_cells axi_timer_0]
connect_bd_intf_net [get_bd_intf_pins mem_hw_1/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_2/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_2/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_6/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins mem_hw_2/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_6/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_7/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins mem_hw_3/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_7/M00_AXI]
regenerate_bd_layout
regenerate_bd_layout
set_property location {5 1823 -131} [get_bd_cells axi_interconnect_0]
set_property location {4 1286 -150} [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_1/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_1/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_1/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_2/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_2/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_2/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_3/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_3/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_dma_3/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_2/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_2/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_3/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_4/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_5/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_6/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_6/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_7/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_7/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets mem_hw_0_out_r] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
set_property location {3 938 -101} [get_bd_cells mem_hw_0]
set_property location {2 651 -100} [get_bd_cells axi_interconnect_1]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_PORTS {13}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_nets axi_timer_0_interrupt]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In12]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins mem_hw_1/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In4] [get_bd_pins axi_dma_1/mm2s_introut]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_dma_1/s2mm_introut]
connect_bd_net [get_bd_pins xlconcat_0/In6] [get_bd_pins mem_hw_2/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In7] [get_bd_pins axi_dma_2/mm2s_introut]
connect_bd_net [get_bd_pins xlconcat_0/In8] [get_bd_pins axi_dma_2/s2mm_introut]
connect_bd_net [get_bd_pins xlconcat_0/In9] [get_bd_pins mem_hw_3/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In10] [get_bd_pins axi_dma_3/mm2s_introut]
connect_bd_net [get_bd_pins xlconcat_0/In11] [get_bd_pins axi_dma_3/s2mm_introut]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets mem_hw_0_out_r] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_6]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_7]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_2]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_2]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells axi_interconnect_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_7_M00_AXI] [get_bd_intf_nets axi_interconnect_7_M01_AXI] [get_bd_cells axi_interconnect_7]
delete_bd_objs [get_bd_intf_nets axi_interconnect_6_M00_AXI] [get_bd_intf_nets axi_interconnect_6_M01_AXI] [get_bd_cells axi_interconnect_6]
delete_bd_objs [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets axi_interconnect_2_M01_AXI] [get_bd_cells axi_interconnect_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins mem_hw_1/s_axi_CONTROL_BUS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M03_AXI]
connect_bd_intf_net [get_bd_intf_pins mem_hw_2/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M04_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M05_AXI]
connect_bd_intf_net [get_bd_intf_pins mem_hw_3/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M06_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M07_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_timer_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M08_AXI]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M08_ACLK]
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
report_ip_status -name ip_status 
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_0_3 design_1_mem_hw_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_0_3 design_1_mem_hw_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_2]
set_property -dict [list CONFIG.c_include_mm2s {1} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {16} CONFIG.c_include_s2mm {1} CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_3]
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_3]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_1]
endgroup
startgroup
endgroup
startgroup
endgroup
assign_bd_address
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells system_ila_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_0_M00_AXI }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_3_M00_AXI }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_4_M00_AXI }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_5_M00_AXI }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_interconnect_5_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets mem_hw_0_out_r] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_3_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_4_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_5_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { mem_hw_0_out_r } ]
disconnect_bd_intf_net [get_bd_intf_net mem_hw_0_out_r] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_0_3 design_1_mem_hw_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_0_3 design_1_mem_hw_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property location {3 1042 1184} [get_bd_cells axi_timer_0]
regenerate_bd_layout
save_bd_design
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
