// Seed: 3948923761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wor  id_6 = ~id_4 - id_3;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1 : 1] = id_1 ? 1 : 1;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_9
  );
  wand id_10 = 1;
endmodule
