// BHTå­˜æ”¾ç?æ‰?æœ‰PCå€¼å¯¹åº”çš„ä¸¤ä½é¥±å’Œè®¡æ•°å™¨çš„å€?
// BHTå¤§å°ä¸?512Bï¼? ä»PCä¸­å–11ä½æ¥å¯»å€
// åœ¨æµæ°´çº¿çš„æ‰§è¡Œé˜¶æ®µï¼Œå½“åˆ†æ”¯æŒ‡ä»¤çš„æ–¹å‘è¢«å®é™…è®¡ç®—å‡ºæ¥æ—¶ï¼Œæ›´æ–°BHT


module branch_predictor(
    input clk,
    input resetn,
    input [7:0] index,
    input [7:0] EX_index,
    input EX_taken,
    input EX_valid,
    input[1:0] EX_JType,

    output branch
);

    /* counter:
        00:     strongly not taken
        01:     weakly not taken
        10:     weakly taken
        11:     strongly taken
    */

    reg [1:0] counter[255:0];
    reg [1:0] counter_next;
    parameter SNT = 2'b00, WNT = 2'b01, WT = 2'b10, ST = 2'b11;

    integer k;
    always @(posedge clk) begin
        if (!resetn) begin
            for (k = 0; k < 256; k = k + 1)
                counter[k] <= SNT;
        end
        else if (EX_valid)
            counter[EX_index] <= counter_next;
    end

    always @(*) begin
        if (|EX_JType)
            counter_next = ST;
        else begin
            case (counter[EX_index])
                SNT: 
                if (EX_taken)
                    counter_next = WNT;
                else
                    counter_next = SNT;
                WNT:
                if (EX_taken)
                    counter_next = WT;
                else
                    counter_next = SNT;
                WT:
                if (EX_taken)
                    counter_next = ST;
                else
                    counter_next = WNT;
                default: 
                if (EX_taken)
                    counter_next = ST;
                else
                    counter_next = WT;
            endcase
        end
    end

    assign branch = counter[index][1];

endmodule


//1è·¯ç›´æ¥æ˜ å°„cache
module branch_target_predictor (
    input clk,
    input resetn,
    input [31:0] PF_PC,
    input [4:0] index,
    input [24:0] tag,
    input [4:0] EX_index,
    input [24:0] EX_tag,
    input [1:0] EX_BrType,                                  //BrTypeä¸?11æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºcallæŒ‡ä»¤ï¼ˆJALï¼?
    input [31:0] EX_address,                                //BrTypeä¸?10æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºå…¶ä»–ç›´æ¥è·³è½¬æˆ–é—´æ¥è·³è½¬æŒ‡ä»¤
    input EX_taken,

                                                            //BrTypeä¸?01æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºreturnæŒ‡ä»¤(JR 31)
    output reg [31:0] target_address                        
                                                            
                                                            //BrTypeä¸?00æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸æ˜¯åˆ†æ”¯æŒ‡ä»¤
);

    reg validBuffer[31:0];
    reg [24:0] tagBuffer[31:0];
    reg [31:0] addressBuffer[31:0];
    reg [1:0] BrTypeBuffer[31:0];
    reg [31:0] RAS[15:0];                                     //return address stack;
    reg [3:0] stackPointer;
    reg BTBWr;
    reg RASWr;

    reg validBuffer_temp;
    reg [24:0] tagBuffer_temp;
    reg [31:0] addressBuffer_temp;
    reg [1:0] BrTypeBuffer_temp;
    reg [31:0] RAS_temp;                        
    reg [3:0] stackPointer_temp;

    wire valid;
    wire [1:0] BrType;
    wire [31:0] EX_PC_add_8;
    wire [3:0] stackPointer_sub1 = stackPointer - 1;

    //read from BTB
    assign valid = validBuffer[index];
    assign hit = valid && (tagBuffer[index] == tag);
    assign BrType = BrTypeBuffer[index];
    assign EX_PC_add_8 = {EX_tag, EX_index, 2'b00} + 8;

    always @(*) begin
        case (BrType)
            2'b11, 2'b10:   if (hit)
                                target_address = addressBuffer[index];
                            else
                                target_address =  PF_PC + 4;
            2'b01:  if (hit)
                        target_address = RAS[stackPointer_sub1];
                    else
                        target_address = PF_PC + 4;
            default: target_address = PF_PC + 4;
        endcase
    end

    //write to BTB_temp and RAS_temp
    //åªæœ‰EXçº§çš„æŒ‡ä»¤ä¸ºç›´æ¥è·³è½¬æŒ‡ä»¤æˆ–JRï¼ˆreturnæŒ‡ä»¤ï¼‰æ—¶æ‰æ›´æ–°BTB
    //EXçº§æŒ‡ä»¤ä¸ºcallæ—¶ï¼Œå°†è¯¥æŒ‡ä»¤çš„PCå€?+8å­˜åˆ°RASï¼Œä¸”å°†æ ˆæŒ‡é’ˆ+1
    //EXçº§æŒ‡ä»¤ä¸ºreturnæ—¶ï¼Œå°†æ ˆæŒ‡é’ˆ-1
    //æ ˆæ»¡æ—¶ï¼Œæœ?å…ˆè¿›æ ˆçš„æŒ‡ä»¤ç¦»å¼€
    always @(*) begin
        if (EX_taken) begin
            case (EX_BrType)
                2'b11:  begin
                    BTBWr = 1'b1;
                    RASWr = 1'b1;
                    validBuffer_temp = 1'b1;
                    tagBuffer_temp = EX_tag;
                    addressBuffer_temp = EX_address;
                    BrTypeBuffer_temp = EX_BrType;
                    RAS_temp = EX_PC_add_8;
                    stackPointer_temp = stackPointer + 1;
                end
                2'b10:  begin
                    BTBWr = 1'b1;
                    RASWr = 1'b0;
                    validBuffer_temp = 1'b1;
                    tagBuffer_temp = EX_tag;
                    addressBuffer_temp = EX_address;
                    BrTypeBuffer_temp = EX_BrType;
                    RAS_temp = EX_PC_add_8;
                    stackPointer_temp = stackPointer;
                end
                2'b01: begin
                    BTBWr = 1'b1;
                    RASWr = 1'b1;
                    validBuffer_temp = 1'b1;
                    tagBuffer_temp = EX_tag;
                    addressBuffer_temp = 32'd0;
                    BrTypeBuffer_temp = EX_BrType;
                    RAS_temp = 32'd0;
                    stackPointer_temp = stackPointer - 1;
                end
                default: begin
                    BTBWr = 1'b0;
                    RASWr = 1'b0;
                    validBuffer_temp = 1'b0;
                    tagBuffer_temp = 25'd0;
                    addressBuffer_temp = 32'd0;
                    BrTypeBuffer_temp = 2'b00;
                    RAS_temp = 32'd0;
                    stackPointer_temp = 4'd0;
                end
            endcase
        end
        else begin
            BTBWr = 1'b0;
            RASWr = 1'b0;
            validBuffer_temp = 1'b0;
            tagBuffer_temp = 25'd0;
            addressBuffer_temp = 32'd0;
            BrTypeBuffer_temp = 2'b00;
            RAS_temp = 32'd0;
            stackPointer_temp = 4'd0;
        end

    end
    
    //write to BTB
    integer k;
    always @(posedge clk) begin
        if (!resetn)
            for (k = 0; k < 32; k = k + 1) begin
                validBuffer[k] <= 1'b0;
                tagBuffer[k] <= 25'd0;
                addressBuffer[k] <= 32'd0;
                BrTypeBuffer[k] <= 2'b00;
            end
        else if (BTBWr) begin
            validBuffer[EX_index] <= validBuffer_temp;
            tagBuffer[EX_index] <= tagBuffer_temp;
            addressBuffer[EX_index] <= addressBuffer_temp;
            BrTypeBuffer[EX_index] <= BrTypeBuffer_temp;
        end
    end

    //write to RAS
    integer i;
    always @(posedge clk) begin
        if (!resetn) begin
            for (i = 0; i < 16; i = i + 1)
                RAS[i] <= 32'd0;
            stackPointer <= 4'd0;
        end
        else if (RASWr) begin
            RAS[stackPointer] <= RAS_temp;
            stackPointer <= stackPointer_temp;
        end
    end


endmodule

/*
module branch_target_predictor (
    input clk,
    input resetn,
    input [31:0] PF_PC,
    input [4:0] index,
    input [24:0] tag,
    input [4:0] EX_index,
    input [24:0] EX_tag,
    input [1:0] EX_BrType,                                  //BrTypeä¸?11æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºcallæŒ‡ä»¤ï¼ˆJALï¼?
    input [31:0] EX_address,                                //BrTypeä¸?10æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºå…¶ä»–ç›´æ¥è·³è½¬æˆ–é—´æ¥è·³è½¬æŒ‡ä»¤
    input EX_taken,

                                                            //BrTypeä¸?01æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸ºreturnæŒ‡ä»¤(JR 31)
    output reg [31:0] target_address                        
                                                            
                                                            //BrTypeä¸?00æ—¶è¡¨ç¤ºè¯¥æŒ‡ä»¤ä¸æ˜¯åˆ†æ”¯æŒ‡ä»¤
);

    reg validBuffer[31:0];
    reg [24:0] tagBuffer[31:0];
    reg [31:0] addressBuffer[31:0];
    reg [1:0] BrTypeBuffer[31:0];
    reg BTBWr;

    reg validBuffer_temp;
    reg [24:0] tagBuffer_temp;
    reg [31:0] addressBuffer_temp;
    reg [1:0] BrTypeBuffer_temp;

    wire valid;
    wire [1:0] BrType;

    //read from BTB
    assign valid = validBuffer[index];
    assign hit = valid && (tagBuffer[index] == tag);
    assign BrType = BrTypeBuffer[index];

    always @(*) begin
        case (BrType)
            2'b11, 2'b10, 2'b01:   if (hit)
                                target_address = addressBuffer[index];
                            else
                                target_address =  PF_PC + 4;
            default: target_address = PF_PC + 4;
        endcase
    end

    //write to BTB_temp and RAS_temp
    //åªæœ‰EXçº§çš„æŒ‡ä»¤ä¸ºç›´æ¥è·³è½¬æŒ‡ä»¤æˆ–JRï¼ˆreturnæŒ‡ä»¤ï¼‰æ—¶æ‰æ›´æ–°BTB
    //EXçº§æŒ‡ä»¤ä¸ºcallæ—¶ï¼Œå°†è¯¥æŒ‡ä»¤çš„PCå€?+8å­˜åˆ°RASï¼Œä¸”å°†æ ˆæŒ‡é’ˆ+1
    //EXçº§æŒ‡ä»¤ä¸ºreturnæ—¶ï¼Œå°†æ ˆæŒ‡é’ˆ-1
    //æ ˆæ»¡æ—¶ï¼Œæœ?å…ˆè¿›æ ˆçš„æŒ‡ä»¤ç¦»å¼€
    always @(*) begin
        if (EX_taken) begin
            case (EX_BrType)
                2'b11, 2'b10, 2'b01:  begin
                    BTBWr = 1'b1;
                    validBuffer_temp = 1'b1;
                    tagBuffer_temp = EX_tag;
                    addressBuffer_temp = EX_address;
                    BrTypeBuffer_temp = EX_BrType;
                end
                default: begin
                    BTBWr = 1'b0;
                    validBuffer_temp = 1'b0;
                    tagBuffer_temp = 25'd0;
                    addressBuffer_temp = 32'd0;
                    BrTypeBuffer_temp = 2'b00;
                end
            endcase
        end
        else begin
            BTBWr = 1'b0;
            validBuffer_temp = 1'b0;
            tagBuffer_temp = 25'd0;
            addressBuffer_temp = 32'd0;
            BrTypeBuffer_temp = 2'b00;
        end

    end
    
    //write to BTB
    integer k;
    always @(posedge clk) begin
        if (!resetn)
            for (k = 0; k < 32; k = k + 1) begin
                validBuffer[k] <= 1'b0;
                tagBuffer[k] <= 25'd0;
                addressBuffer[k] <= 32'd0;
                BrTypeBuffer[k] <= 2'b00;
            end
        else if (BTBWr) begin
            validBuffer[EX_index] <= validBuffer_temp;
            tagBuffer[EX_index] <= tagBuffer_temp;
            addressBuffer[EX_index] <= addressBuffer_temp;
            BrTypeBuffer[EX_index] <= BrTypeBuffer_temp;
        end
    end

endmodule
*/