{
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "PL_TARGET_DENSITY": 0.48,
    "DESIGN_NAME": "user_project_wrapper",
    "BASE_SDC_FILE": "designs/user_project_wrapper/user_project_wrapper.sdc",
    "EXTRA_GDS_FILES": "ref::$DESIGN_DIR/best/fpga_struct_block/results/final/gds/fpga_struct_block.gds ref::$DESIGN_DIR/best/efuse_ctrl/results/final/gds/efuse_ctrl.gds",
    "PRIMARY_SIGNOFF_TOOL": "klayout",
    "FP_PDN_CORE_RING_HOFFSET": 16,
    "FP_IO_VLENGTH": 2.4,
    "FP_PDN_HOFFSET": 3,
    "VERILOG_FILES_BLACKBOX": "ref::$DESIGN_DIR/macros.v",
    "FP_DEF_TEMPLATE": "ref::$CARAVEL_UPRJ_ROOT/openlane/user_project_wrapper/fixed_dont_change/user_project_wrapper.def",
    "FP_PDN_VSPACING": 10,
    "GRT_ADJUSTMENT": 0.0,
    "FP_PDN_HORIZONTAL_HALO": 1,
    "FP_PDN_CORE_RING": 1,
    "RUN_IRDROP_REPORT": 0,
    "SYNTH_FIXED_NETLIST": "ref::$DESIGN_DIR/designs/user_project_wrapper.v",
    "FP_PDN_HPITCH_MULT": 1,
    "SYNTH_STRATEGY": "AREA 0",
    "MACRO_PLACEMENT_CFG": "designs/user_project_wrapper/macro.cfg",
    "CORE_AREA": "12 12 2968.2 2968.2",
    "FP_IO_VEXTEND": 4.8,
    "FP_IO_HLENGTH": 2.4,
    "FP_IO_VTHICKNESS_MULT": 4,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NETS_EVAL": "{get_full_name [get_nets -of_objects ariel_fpga_top_inst.config_block_clk_buf.tech_clkbuf/Z]} {get_full_name [get_nets -of_objects ariel_fpga_top_inst.config_vrnode_clk_buf.tech_clkbuf/Z]} {get_full_name [get_nets -of_objects ariel_fpga_top_inst.config_hrnode_clk_buf.tech_clkbuf/Z]} ",
    "EXTRA_LEFS": "ref::$DESIGN_DIR/best/fpga_struct_block/results/final/lef/fpga_struct_block.lef ref::$DESIGN_DIR/best/efuse_ctrl/results/final/lef/efuse_ctrl.lef",
    "CLOCK_PERIOD": 100,
    "SYNTH_DRIVING_CELL": "gf180mcu_fd_sc_mcu7t5v0__buf_1",
    "STA_WRITE_LIB": 0,
    "RUN_CVC": 0,
    "FP_SIZING": "absolute",
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "DIE_AREA": "0 0 2980.2 2980.2",
    "ROUTING_CORES": 24,
    "GRT_ALLOW_CONGESTION": 1,
    "FP_PDN_VWIDTH": 3.1,
    "FP_IO_HEXTEND": 4.8,
    "RUN_KLAYOUT_XOR": 0,
    "PL_RESIZER_ALLOW_SETUP_VIOS": 1,
    "DESIGN_IS_CORE": 1,
    "FP_PDN_CFG": "ref::$DESIGN_DIR/pdn_cfg.tcl",
    "FP_PDN_HWIDTH": 3.1,
    "PIN_UNIT": 2.4,
    "PL_MAX_DISPLACEMENT_X": 3000,
    "PL_TIME_DRIVEN": 1,
    "FP_PDN_AUTO_ADJUST": 0,
    "PL_MAX_DISPLACEMENT_Y": 1000,
    "FP_IO_HTHICKNESS_MULT": 4,
    "CLOCK_NET": "wb_clk_i",
    "FP_PDN_HSPACING": 41.9,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_PDN_CORE_RING_VOFFSET": 14,
    "FP_PDN_VERTICAL_HALO": 1,
    "FP_PDN_VPITCH": 110,
    "SYNTH_DRIVING_CELL_PIN": "Z",
    "FP_TAP_HORIZONTAL_HALO": 5,
    "FP_PDN_IRDROP": 0,
    "FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
    "VERILOG_FILES": "designs/user_project_wrapper/ariel_fpga_top_fromvhdl.v designs/user_project_wrapper/fpga_tech.v designs/user_project_wrapper/user_project_wrapper.v",
    "EXTRA_LIBS": "ref::$DESIGN_DIR/best/fpga_struct_block/results/final/lib/fpga_struct_block.lib ref::$DESIGN_DIR/best/efuse_ctrl/results/final/lib/efuse_ctrl.lib",
    "FP_PIN_ORDER_CFG": "designs/user_project_wrapper/pin.cfg"
}