#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 27 17:17:05 2024
# Process ID: 13452
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_test/mig_test.runs/mig_16b_synth_1
# Command line: vivado.exe -log mig_16b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mig_16b.tcl
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_test/mig_test.runs/mig_16b_synth_1/mig_16b.vds
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_test/mig_test.runs/mig_16b_synth_1\vivado.jou
#-----------------------------------------------------------
source mig_16b.tcl -notrace
