<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3696" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3696{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3696{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3696{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3696{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t5_3696{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3696{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3696{left:69px;bottom:1004px;letter-spacing:-0.09px;}
#t8_3696{left:155px;bottom:1004px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t9_3696{left:69px;bottom:980px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ta_3696{left:69px;bottom:963px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3696{left:69px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_3696{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#td_3696{left:69px;bottom:913px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#te_3696{left:69px;bottom:896px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3696{left:474px;bottom:903px;}
#tg_3696{left:489px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_3696{left:69px;bottom:879px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#ti_3696{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tj_3696{left:69px;bottom:838px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3696{left:69px;bottom:821px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tl_3696{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#tm_3696{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3696{left:69px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#to_3696{left:69px;bottom:754px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_3696{left:69px;bottom:737px;letter-spacing:-0.14px;word-spacing:-1.47px;}
#tq_3696{left:69px;bottom:720px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3696{left:440px;bottom:680px;letter-spacing:-0.13px;}
#ts_3696{left:122px;bottom:659px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tt_3696{left:122px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3696{left:69px;bottom:592px;letter-spacing:-0.09px;}
#tv_3696{left:155px;bottom:592px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_3696{left:69px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tx_3696{left:69px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3696{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_3696{left:69px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t10_3696{left:69px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t11_3696{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3696{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3696{left:69px;bottom:410px;letter-spacing:-0.09px;}
#t14_3696{left:155px;bottom:410px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t15_3696{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3696{left:69px;bottom:369px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t17_3696{left:69px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3696{left:69px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3696{left:69px;bottom:309px;}
#t1a_3696{left:95px;bottom:312px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1b_3696{left:95px;bottom:288px;}
#t1c_3696{left:121px;bottom:288px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_3696{left:69px;bottom:262px;}
#t1e_3696{left:95px;bottom:265px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1f_3696{left:95px;bottom:240px;}
#t1g_3696{left:121px;bottom:240px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1h_3696{left:95px;bottom:216px;}
#t1i_3696{left:121px;bottom:216px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1j_3696{left:69px;bottom:157px;letter-spacing:0.14px;}
#t1k_3696{left:151px;bottom:157px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1l_3696{left:69px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3696{left:69px;bottom:117px;letter-spacing:-0.17px;word-spacing:-0.41px;}

.s1_3696{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3696{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3696{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3696{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3696{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3696{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3696{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3696" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3696Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3696" style="-webkit-user-select: none;"><object width="935" height="1210" data="3696/3696.svg" type="image/svg+xml" id="pdf3696" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3696" class="t s1_3696">18-64 </span><span id="t2_3696" class="t s1_3696">Vol. 3B </span>
<span id="t3_3696" class="t s2_3696">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3696" class="t s3_3696">This is aligned with the industry standard practice of minimizing unnecessary thread migrations across processor </span>
<span id="t5_3696" class="t s3_3696">cores in order to avoid excessive time spent warming up processor caches after a migration. In general, for best </span>
<span id="t6_3696" class="t s3_3696">performance, minimize thread migration and COS migration across processor logical threads and processor cores. </span>
<span id="t7_3696" class="t s4_3696">18.19.6.4 </span><span id="t8_3696" class="t s4_3696">Cache Allocation Technology Operation With Power Saving Features </span>
<span id="t9_3696" class="t s3_3696">Note that the Cache Allocation Technology feature cannot be used to enforce cache coherency, and that some </span>
<span id="ta_3696" class="t s3_3696">advanced power management features such as C-states which may shrink or power off various caches within the </span>
<span id="tb_3696" class="t s3_3696">system may interfere with CAT hints - in such cases the CAT bitmasks are ignored and the other features take </span>
<span id="tc_3696" class="t s3_3696">precedence. If the highest possible level of CAT differentiation or determinism is required, disable any power- </span>
<span id="td_3696" class="t s3_3696">saving features which shrink the caches or power off caches. The details of the power management interfaces are </span>
<span id="te_3696" class="t s3_3696">typically implementation-specific, but can be found at Intel </span>
<span id="tf_3696" class="t s5_3696">® </span>
<span id="tg_3696" class="t s3_3696">64 and IA-32 Architectures Software Developer’s </span>
<span id="th_3696" class="t s3_3696">Manual, Volume 3C. </span>
<span id="ti_3696" class="t s3_3696">If software requires differentiation between threads but not absolute determinism then in many cases it is possible </span>
<span id="tj_3696" class="t s3_3696">to leave power-saving cache shrink features enabled, which can provide substantial power savings and increase </span>
<span id="tk_3696" class="t s3_3696">battery life in mobile platforms. In such cases when the caches are powered off (e.g., package C-states) the entire </span>
<span id="tl_3696" class="t s3_3696">cache of a portion thereof may be powered off. Upon resuming an active state any new incoming data to the cache </span>
<span id="tm_3696" class="t s3_3696">will be filled subject to the cache capacity bitmasks. Any data in the cache prior to the cache shrink or power off </span>
<span id="tn_3696" class="t s3_3696">may have been flushed to memory during the process of entering the idle state, however, and is not guaranteed to </span>
<span id="to_3696" class="t s3_3696">remain in the cache. If differentiation between threads is the goal of system software then this model allows </span>
<span id="tp_3696" class="t s3_3696">substantial power savings while continuing to deliver performance differentiation. If system software needs optimal </span>
<span id="tq_3696" class="t s3_3696">determinism then power saving modes which flush portions of the caches and power them off should be disabled. </span>
<span id="tr_3696" class="t s4_3696">NOTE </span>
<span id="ts_3696" class="t s3_3696">IA32_PQR_ASSOC is saved and restored across C6 entry/exit. Similarly, the mask register contents </span>
<span id="tt_3696" class="t s3_3696">are saved across package C-state entry/exit and are not lost. </span>
<span id="tu_3696" class="t s4_3696">18.19.6.5 </span><span id="tv_3696" class="t s4_3696">Cache Allocation Technology Operation with Other Operating Modes </span>
<span id="tw_3696" class="t s3_3696">The states in IA32_PQR_ASSOC and mask registers are unmodified across an SMI delivery. Thus, the execution of </span>
<span id="tx_3696" class="t s3_3696">SMM handler code can interact with the Cache Allocation Technology resource and manifest some degree of non- </span>
<span id="ty_3696" class="t s3_3696">determinism to the non-SMM software stack. An SMM handler may also perform certain system-level or power </span>
<span id="tz_3696" class="t s3_3696">management practices that affect CAT operation. </span>
<span id="t10_3696" class="t s3_3696">It is possible for an SMM handler to minimize the impact on data determinism in the cache by reserving a COS with </span>
<span id="t11_3696" class="t s3_3696">a dedicated partition in the cache. Such an SMM handler can switch to the dedicated COS immediately upon </span>
<span id="t12_3696" class="t s3_3696">entering SMM, and switching back to the previously running COS upon exit. </span>
<span id="t13_3696" class="t s4_3696">18.19.6.6 </span><span id="t14_3696" class="t s4_3696">Associating Threads with CAT/CDP Classes of Service </span>
<span id="t15_3696" class="t s3_3696">Threads are associated with Classes of Service (CLOS) via the per-logical-processor IA32_PQR_ASSOC MSR. The </span>
<span id="t16_3696" class="t s3_3696">same COS concept applies to both CAT and CDP (for instance, COS[5] means the same thing whether CAT or CDP </span>
<span id="t17_3696" class="t s3_3696">is in use, and the COS has associated resource usage constraint attributes including cache capacity masks). The </span>
<span id="t18_3696" class="t s3_3696">mapping of COS to mask MSRs does change when CDP is enabled, according to the following guidelines: </span>
<span id="t19_3696" class="t s6_3696">• </span><span id="t1a_3696" class="t s3_3696">In CAT-only Mode - one set of bitmasks in one mask MSR control both code and data. </span>
<span id="t1b_3696" class="t s3_3696">— </span><span id="t1c_3696" class="t s3_3696">Each COS number map 1:1 with a capacity mask on the applicable resource (e.g., L3 cache). </span>
<span id="t1d_3696" class="t s6_3696">• </span><span id="t1e_3696" class="t s3_3696">When CDP is enabled, </span>
<span id="t1f_3696" class="t s3_3696">— </span><span id="t1g_3696" class="t s3_3696">Two mask sets exist for each COS number, one for code, one for data. </span>
<span id="t1h_3696" class="t s3_3696">— </span><span id="t1i_3696" class="t s3_3696">Masks for code/data are interleaved in the MSR address space (see Table 18-19). </span>
<span id="t1j_3696" class="t s7_3696">18.19.7 </span><span id="t1k_3696" class="t s7_3696">Introduction to Memory Bandwidth Allocation </span>
<span id="t1l_3696" class="t s3_3696">The Memory Bandwidth Allocation (MBA) feature provides indirect and approximate control over memory band- </span>
<span id="t1m_3696" class="t s3_3696">width available per-core, and was introduced on the Intel Xeon Scalable Processor Family. This feature provides a </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
