Analysis & Synthesis report for vidordemo
Mon May  8 18:53:07 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: SYSTEM_PLL:PLL_inst|altpll:altpll_component
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "SYSTEM_PLL:PLL_inst"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May  8 18:53:07 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; vidordemo                                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 43                                          ;
;     Total combinational functions  ; 43                                          ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 131                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL016YU256C8G    ;                    ;
; Top-level entity name                                            ; top                ; vidordemo          ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; ip/SYSTEM_PLL/SYSTEM_PLL.v       ; yes             ; User Wizard-Generated File   ; /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v                      ;         ;
; user.v                           ; yes             ; User Verilog HDL File        ; /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/SYSTEM_PLL_altpll.v           ; yes             ; Auto-Generated Megafunction  ; /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 43       ;
;                                             ;          ;
; Total combinational functions               ; 43       ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 12       ;
;     -- 3 input functions                    ; 2        ;
;     -- <=2 input functions                  ; 29       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 16       ;
;     -- arithmetic mode                      ; 27       ;
;                                             ;          ;
; Total registers                             ; 32       ;
;     -- Dedicated logic registers            ; 32       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 131      ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; wOSC_CLK ;
; Maximum fan-out                             ; 28       ;
; Total fan-out                               ; 396      ;
; Average fan-out                             ; 0.93     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-------------------+--------------+
; |top                                        ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 131  ; 0            ; |top                                                                              ; top               ; work         ;
;    |SYSTEM_PLL:PLL_inst|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SYSTEM_PLL:PLL_inst                                                          ; SYSTEM_PLL        ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SYSTEM_PLL:PLL_inst|altpll:altpll_component                                  ; altpll            ; work         ;
;          |SYSTEM_PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated ; SYSTEM_PLL_altpll ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top|SYSTEM_PLL:PLL_inst ; ip/SYSTEM_PLL/SYSTEM_PLL.v ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; rRESETCNT[5]                          ; Stuck at VCC due to stuck port data_in      ;
; rRESETCNT[0..4]                       ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 6 ;                                             ;
+---------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+---------------+---------------------------+--------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                 ;
+---------------+---------------------------+--------------------------------------------------------+
; rRESETCNT[5]  ; Stuck at VCC              ; rRESETCNT[1], rRESETCNT[2], rRESETCNT[3], rRESETCNT[4] ;
;               ; due to stuck port data_in ;                                                        ;
+---------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; active_bit[0]                          ; 9       ;
; active_bit[2]                          ; 6       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SYSTEM_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SYSTEM_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20833                        ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 5                            ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 25                           ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 25                           ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 5                            ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 4                            ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 12                           ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 12                           ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                            ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                            ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 5000                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; SYSTEM_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone 10 LP                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; SYSTEM_PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SYSTEM_PLL:PLL_inst"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 131                         ;
; cycloneiii_ff         ; 32                          ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 87                          ;
; cycloneiii_lcell_comb ; 44                          ;
;     arith             ; 27                          ;
;         2 data inputs ; 27                          ;
;     normal            ; 17                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 12                          ;
; cycloneiii_oscillator ; 1                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon May  8 18:53:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vidordemo -c vidordemo
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/SYSTEM_PLL/SYSTEM_PLL.v
    Info (12023): Found entity 1: SYSTEM_PLL File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at top.v(157): created implicit net for "wFLASH_CLK" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 157
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(136): object "wVID_CLK" assigned a value but never read File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at top.v(136): object "wVID_CLKx5" assigned a value but never read File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 136
Warning (10230): Verilog HDL assignment warning at user.v(135): truncated value with size 32 to match size of target (1) File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v Line: 135
Warning (10230): Verilog HDL assignment warning at user.v(141): truncated value with size 32 to match size of target (4) File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v Line: 141
Warning (10230): Verilog HDL assignment warning at user.v(153): truncated value with size 32 to match size of target (28) File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v Line: 153
Warning (10230): Verilog HDL assignment warning at top.v(171): truncated value with size 32 to match size of target (6) File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 171
Warning (10034): Output port "oSDRAM_ADDR" at top.v(31) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
Warning (10034): Output port "oSDRAM_BA" at top.v(32) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 32
Warning (10034): Output port "oSDRAM_DQM" at top.v(37) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 37
Warning (10034): Output port "oHDMI_TX" at top.v(97) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 97
Warning (10034): Output port "oSAM_INT" at top.v(27) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 27
Warning (10034): Output port "oSDRAM_CASn" at top.v(33) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 33
Warning (10034): Output port "oSDRAM_CKE" at top.v(34) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 34
Warning (10034): Output port "oSDRAM_CSn" at top.v(35) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 35
Warning (10034): Output port "oSDRAM_RASn" at top.v(38) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 38
Warning (10034): Output port "oSDRAM_WEn" at top.v(39) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 39
Warning (10034): Output port "oHDMI_CLK" at top.v(98) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 98
Warning (10034): Output port "oFLASH_SCK" at top.v(113) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 113
Warning (10034): Output port "oFLASH_CS" at top.v(114) has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 114
Info (12128): Elaborating entity "SYSTEM_PLL" for hierarchy "SYSTEM_PLL:PLL_inst" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 159
Info (12128): Elaborating entity "altpll" for hierarchy "SYSTEM_PLL:PLL_inst|altpll:altpll_component" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 119
Info (12130): Elaborated megafunction instantiation "SYSTEM_PLL:PLL_inst|altpll:altpll_component" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 119
Info (12133): Instantiated megafunction "SYSTEM_PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 119
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "12"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "25"
    Info (12134): Parameter "clk3_phase_shift" = "5000"
    Info (12134): Parameter "clk4_divide_by" = "4"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SYSTEM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/SYSTEM_PLL_altpll.v
    Info (12023): Found entity 1: SYSTEM_PLL_altpll File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v Line: 31
Info (12128): Elaborating entity "SYSTEM_PLL_altpll" for hierarchy "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated" File: /home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[6]" and its non-tri-state driver. File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "bMKR_D[4]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[5]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bSDRAM_DQ[0]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[1]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[2]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[3]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[4]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[5]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[6]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[7]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[8]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[9]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[10]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[11]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[12]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[13]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[14]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[15]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 36
    Warning (13040): bidirectional pin "bMKR_AREF" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 42
    Warning (13040): bidirectional pin "bMKR_A[0]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[1]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[2]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[3]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[4]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[5]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[6]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_D[0]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[1]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[2]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[3]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[7]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[8]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[9]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[10]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[11]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[12]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[13]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[14]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
    Warning (13040): bidirectional pin "bPEX_RST" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 47
    Warning (13040): bidirectional pin "bPEX_PIN6" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 48
    Warning (13040): bidirectional pin "bPEX_PIN8" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 49
    Warning (13040): bidirectional pin "bPEX_PIN10" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 50
    Warning (13040): bidirectional pin "bPEX_PIN12" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 52
    Warning (13040): bidirectional pin "bPEX_PIN14" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 54
    Warning (13040): bidirectional pin "bPEX_PIN16" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 55
    Warning (13040): bidirectional pin "bPEX_PIN20" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 56
    Warning (13040): bidirectional pin "bPEX_PIN28" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 59
    Warning (13040): bidirectional pin "bPEX_PIN30" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 60
    Warning (13040): bidirectional pin "bPEX_PIN32" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 62
    Warning (13040): bidirectional pin "bPEX_PIN42" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 64
    Warning (13040): bidirectional pin "bPEX_PIN44" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 65
    Warning (13040): bidirectional pin "bPEX_PIN45" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 66
    Warning (13040): bidirectional pin "bPEX_PIN46" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 67
    Warning (13040): bidirectional pin "bPEX_PIN47" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 68
    Warning (13040): bidirectional pin "bPEX_PIN48" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 69
    Warning (13040): bidirectional pin "bPEX_PIN49" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 70
    Warning (13040): bidirectional pin "bPEX_PIN51" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 71
    Warning (13040): bidirectional pin "bWM_PIO1" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 74
    Warning (13040): bidirectional pin "bWM_PIO2" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 75
    Warning (13040): bidirectional pin "bWM_PIO3" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 76
    Warning (13040): bidirectional pin "bWM_PIO4" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 77
    Warning (13040): bidirectional pin "bWM_PIO5" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 78
    Warning (13040): bidirectional pin "bWM_PIO7" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 79
    Warning (13040): bidirectional pin "bWM_PIO8" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 80
    Warning (13040): bidirectional pin "bWM_PIO18" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 81
    Warning (13040): bidirectional pin "bWM_PIO20" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 82
    Warning (13040): bidirectional pin "bWM_PIO21" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 83
    Warning (13040): bidirectional pin "bWM_PIO27" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 84
    Warning (13040): bidirectional pin "bWM_PIO28" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 85
    Warning (13040): bidirectional pin "bWM_PIO29" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 86
    Warning (13040): bidirectional pin "bWM_PIO31" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 87
    Warning (13040): bidirectional pin "bWM_PIO34" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 89
    Warning (13040): bidirectional pin "bWM_PIO35" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 90
    Warning (13040): bidirectional pin "bWM_PIO36" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 91
    Warning (13040): bidirectional pin "oWM_RX" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 93
    Warning (13040): bidirectional pin "oWM_RESET" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 94
    Warning (13040): bidirectional pin "bHDMI_SDA" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 100
    Warning (13040): bidirectional pin "bHDMI_SCL" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 101
    Warning (13040): bidirectional pin "bMIPI_SDA" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 108
    Warning (13040): bidirectional pin "bMIPI_SCL" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 109
    Warning (13040): bidirectional pin "bMIPI_GP[0]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 110
    Warning (13040): bidirectional pin "bMIPI_GP[1]" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 110
    Warning (13040): bidirectional pin "oFLASH_MOSI" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 115
    Warning (13040): bidirectional pin "iFLASH_MISO" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 116
    Warning (13040): bidirectional pin "oFLASH_HOLD" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 117
    Warning (13040): bidirectional pin "oFLASH_WP" has no driver File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 120
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "bMKR_D[6]~synth" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oSAM_INT" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 27
    Warning (13410): Pin "oSDRAM_ADDR[0]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[1]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[2]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[3]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[4]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[5]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[6]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[7]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[8]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[9]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[10]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[11]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 31
    Warning (13410): Pin "oSDRAM_BA[0]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 32
    Warning (13410): Pin "oSDRAM_BA[1]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 32
    Warning (13410): Pin "oSDRAM_CASn" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 33
    Warning (13410): Pin "oSDRAM_CKE" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 34
    Warning (13410): Pin "oSDRAM_CSn" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 35
    Warning (13410): Pin "oSDRAM_DQM[0]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 37
    Warning (13410): Pin "oSDRAM_DQM[1]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 37
    Warning (13410): Pin "oSDRAM_RASn" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 38
    Warning (13410): Pin "oSDRAM_WEn" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 39
    Warning (13410): Pin "oHDMI_TX[0]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 97
    Warning (13410): Pin "oHDMI_TX[1]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 97
    Warning (13410): Pin "oHDMI_TX[2]" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 97
    Warning (13410): Pin "oHDMI_CLK" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 98
    Warning (13410): Pin "oFLASH_SCK" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 113
    Warning (13410): Pin "oFLASH_CS" is stuck at GND File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 114
Info (286030): Timing-Driven Synthesis is running
Warning (15897): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v Line: 51
Warning (15899): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'constraints/MKRVIDOR4000/vidor_s.sdc'
Warning (332174): Ignored filter at vidor_s.sdc(41): altera_reserved_tck could not be matched with a port File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 41
Warning (332049): Ignored create_clock at vidor_s.sdc(41): Argument <targets> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 41
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 41
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at vidor_s.sdc(101): altera_reserved_tck could not be matched with a clock File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 101
Warning (332049): Ignored set_clock_groups at vidor_s.sdc(101): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 101
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 101
Warning (332174): Ignored filter at vidor_s.sdc(108): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
Warning (332049): Ignored set_false_path at vidor_s.sdc(108): Argument <to> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
Warning (332174): Ignored filter at vidor_s.sdc(109): sld_hub:*|irf_reg* could not be matched with a keeper File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332174): Ignored filter at vidor_s.sdc(109): *system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a keeper File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332049): Ignored set_false_path at vidor_s.sdc(109): Argument <from> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir*}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332049): Ignored set_false_path at vidor_s.sdc(109): Argument <to> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332174): Ignored filter at vidor_s.sdc(110): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a keeper File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332174): Ignored filter at vidor_s.sdc(110): *system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332049): Ignored set_false_path at vidor_s.sdc(110): Argument <from> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332049): Ignored set_false_path at vidor_s.sdc(110): Argument <to> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332174): Ignored filter at vidor_s.sdc(111): PLL_inst|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
Warning (332049): Ignored set_false_path at vidor_s.sdc(111): Argument <to> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
    Info (332050): set_false_path -from [get_clocks {mipi_clk}] -to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
Warning (332049): Ignored set_false_path at vidor_s.sdc(112): Argument <from> is an empty collection File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 112
    Info (332050): set_false_path -from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -to [get_clocks {mipi_clk}] File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 112
Warning (332174): Ignored filter at vidor_s.sdc(118): memory:u0|AES_AVL:aes_0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Warning (332049): Ignored set_multicycle_path at vidor_s.sdc(118): Argument <from> is not an object ID File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
    Info (332050): set_multicycle_path -from {memory:u0|AES_AVL:aes_0|*} -to {memory:u0|AES_AVL:aes_0|*} -setup -end 2 File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Warning (332049): Ignored set_multicycle_path at vidor_s.sdc(118): Argument <to> is not an object ID File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Warning (332060): Node: bMKR_D[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register active_bit[3] is being clocked by bMKR_D[4]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.833         iCLK
    Info (332111):   15.380     mipi_clk
    Info (332111):    9.999   oSDRAM_CLK
    Info (332111):    9.999 PLL_inst|altpll_component|auto_generated|pll1|clk[3]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iRESETn" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 25
    Warning (15610): No output dependent on input pin "iSAM_INT" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 26
    Warning (15610): No output dependent on input pin "iPEX_PIN11" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 51
    Warning (15610): No output dependent on input pin "iPEX_PIN13" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 53
    Warning (15610): No output dependent on input pin "iPEX_PIN23" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 57
    Warning (15610): No output dependent on input pin "iPEX_PIN25" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 58
    Warning (15610): No output dependent on input pin "iPEX_PIN31" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 61
    Warning (15610): No output dependent on input pin "iPEX_PIN33" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 63
    Warning (15610): No output dependent on input pin "iWM_PIO32" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 88
    Warning (15610): No output dependent on input pin "iWM_TX" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 92
    Warning (15610): No output dependent on input pin "iHDMI_HPD" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 103
    Warning (15610): No output dependent on input pin "iMIPI_D[0]" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 106
    Warning (15610): No output dependent on input pin "iMIPI_D[1]" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 106
    Warning (15610): No output dependent on input pin "iMIPI_CLK" File: /home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v Line: 107
Info (21057): Implemented 176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 87 bidirectional pins
    Info (21061): Implemented 43 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings
    Info: Peak virtual memory: 1032 megabytes
    Info: Processing ended: Mon May  8 18:53:07 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


