and r0, r1, r2, lsl #1 
and r1, r3, r0 
mvn r2, r1 
mov r0, r2 
