Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d3b741d74d6249f193c8179c46a9c21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:21]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [H:/DL2137_Yiting/Lab08/basys3.sv:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:21]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:86]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:61]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.bcd11
Compiling module xil_defaultlib.mux2(BIT=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.anode_decoder
Compiling module xil_defaultlib.mux2(BIT=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav
