Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Thu Jul 24 18:00:18 2014
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_clock_utilization -file FinalDesign_wrapper_clock_utilization_placed.rpt
| Design       : FinalDesign_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    5 |        32 |          0 |
| BUFH  |    0 |        72 |          0 |
| BUFIO |    0 |        16 |          0 |
| MMCM  |    1 |         4 |          0 |
| BUFR  |    0 |        16 |          0 |
| BUFMR |    0 |         8 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                           |                                                                   |   Num Loads  |        |               |           |
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                                                 | Net Name                                                          | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | FinalDesign_i/clk_wiz_0/inst/clkf_buf                                     | FinalDesign_i/clk_wiz_0/inst/clkfbout_buf_FinalDesign_clk_wiz_0_0 |    1 |     1 |     no |         1.878 |     0.094 |
|     2 | FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG | FinalDesign_i/processing_system7_0/inst/FCLK_CLK2                 |    1 |     1 |     no |         1.876 |     0.094 |
|     3 | FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG | FinalDesign_i/processing_system7_0/inst/FCLK_CLK0                 | 1491 |   490 |     no |         2.064 |     0.418 |
|     4 | FinalDesign_i/clk_wiz_0/inst/clkout1_buf                                  | FinalDesign_i/clk_wiz_0/inst/clk_out1                             | 1858 |   551 |     no |         2.277 |     0.646 |
|     5 | FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1                 | 2579 |   745 |     no |         2.209 |     0.624 |
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+-------+--------+---------------+-----------+


+-------+--------------------------------------------+---------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                            |                                                               |   Num Loads  |        |               |           |
+-------+--------------------------------------------+---------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                                  | Net Name                                                      | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------+---------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst | FinalDesign_i/clk_wiz_0/inst/clkfbout_FinalDesign_clk_wiz_0_0 |    1 |     1 |     no |         1.889 |     0.094 |
|     2 | FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst | FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0 |    1 |     1 |     no |         1.889 |     0.094 |
+-------+--------------------------------------------+---------------------------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   39 | 20000 |    2 |  4000 |    0 |   120 |    0 |    30 |    0 |    60 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   20 |    50 |    5 | 25600 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 2072 |  9600 |  193 |  1600 |    1 |    40 |    5 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1518 | 20800 |   33 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1165 |  9600 |  190 |  1600 |    0 |    36 |    1 |     9 |    7 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  643 | 20800 |   29 |  3400 |    0 |   108 |    1 |    27 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  39 |     2 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------------------------------------+
| BUFG        |   no   |         1 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | FinalDesign_i/clk_wiz_0/inst/clkfbout_buf_FinalDesign_clk_wiz_0_0 |
| BUFG        |   no   |         1 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK2                 |
| BUFG        |   no   |         0 |         0 |       0 |      21 |   5 |     0 |        0 |    0 | FinalDesign_i/clk_wiz_0/inst/clk_out1                             |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 | 524 |     0 |        0 |    0 | FinalDesign_i/clk_wiz_0/inst/clk_out1             |
| BUFG        |   no   |         0 |         0 |       0 |       0 | 579 |    57 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |   no   |         0 |        12 |       0 |       0 | 969 |   136 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |    1 |     0 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  322 |    26 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |   no   |         0 |         0 |       0 |       0 | 1195 |     7 |        0 |    0 | FinalDesign_i/clk_wiz_0/inst/clk_out1             |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 | 209 |     4 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |   no   |         0 |         2 |       0 |       0 | 956 |   186 |        7 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |         1 |       0 |       0 | 105 |     0 |        0 |    0 | FinalDesign_i/clk_wiz_0/inst/clk_out1             |
| BUFG        |   no   |         0 |         1 |       0 |       0 | 248 |    26 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |
| BUFG        |   no   |         0 |         0 |       0 |       0 | 290 |     3 |        0 |    0 | FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells FinalDesign_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG]
set_property LOC BUFGCTRL_X0Y17 [get_cells FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y0 [get_cells FinalDesign_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "FinalDesign_i/clk_wiz_0/inst/clk_out1" driven by instance "FinalDesign_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_FinalDesign_i/clk_wiz_0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_FinalDesign_i/clk_wiz_0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="FinalDesign_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_FinalDesign_i/clk_wiz_0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "FinalDesign_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="FinalDesign_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "FinalDesign_i/processing_system7_0/inst/FCLK_CLK1" driven by instance "FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK1
add_cells_to_pblock [get_pblocks  CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="FinalDesign_i/processing_system7_0/inst/FCLK_CLK1"}]]]
resize_pblock [get_pblocks CLKAG_FinalDesign_i/processing_system7_0/inst/FCLK_CLK1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
