

================================================================
== Vitis HLS Report for 'seidel'
================================================================
* Date:           Sat Apr  8 11:50:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        seidel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  346810777601|  346810777601|  3.5e+03 sec|  3.5e+03 sec|  346810777602|  346810777602|       no|
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_seidel_Pipeline_seidel_label0_fu_92  |seidel_Pipeline_seidel_label0  |     6892|     6892|  68.920 us|  68.920 us|  6892|  6892|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+
        |                                   |       Latency (cycles)      | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |      min     |      max     |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2  |  346810777600|  346810777600|      6895|          -|          -|  50298880|        no|
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    166|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    4|    2003|   2050|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    2119|   2259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                             |ctrl_s_axi                     |        0|   0|    74|   104|    0|
    |grp_seidel_Pipeline_seidel_label0_fu_92  |seidel_Pipeline_seidel_label0  |        0|   4|  1929|  1946|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|   4|  2003|  2050|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln224_fu_174_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln37_fu_121_p2        |         +|   0|  0|  33|          26|           1|
    |add_ln38_fu_210_p2        |         +|   0|  0|  17|          14|           1|
    |add_ln39_fu_168_p2        |         +|   0|  0|  14|          13|          12|
    |cmp_i13_fu_195_p2         |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln224_fu_180_p2      |      icmp|   0|  0|  12|          13|           1|
    |icmp_ln37_fu_115_p2       |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln38_fu_130_p2       |      icmp|   0|  0|  12|          14|          14|
    |retval_0_i1424_fu_201_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln37_fu_141_p3     |    select|   0|  0|  14|           1|           1|
    |v5_fu_186_p3              |    select|   0|  0|  12|           1|          12|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 166|         134|         104|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |indvar_flatten_fu_82  |   9|          2|   26|         52|
    |v4_fu_78              |   9|          2|   14|         28|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  43|          9|   41|         85|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   4|   0|    4|          0|
    |grp_seidel_Pipeline_seidel_label0_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_246                                     |   1|   0|    1|          0|
    |indvar_flatten_fu_82                                  |  26|   0|   26|          0|
    |retval_0_i1424_reg_261                                |  12|   0|   12|          0|
    |select_ln37_reg_251                                   |  14|   0|   14|          0|
    |v0_read_reg_235                                       |  32|   0|   32|          0|
    |v4_fu_78                                              |  14|   0|   14|          0|
    |v5_reg_256                                            |  12|   0|   12|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 116|   0|  116|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|        seidel|  return value|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v1_Addr_B           |  out|   32|        bram|            v1|         array|
|v1_EN_B             |  out|    1|        bram|            v1|         array|
|v1_WEN_B            |  out|    4|        bram|            v1|         array|
|v1_Din_B            |  out|   32|        bram|            v1|         array|
|v1_Dout_B           |   in|   32|        bram|            v1|         array|
|v1_Clk_B            |  out|    1|        bram|            v1|         array|
|v1_Rst_B            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

