
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 376.387 ; gain = 75.715
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/fmabrouk/Documents/FPGA/MicroBlaze_2017/MicroBlaze_2017.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [c:/Users/fmabrouk/Documents/FPGA/MicroBlaze_2017/MicroBlaze_2017.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 583.254 ; gain = 282.582
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 583.254 ; gain = 282.582
INFO: [Device 21-403] Loading part xc7k325tffg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 744.391 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 744.391 ; gain = 443.719
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 744.391 ; gain = 443.719

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 744.391 ; gain = 443.719
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 751.410 ; gain = 458.871
