# vsim -c fifo_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:34:37 on Mar 29,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.fifo_bench(fast)
# Loading work.fifo_hier(fast)
# Loading work.clkrst(fast)
# Loading work.fifo(fast)
# Loading work.dff(fast)
# log -howmany -rec /* 
# 1347
#  run -all
# 
# Cycle:    0 data_in: 0000000000000000, data_in_valid: 0, pop_fifo: 0
#     (data_out NOT CHECKED in this cycle) fifo_empty: 1, Expected fifo_empty: 1, fifo_full: x, Expected fifo_full: 0
# MINORCHECK : In cycle    0 - FULL logic : full = x, expected full = 0
# Error signal asserted
# ** Note: $stop    : clkrst.v(34)
#    Time: 100 ns  Iteration: 0  Instance: /fifo_bench/DUT/clk_generator
# Break in Module clkrst at clkrst.v line 34
# Stopped at clkrst.v line 34
