// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "10/17/2016 13:56:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4p22 (
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] LEDR;

// Design Ports Information
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \a1|HEX0~0_combout ;
wire \a1|HEX0~1_combout ;
wire \a1|HEX0~2_combout ;
wire \a1|HEX0~3_combout ;
wire \a1|HEX0~4_combout ;
wire \a1|HEX0~5_combout ;
wire \a1|HEX0~6_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux7~4_combout ;
wire \Mux5~3_combout ;
wire \ALUreg[2]~_Duplicate_1_q ;
wire \Mux5~4_combout ;
wire \Mux6~1_combout ;
wire \adder0|x1|cout~0_combout ;
wire \ALUout~0_combout ;
wire \Mux5~2_combout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Mult0~10 ;
wire \Mux5~5_combout ;
wire \Mux5~6_combout ;
wire \ALUreg[2]~SCLR_LUT_combout ;
wire \Mult0~8_resulta ;
wire \Mux2~0_combout ;
wire \Add0~1_sumout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux7~0_combout ;
wire \ALUreg[0]~SCLR_LUT_combout ;
wire \ALUreg[0]~_Duplicate_1_q ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux5~1_combout ;
wire \Mux6~4_combout ;
wire \Add0~5_sumout ;
wire \Mult0~9 ;
wire \Mux6~5_combout ;
wire \Mux6~8_combout ;
wire \ALUreg[1]~SCLR_LUT_combout ;
wire \ALUreg[1]~_Duplicate_1_q ;
wire \Mux6~6_combout ;
wire \WideAnd0~0_combout ;
wire \Mux6~7_combout ;
wire \adder0|x2|cout~0_combout ;
wire \Mux4~1_combout ;
wire \ShiftLeft0~0_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mult0~11 ;
wire \Mux4~0_combout ;
wire \ALUreg[3]~SCLR_LUT_combout ;
wire \ALUreg[3]~_Duplicate_1_q ;
wire \a3|HEX0~0_combout ;
wire \a3|HEX0~1_combout ;
wire \a3|HEX0~2_combout ;
wire \a3|HEX0~3_combout ;
wire \a3|HEX0~4_combout ;
wire \a3|HEX0~5_combout ;
wire \a3|HEX0~6_combout ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \WideAnd0~1_combout ;
wire \Mux2~3_combout ;
wire \Mult0~12 ;
wire \Mux7~1_combout ;
wire \ShiftLeft0~1_combout ;
wire \Mux3~1_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~0_combout ;
wire \ShiftLeft0~3_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \ShiftLeft0~2_combout ;
wire \Mux2~7_combout ;
wire \Mux2~8_combout ;
wire \Mux2~9_combout ;
wire \Mult0~13 ;
wire \Mux2~6_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mult0~14 ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~0_combout ;
wire \ShiftLeft0~4_combout ;
wire \Mux0~2_combout ;
wire \Mult0~15 ;
wire \Mux0~1_combout ;
wire \a4|HEX0~0_combout ;
wire \a4|HEX0~1_combout ;
wire \a4|HEX0~2_combout ;
wire \a4|HEX0~3_combout ;
wire \a4|HEX0~4_combout ;
wire \a4|HEX0~5_combout ;
wire \a4|HEX0~6_combout ;
wire [7:0] ALUreg;

wire [63:0] \Mult0~8_RESULTA_bus ;

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\a1|HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\a1|HEX0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\a1|HEX0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\a1|HEX0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\a1|HEX0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\a1|HEX0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\a1|HEX0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(!\a3|HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\a3|HEX0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\a3|HEX0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\a3|HEX0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\a3|HEX0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\a3|HEX0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\a3|HEX0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\a4|HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\a4|HEX0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\a4|HEX0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\a4|HEX0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\a4|HEX0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\a4|HEX0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\a4|HEX0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Mux6~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Mux5~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Mux2~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \a1|HEX0~0 (
// Equation(s):
// \a1|HEX0~0_combout  = ( \SW[3]~input_o  & ( (!\SW[0]~input_o ) # (!\SW[1]~input_o  $ (\SW[2]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[0]~input_o  $ (\SW[2]~input_o )) # (\SW[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~0 .extended_lut = "off";
defparam \a1|HEX0~0 .lut_mask = 64'hCF3FCF3FFCCFFCCF;
defparam \a1|HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \a1|HEX0~1 (
// Equation(s):
// \a1|HEX0~1_combout  = ( \SW[3]~input_o  & ( (!\SW[0]~input_o  & ((!\SW[2]~input_o ))) # (\SW[0]~input_o  & (!\SW[1]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[2]~input_o ) # (!\SW[1]~input_o  $ (\SW[0]~input_o )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~1 .extended_lut = "off";
defparam \a1|HEX0~1 .lut_mask = 64'hFF99FF99EE22EE22;
defparam \a1|HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \a1|HEX0~2 (
// Equation(s):
// \a1|HEX0~2_combout  = ( \SW[3]~input_o  & ( (!\SW[2]~input_o ) # ((!\SW[1]~input_o  & \SW[0]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o ) # ((\SW[2]~input_o ) # (\SW[0]~input_o )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~2 .extended_lut = "off";
defparam \a1|HEX0~2 .lut_mask = 64'hBFBFBFBFF2F2F2F2;
defparam \a1|HEX0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \a1|HEX0~3 (
// Equation(s):
// \a1|HEX0~3_combout  = ( \SW[3]~input_o  & ( (!\SW[1]~input_o ) # (!\SW[0]~input_o  $ (!\SW[2]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  $ (\SW[2]~input_o ))) # (\SW[1]~input_o  & ((!\SW[0]~input_o ) # (!\SW[2]~input_o 
// ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~3 .extended_lut = "off";
defparam \a1|HEX0~3 .lut_mask = 64'hDD66DD66BBEEBBEE;
defparam \a1|HEX0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \a1|HEX0~4 (
// Equation(s):
// \a1|HEX0~4_combout  = ( \SW[3]~input_o  & ( (!\SW[0]~input_o ) # ((\SW[2]~input_o ) # (\SW[1]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[0]~input_o  & ((!\SW[2]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~4 .extended_lut = "off";
defparam \a1|HEX0~4 .lut_mask = 64'hCC0CCC0CCFFFCFFF;
defparam \a1|HEX0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \a1|HEX0~5 (
// Equation(s):
// \a1|HEX0~5_combout  = ( \SW[3]~input_o  & ( ((!\SW[0]~input_o ) # (!\SW[2]~input_o )) # (\SW[1]~input_o ) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # (\SW[2]~input_o ))) # (\SW[1]~input_o  & (!\SW[0]~input_o  & \SW[2]~input_o )) 
// ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~5 .extended_lut = "off";
defparam \a1|HEX0~5 .lut_mask = 64'hA0FAA0FAFFF5FFF5;
defparam \a1|HEX0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \a1|HEX0~6 (
// Equation(s):
// \a1|HEX0~6_combout  = ( \SW[3]~input_o  & ( ((!\SW[2]~input_o ) # (\SW[0]~input_o )) # (\SW[1]~input_o ) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & ((\SW[2]~input_o ))) # (\SW[1]~input_o  & ((!\SW[0]~input_o ) # (!\SW[2]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|HEX0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|HEX0~6 .extended_lut = "off";
defparam \a1|HEX0~6 .lut_mask = 64'h55EE55EEFF77FF77;
defparam \a1|HEX0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( !\KEY[2]~input_o  & ( !\KEY[3]~input_o  & ( \KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0F0F000000000000;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\KEY[3]~input_o  & !\KEY[1]~input_o )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[3]~input_o ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h8080808080808080;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( !\KEY[2]~input_o  & ( \KEY[3]~input_o  & ( (\KEY[1]~input_o  & (!\SW[3]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h0000000040400000;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N44
dffeas \ALUreg[2]~_Duplicate_1 (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUreg[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \ALUreg[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( \ALUreg[1]~_Duplicate_1_q  & ( (\Mux5~3_combout  & ((!\SW[1]~input_o ) # ((\ALUreg[0]~_Duplicate_1_q  & !\SW[0]~input_o )))) ) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( \ALUreg[1]~_Duplicate_1_q  & ( 
// (\Mux5~3_combout  & ((!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (\ALUreg[0]~_Duplicate_1_q  & !\SW[0]~input_o )))) ) ) ) # ( \ALUreg[2]~_Duplicate_1_q  & ( !\ALUreg[1]~_Duplicate_1_q  & ( (\Mux5~3_combout  & (!\SW[0]~input_o  & 
// ((!\SW[1]~input_o ) # (\ALUreg[0]~_Duplicate_1_q )))) ) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( !\ALUreg[1]~_Duplicate_1_q  & ( (\Mux5~3_combout  & (\SW[1]~input_o  & (\ALUreg[0]~_Duplicate_1_q  & !\SW[0]~input_o ))) ) ) )

	.dataa(!\Mux5~3_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\ALUreg[0]~_Duplicate_1_q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\ALUreg[2]~_Duplicate_1_q ),
	.dataf(!\ALUreg[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h0100450001444544;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \KEY[2]~input_o  & ( !\KEY[1]~input_o  ) ) # ( !\KEY[2]~input_o  & ( \KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \adder0|x1|cout~0 (
// Equation(s):
// \adder0|x1|cout~0_combout  = ( \SW[1]~input_o  & ( ((\SW[0]~input_o  & \ALUreg[0]~_Duplicate_1_q )) # (\ALUreg[1]~_Duplicate_1_q ) ) ) # ( !\SW[1]~input_o  & ( (\SW[0]~input_o  & (\ALUreg[1]~_Duplicate_1_q  & \ALUreg[0]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\ALUreg[1]~_Duplicate_1_q ),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder0|x1|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder0|x1|cout~0 .extended_lut = "off";
defparam \adder0|x1|cout~0 .lut_mask = 64'h000300030F3F0F3F;
defparam \adder0|x1|cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \ALUout~0 (
// Equation(s):
// \ALUout~0_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( !\SW[2]~input_o  ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( \SW[2]~input_o  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~0 .extended_lut = "off";
defparam \ALUout~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ALUout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \ALUout~0_combout  & ( (\Mux5~0_combout  & (!\Mux6~1_combout  & !\adder0|x1|cout~0_combout )) ) ) # ( !\ALUout~0_combout  & ( (\Mux5~0_combout  & (!\Mux6~1_combout  & \adder0|x1|cout~0_combout )) ) )

	.dataa(!\Mux5~0_combout ),
	.datab(!\Mux6~1_combout ),
	.datac(!\adder0|x1|cout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h0404040440404040;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \ALUreg[0]~_Duplicate_1_q  ) + ( \SW[0]~input_o  ) + ( !VCC ))
// \Add0~2  = CARRY(( \ALUreg[0]~_Duplicate_1_q  ) + ( \SW[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ALUreg[0]~_Duplicate_1_q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \ALUreg[1]~_Duplicate_1_q  ) + ( \SW[1]~input_o  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \ALUreg[1]~_Duplicate_1_q  ) + ( \SW[1]~input_o  ) + ( \Add0~2  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\ALUreg[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \ALUreg[2]~_Duplicate_1_q  ) + ( \SW[2]~input_o  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \ALUreg[2]~_Duplicate_1_q  ) + ( \SW[2]~input_o  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\ALUreg[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.ay({\ALUreg[3]~SCLR_LUT_combout ,\ALUreg[2]~SCLR_LUT_combout ,\ALUreg[1]~SCLR_LUT_combout ,\ALUreg[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\KEY[0]~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 4;
defparam \Mult0~8 .ay_scan_in_clock = "0";
defparam \Mult0~8 .ay_scan_in_width = 4;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m9x9";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = ( \KEY[3]~input_o  & ( \Mult0~10  & ( (\KEY[2]~input_o  & ((!\KEY[1]~input_o ) # (\ALUreg[2]~_Duplicate_1_q ))) ) ) ) # ( !\KEY[3]~input_o  & ( \Mult0~10  & ( (\KEY[2]~input_o  & (!\KEY[1]~input_o  & ((\ALUreg[2]~_Duplicate_1_q ) # 
// (\SW[2]~input_o )))) ) ) ) # ( \KEY[3]~input_o  & ( !\Mult0~10  & ( (\KEY[2]~input_o  & (\KEY[1]~input_o  & \ALUreg[2]~_Duplicate_1_q )) ) ) ) # ( !\KEY[3]~input_o  & ( !\Mult0~10  & ( (\KEY[2]~input_o  & (!\KEY[1]~input_o  & ((\ALUreg[2]~_Duplicate_1_q ) 
// # (\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\ALUreg[2]~_Duplicate_1_q ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~5 .extended_lut = "off";
defparam \Mux5~5 .lut_mask = 64'h1030000310303033;
defparam \Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = ( \Add0~9_sumout  & ( \Mux5~5_combout  ) ) # ( !\Add0~9_sumout  & ( \Mux5~5_combout  ) ) # ( \Add0~9_sumout  & ( !\Mux5~5_combout  & ( (((\Mux6~7_combout ) # (\Mux5~2_combout )) # (\Mux5~4_combout )) # (\Mux6~0_combout ) ) ) ) # ( 
// !\Add0~9_sumout  & ( !\Mux5~5_combout  & ( ((\Mux6~7_combout ) # (\Mux5~2_combout )) # (\Mux5~4_combout ) ) ) )

	.dataa(!\Mux6~0_combout ),
	.datab(!\Mux5~4_combout ),
	.datac(!\Mux5~2_combout ),
	.datad(!\Mux6~7_combout ),
	.datae(!\Add0~9_sumout ),
	.dataf(!\Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~6 .extended_lut = "off";
defparam \Mux5~6 .lut_mask = 64'h3FFF7FFFFFFFFFFF;
defparam \Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \ALUreg[2]~SCLR_LUT (
// Equation(s):
// \ALUreg[2]~SCLR_LUT_combout  = ( \Mux5~6_combout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUreg[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUreg[2]~SCLR_LUT .extended_lut = "off";
defparam \ALUreg[2]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \ALUreg[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & (!\SW[0]~input_o  & !\SW[3]~input_o )))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h8000800080008000;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( !\ALUreg[1]~_Duplicate_1_q  & ( \Add0~1_sumout  & ( (!\ALUreg[3]~_Duplicate_1_q  & (\Mux2~0_combout  & (\KEY[2]~input_o  & !\ALUreg[2]~_Duplicate_1_q ))) ) ) ) # ( \ALUreg[1]~_Duplicate_1_q  & ( !\Add0~1_sumout  & ( !\KEY[2]~input_o  
// ) ) ) # ( !\ALUreg[1]~_Duplicate_1_q  & ( !\Add0~1_sumout  & ( (!\KEY[2]~input_o ) # ((!\ALUreg[3]~_Duplicate_1_q  & (\Mux2~0_combout  & !\ALUreg[2]~_Duplicate_1_q ))) ) ) )

	.dataa(!\ALUreg[3]~_Duplicate_1_q ),
	.datab(!\Mux2~0_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\ALUreg[2]~_Duplicate_1_q ),
	.datae(!\ALUreg[1]~_Duplicate_1_q ),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'hF2F0F0F002000000;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \KEY[1]~input_o  & ( \Mux7~2_combout  & ( (!\ALUreg[0]~_Duplicate_1_q ) # ((!\KEY[2]~input_o  & ((!\KEY[3]~input_o ) # (\SW[0]~input_o )))) ) ) ) # ( !\KEY[1]~input_o  & ( \Mux7~2_combout  & ( (!\KEY[2]~input_o ) # ((!\SW[0]~input_o  
// & (!\ALUreg[0]~_Duplicate_1_q  & !\KEY[3]~input_o ))) ) ) ) # ( \KEY[1]~input_o  & ( !\Mux7~2_combout  & ( (\KEY[3]~input_o  & ((!\ALUreg[0]~_Duplicate_1_q ) # ((\SW[0]~input_o  & !\KEY[2]~input_o )))) ) ) ) # ( !\KEY[1]~input_o  & ( !\Mux7~2_combout  & ( 
// (!\KEY[2]~input_o  & (((\KEY[3]~input_o )))) # (\KEY[2]~input_o  & (!\SW[0]~input_o  & (!\ALUreg[0]~_Duplicate_1_q  & !\KEY[3]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ALUreg[0]~_Duplicate_1_q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h08F000DCF8F0FCDC;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Mult0~8_resulta  & ( \Mux7~3_combout  & ( (\KEY[3]~input_o  & (\KEY[2]~input_o  & !\KEY[1]~input_o )) ) ) ) # ( \Mult0~8_resulta  & ( !\Mux7~3_combout  & ( (!\KEY[3]~input_o ) # ((\Mux7~4_combout ) # (\KEY[2]~input_o )) ) ) ) # ( 
// !\Mult0~8_resulta  & ( !\Mux7~3_combout  & ( (!\KEY[3]~input_o ) # ((!\KEY[2]~input_o  & ((\Mux7~4_combout ))) # (\KEY[2]~input_o  & (\KEY[1]~input_o ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\Mux7~4_combout ),
	.datae(!\Mult0~8_resulta ),
	.dataf(!\Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'hABEFBBFF00001010;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \ALUreg[0]~SCLR_LUT (
// Equation(s):
// \ALUreg[0]~SCLR_LUT_combout  = ( \Mux7~0_combout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUreg[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUreg[0]~SCLR_LUT .extended_lut = "off";
defparam \ALUreg[0]~SCLR_LUT .lut_mask = 64'h0000000000FF00FF;
defparam \ALUreg[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \ALUreg[0]~_Duplicate_1 (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUreg[0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \ALUreg[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \SW[1]~input_o  & ( \Mux6~1_combout  & ( \Mux5~0_combout  ) ) ) # ( !\SW[1]~input_o  & ( \Mux6~1_combout  & ( (\Mux5~0_combout  & \ALUreg[1]~_Duplicate_1_q ) ) ) ) # ( \SW[1]~input_o  & ( !\Mux6~1_combout  & ( (\Mux5~0_combout  & 
// (!\ALUreg[1]~_Duplicate_1_q  $ (((\ALUreg[0]~_Duplicate_1_q  & \SW[0]~input_o ))))) ) ) ) # ( !\SW[1]~input_o  & ( !\Mux6~1_combout  & ( (\Mux5~0_combout  & (!\ALUreg[1]~_Duplicate_1_q  $ (((!\ALUreg[0]~_Duplicate_1_q ) # (!\SW[0]~input_o ))))) ) ) )

	.dataa(!\Mux5~0_combout ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(!\ALUreg[0]~_Duplicate_1_q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h1114444111115555;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \KEY[2]~input_o  & ( \KEY[1]~input_o  ) ) # ( !\KEY[2]~input_o  & ( (\KEY[1]~input_o  & ((\SW[2]~input_o ) # (\SW[3]~input_o ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \KEY[1]~input_o  & ( (\KEY[3]~input_o  & (((!\SW[3]~input_o  & !\SW[2]~input_o )) # (\KEY[2]~input_o ))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h000000000D050D05;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \ALUreg[1]~_Duplicate_1_q  & ( \ALUreg[0]~_Duplicate_1_q  & ( (\Mux5~1_combout  & ((!\SW[1]~input_o ) # (\Mux6~3_combout ))) ) ) ) # ( !\ALUreg[1]~_Duplicate_1_q  & ( \ALUreg[0]~_Duplicate_1_q  & ( (\SW[0]~input_o  & (!\Mux6~3_combout 
//  & (\Mux5~1_combout  & !\SW[1]~input_o ))) ) ) ) # ( \ALUreg[1]~_Duplicate_1_q  & ( !\ALUreg[0]~_Duplicate_1_q  & ( (\Mux5~1_combout  & (((!\SW[0]~input_o  & !\SW[1]~input_o )) # (\Mux6~3_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Mux6~3_combout ),
	.datac(!\Mux5~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\ALUreg[1]~_Duplicate_1_q ),
	.dataf(!\ALUreg[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h00000B0304000F03;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = ( \Mult0~9  & ( (!\KEY[1]~input_o  & (\KEY[3]~input_o  & \KEY[2]~input_o )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~5 .extended_lut = "off";
defparam \Mux6~5 .lut_mask = 64'h0000000002020202;
defparam \Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = ( \Add0~5_sumout  & ( \Mux6~5_combout  ) ) # ( !\Add0~5_sumout  & ( \Mux6~5_combout  ) ) # ( \Add0~5_sumout  & ( !\Mux6~5_combout  & ( (((\Mux6~4_combout ) # (\Mux6~2_combout )) # (\Mux6~7_combout )) # (\Mux6~0_combout ) ) ) ) # ( 
// !\Add0~5_sumout  & ( !\Mux6~5_combout  & ( ((\Mux6~4_combout ) # (\Mux6~2_combout )) # (\Mux6~7_combout ) ) ) )

	.dataa(!\Mux6~0_combout ),
	.datab(!\Mux6~7_combout ),
	.datac(!\Mux6~2_combout ),
	.datad(!\Mux6~4_combout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!\Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~8 .extended_lut = "off";
defparam \Mux6~8 .lut_mask = 64'h3FFF7FFFFFFFFFFF;
defparam \Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \ALUreg[1]~SCLR_LUT (
// Equation(s):
// \ALUreg[1]~SCLR_LUT_combout  = ( \Mux6~8_combout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUreg[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUreg[1]~SCLR_LUT .extended_lut = "off";
defparam \ALUreg[1]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUreg[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \ALUreg[1]~_Duplicate_1 (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUreg[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \ALUreg[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = ( !\KEY[2]~input_o  & ( (!\KEY[1]~input_o  & \KEY[3]~input_o ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~6 .extended_lut = "off";
defparam \Mux6~6 .lut_mask = 64'h2222222200000000;
defparam \Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \WideAnd0~0 (
// Equation(s):
// \WideAnd0~0_combout  = ( \SW[2]~input_o  & ( (\SW[3]~input_o  & (\SW[1]~input_o  & \SW[0]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideAnd0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideAnd0~0 .extended_lut = "off";
defparam \WideAnd0~0 .lut_mask = 64'h0000010100000101;
defparam \WideAnd0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = ( \ALUreg[3]~_Duplicate_1_q  & ( \WideAnd0~0_combout  & ( (\ALUreg[1]~_Duplicate_1_q  & (\Mux6~6_combout  & (\ALUreg[2]~_Duplicate_1_q  & \ALUreg[0]~_Duplicate_1_q ))) ) ) )

	.dataa(!\ALUreg[1]~_Duplicate_1_q ),
	.datab(!\Mux6~6_combout ),
	.datac(!\ALUreg[2]~_Duplicate_1_q ),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(!\ALUreg[3]~_Duplicate_1_q ),
	.dataf(!\WideAnd0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~7 .extended_lut = "off";
defparam \Mux6~7 .lut_mask = 64'h0000000000000001;
defparam \Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \adder0|x2|cout~0 (
// Equation(s):
// \adder0|x2|cout~0_combout  = ( \ALUreg[0]~_Duplicate_1_q  & ( \ALUreg[2]~_Duplicate_1_q  & ( ((!\SW[1]~input_o  & (\SW[0]~input_o  & \ALUreg[1]~_Duplicate_1_q )) # (\SW[1]~input_o  & ((\ALUreg[1]~_Duplicate_1_q ) # (\SW[0]~input_o )))) # (\SW[2]~input_o ) 
// ) ) ) # ( !\ALUreg[0]~_Duplicate_1_q  & ( \ALUreg[2]~_Duplicate_1_q  & ( ((\SW[1]~input_o  & \ALUreg[1]~_Duplicate_1_q )) # (\SW[2]~input_o ) ) ) ) # ( \ALUreg[0]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (\SW[2]~input_o  & ((!\SW[1]~input_o  & 
// (\SW[0]~input_o  & \ALUreg[1]~_Duplicate_1_q )) # (\SW[1]~input_o  & ((\ALUreg[1]~_Duplicate_1_q ) # (\SW[0]~input_o ))))) ) ) ) # ( !\ALUreg[0]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (\SW[1]~input_o  & (\SW[2]~input_o  & 
// \ALUreg[1]~_Duplicate_1_q )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\ALUreg[1]~_Duplicate_1_q ),
	.datae(!\ALUreg[0]~_Duplicate_1_q ),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder0|x2|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder0|x2|cout~0 .extended_lut = "off";
defparam \adder0|x2|cout~0 .lut_mask = 64'h000501070F5F1F7F;
defparam \adder0|x2|cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \adder0|x2|cout~0_combout  & ( (\Mux5~0_combout  & (!\Mux6~1_combout  & (!\SW[3]~input_o  $ (\ALUreg[3]~_Duplicate_1_q )))) ) ) # ( !\adder0|x2|cout~0_combout  & ( (\Mux5~0_combout  & (!\Mux6~1_combout  & (!\SW[3]~input_o  $ 
// (!\ALUreg[3]~_Duplicate_1_q )))) ) )

	.dataa(!\Mux5~0_combout ),
	.datab(!\Mux6~1_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\adder0|x2|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h0440044040044004;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \SW[1]~input_o  & ( \ALUreg[2]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & (\ALUreg[1]~_Duplicate_1_q )) # (\SW[0]~input_o  & ((\ALUreg[0]~_Duplicate_1_q ))) ) ) ) # ( !\SW[1]~input_o  & ( \ALUreg[2]~_Duplicate_1_q  & ( 
// (\ALUreg[3]~_Duplicate_1_q ) # (\SW[0]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & (\ALUreg[1]~_Duplicate_1_q )) # (\SW[0]~input_o  & ((\ALUreg[0]~_Duplicate_1_q ))) ) ) ) # ( !\SW[1]~input_o  & ( 
// !\ALUreg[2]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & \ALUreg[3]~_Duplicate_1_q ) ) ) )

	.dataa(!\ALUreg[1]~_Duplicate_1_q ),
	.datab(!\ALUreg[0]~_Duplicate_1_q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h00F053530FFF5353;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \ALUreg[3]~_Duplicate_1_q  ) + ( \SW[3]~input_o  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \ALUreg[3]~_Duplicate_1_q  ) + ( \SW[3]~input_o  ) + ( \Add0~10  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \ALUreg[3]~_Duplicate_1_q  & ( \Add0~13_sumout  & ( ((\Mux5~1_combout  & ((\ShiftLeft0~0_combout ) # (\Mux6~3_combout )))) # (\Mux6~0_combout ) ) ) ) # ( !\ALUreg[3]~_Duplicate_1_q  & ( \Add0~13_sumout  & ( ((\Mux5~1_combout  & 
// (!\Mux6~3_combout  & \ShiftLeft0~0_combout ))) # (\Mux6~0_combout ) ) ) ) # ( \ALUreg[3]~_Duplicate_1_q  & ( !\Add0~13_sumout  & ( (\Mux5~1_combout  & ((\ShiftLeft0~0_combout ) # (\Mux6~3_combout ))) ) ) ) # ( !\ALUreg[3]~_Duplicate_1_q  & ( 
// !\Add0~13_sumout  & ( (\Mux5~1_combout  & (!\Mux6~3_combout  & \ShiftLeft0~0_combout )) ) ) )

	.dataa(!\Mux5~1_combout ),
	.datab(!\Mux6~3_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\Mux6~0_combout ),
	.datae(!\ALUreg[3]~_Duplicate_1_q ),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h0404151504FF15FF;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( !\KEY[1]~input_o  & ( (\KEY[2]~input_o  & (((\ALUreg[3]~_Duplicate_1_q ) # (\KEY[3]~input_o )) # (\SW[3]~input_o ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h070F070F00000000;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Mux4~3_combout  & ( \Mult0~11  ) ) # ( !\Mux4~3_combout  & ( \Mult0~11  & ( ((\Mux4~2_combout ) # (\Mux4~1_combout )) # (\Mux6~7_combout ) ) ) ) # ( \Mux4~3_combout  & ( !\Mult0~11  & ( ((!\KEY[3]~input_o ) # ((\Mux4~2_combout ) # 
// (\Mux4~1_combout ))) # (\Mux6~7_combout ) ) ) ) # ( !\Mux4~3_combout  & ( !\Mult0~11  & ( ((\Mux4~2_combout ) # (\Mux4~1_combout )) # (\Mux6~7_combout ) ) ) )

	.dataa(!\Mux6~7_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\Mux4~1_combout ),
	.datad(!\Mux4~2_combout ),
	.datae(!\Mux4~3_combout ),
	.dataf(!\Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h5FFFDFFF5FFFFFFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \ALUreg[3]~SCLR_LUT (
// Equation(s):
// \ALUreg[3]~SCLR_LUT_combout  = ( \Mux4~0_combout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUreg[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUreg[3]~SCLR_LUT .extended_lut = "off";
defparam \ALUreg[3]~SCLR_LUT .lut_mask = 64'h0000000000FF00FF;
defparam \ALUreg[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \ALUreg[3]~_Duplicate_1 (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUreg[3]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \ALUreg[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \a3|HEX0~0 (
// Equation(s):
// \a3|HEX0~0_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[3]~_Duplicate_1_q  $ (!\ALUreg[0]~_Duplicate_1_q )) # (\ALUreg[1]~_Duplicate_1_q ) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[0]~_Duplicate_1_q ) # (!\ALUreg[3]~_Duplicate_1_q  $ 
// (!\ALUreg[1]~_Duplicate_1_q )) ) )

	.dataa(!\ALUreg[3]~_Duplicate_1_q ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~0 .extended_lut = "off";
defparam \a3|HEX0~0 .lut_mask = 64'hFF66FF6677BB77BB;
defparam \a3|HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \a3|HEX0~1 (
// Equation(s):
// \a3|HEX0~1_combout  = ( \ALUreg[3]~_Duplicate_1_q  & ( (!\ALUreg[0]~_Duplicate_1_q  & (!\ALUreg[2]~_Duplicate_1_q )) # (\ALUreg[0]~_Duplicate_1_q  & ((!\ALUreg[1]~_Duplicate_1_q ))) ) ) # ( !\ALUreg[3]~_Duplicate_1_q  & ( (!\ALUreg[2]~_Duplicate_1_q ) # 
// (!\ALUreg[1]~_Duplicate_1_q  $ (\ALUreg[0]~_Duplicate_1_q )) ) )

	.dataa(!\ALUreg[2]~_Duplicate_1_q ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~1 .extended_lut = "off";
defparam \a3|HEX0~1 .lut_mask = 64'hEEBBEEBBAACCAACC;
defparam \a3|HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \a3|HEX0~2 (
// Equation(s):
// \a3|HEX0~2_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[3]~_Duplicate_1_q ) # ((!\ALUreg[1]~_Duplicate_1_q  & \ALUreg[0]~_Duplicate_1_q )) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( ((!\ALUreg[1]~_Duplicate_1_q ) # (\ALUreg[0]~_Duplicate_1_q )) # 
// (\ALUreg[3]~_Duplicate_1_q ) ) )

	.dataa(!\ALUreg[3]~_Duplicate_1_q ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~2 .extended_lut = "off";
defparam \a3|HEX0~2 .lut_mask = 64'hDDFFDDFFAAEEAAEE;
defparam \a3|HEX0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \a3|HEX0~3 (
// Equation(s):
// \a3|HEX0~3_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[1]~_Duplicate_1_q  & ((\ALUreg[0]~_Duplicate_1_q ) # (\ALUreg[3]~_Duplicate_1_q ))) # (\ALUreg[1]~_Duplicate_1_q  & ((!\ALUreg[0]~_Duplicate_1_q ))) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( 
// (!\ALUreg[3]~_Duplicate_1_q  & ((!\ALUreg[0]~_Duplicate_1_q ) # (\ALUreg[1]~_Duplicate_1_q ))) # (\ALUreg[3]~_Duplicate_1_q  & ((!\ALUreg[1]~_Duplicate_1_q ) # (\ALUreg[0]~_Duplicate_1_q ))) ) )

	.dataa(gnd),
	.datab(!\ALUreg[3]~_Duplicate_1_q ),
	.datac(!\ALUreg[1]~_Duplicate_1_q ),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~3 .extended_lut = "off";
defparam \a3|HEX0~3 .lut_mask = 64'hFC3FFC3F3FF03FF0;
defparam \a3|HEX0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \a3|HEX0~4 (
// Equation(s):
// \a3|HEX0~4_combout  = (!\ALUreg[1]~_Duplicate_1_q  & ((!\ALUreg[2]~_Duplicate_1_q  & ((!\ALUreg[0]~_Duplicate_1_q ))) # (\ALUreg[2]~_Duplicate_1_q  & (\ALUreg[3]~_Duplicate_1_q )))) # (\ALUreg[1]~_Duplicate_1_q  & (((!\ALUreg[0]~_Duplicate_1_q ) # 
// (\ALUreg[3]~_Duplicate_1_q ))))

	.dataa(!\ALUreg[2]~_Duplicate_1_q ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(!\ALUreg[3]~_Duplicate_1_q ),
	.datad(!\ALUreg[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~4 .extended_lut = "off";
defparam \a3|HEX0~4 .lut_mask = 64'hBF07BF07BF07BF07;
defparam \a3|HEX0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \a3|HEX0~5 (
// Equation(s):
// \a3|HEX0~5_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[0]~_Duplicate_1_q ) # (!\ALUreg[1]~_Duplicate_1_q  $ (\ALUreg[3]~_Duplicate_1_q )) ) ) # ( !\ALUreg[2]~_Duplicate_1_q  & ( ((!\ALUreg[0]~_Duplicate_1_q  & !\ALUreg[1]~_Duplicate_1_q )) # 
// (\ALUreg[3]~_Duplicate_1_q ) ) )

	.dataa(!\ALUreg[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\ALUreg[1]~_Duplicate_1_q ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~5 .extended_lut = "off";
defparam \a3|HEX0~5 .lut_mask = 64'hA0FFA0FFFAAFFAAF;
defparam \a3|HEX0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \a3|HEX0~6 (
// Equation(s):
// \a3|HEX0~6_combout  = ( \ALUreg[2]~_Duplicate_1_q  & ( (!\ALUreg[0]~_Duplicate_1_q  & ((!\ALUreg[3]~_Duplicate_1_q ) # (\ALUreg[1]~_Duplicate_1_q ))) # (\ALUreg[0]~_Duplicate_1_q  & ((!\ALUreg[1]~_Duplicate_1_q ) # (\ALUreg[3]~_Duplicate_1_q ))) ) ) # ( 
// !\ALUreg[2]~_Duplicate_1_q  & ( (\ALUreg[3]~_Duplicate_1_q ) # (\ALUreg[1]~_Duplicate_1_q ) ) )

	.dataa(!\ALUreg[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\ALUreg[1]~_Duplicate_1_q ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a3|HEX0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a3|HEX0~6 .extended_lut = "off";
defparam \a3|HEX0~6 .lut_mask = 64'h0FFF0FFFFA5FFA5F;
defparam \a3|HEX0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \KEY[1]~input_o  & ( (\SW[3]~input_o  & !\KEY[2]~input_o ) ) ) # ( !\KEY[1]~input_o  & ( !\KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'hF0F0F0F030303030;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( \KEY[3]~input_o  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "off";
defparam \Mux2~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \WideAnd0~1 (
// Equation(s):
// \WideAnd0~1_combout  = ( \ALUreg[0]~_Duplicate_1_q  & ( (\ALUreg[1]~_Duplicate_1_q  & (\ALUreg[3]~_Duplicate_1_q  & \ALUreg[2]~_Duplicate_1_q )) ) )

	.dataa(!\ALUreg[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\ALUreg[3]~_Duplicate_1_q ),
	.datad(!\ALUreg[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideAnd0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideAnd0~1 .extended_lut = "off";
defparam \WideAnd0~1 .lut_mask = 64'h0000000000050005;
defparam \WideAnd0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( !\SW[3]~input_o  & ( \KEY[3]~input_o  & ( (!\KEY[2]~input_o  & (!\Mux2~0_combout  & \KEY[1]~input_o )) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\Mux2~0_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h0000000008080000;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \KEY[1]~input_o  & ( \ALUreg[0]~_Duplicate_1_q  & ( (\SW[2]~input_o  & (!\SW[0]~input_o  & (!\SW[3]~input_o  & !\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\ALUreg[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h0000000000004000;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \ALUreg[1]~_Duplicate_1_q  & ( \ALUreg[2]~_Duplicate_1_q  & ( ((!\SW[0]~input_o  & (ALUreg[4])) # (\SW[0]~input_o  & ((\ALUreg[3]~_Duplicate_1_q )))) # (\SW[1]~input_o ) ) ) ) # ( !\ALUreg[1]~_Duplicate_1_q  & ( 
// \ALUreg[2]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & (((\SW[1]~input_o )) # (ALUreg[4]))) # (\SW[0]~input_o  & (((\ALUreg[3]~_Duplicate_1_q  & !\SW[1]~input_o )))) ) ) ) # ( \ALUreg[1]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & 
// (ALUreg[4] & ((!\SW[1]~input_o )))) # (\SW[0]~input_o  & (((\SW[1]~input_o ) # (\ALUreg[3]~_Duplicate_1_q )))) ) ) ) # ( !\ALUreg[1]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (ALUreg[4])) # 
// (\SW[0]~input_o  & ((\ALUreg[3]~_Duplicate_1_q ))))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!ALUreg[4]),
	.datac(!\ALUreg[3]~_Duplicate_1_q ),
	.datad(!\SW[1]~input_o ),
	.datae(!\ALUreg[1]~_Duplicate_1_q ),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h2700275527AA27FF;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \SW[2]~input_o  & ( \ShiftLeft0~1_combout  & ( (!\KEY[1]~input_o  & (\WideAnd0~0_combout  & \WideAnd0~1_combout )) ) ) ) # ( !\SW[2]~input_o  & ( \ShiftLeft0~1_combout  & ( (!\KEY[1]~input_o  & (((\WideAnd0~0_combout  & 
// \WideAnd0~1_combout )))) # (\KEY[1]~input_o  & (!\SW[3]~input_o )) ) ) ) # ( \SW[2]~input_o  & ( !\ShiftLeft0~1_combout  & ( (!\KEY[1]~input_o  & (\WideAnd0~0_combout  & \WideAnd0~1_combout )) ) ) ) # ( !\SW[2]~input_o  & ( !\ShiftLeft0~1_combout  & ( 
// (!\KEY[1]~input_o  & (\WideAnd0~0_combout  & \WideAnd0~1_combout )) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\WideAnd0~0_combout ),
	.datad(!\WideAnd0~1_combout ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h000A000A444E000A;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \adder0|x2|cout~0_combout  & ( (!\KEY[1]~input_o  & (((\ALUreg[3]~_Duplicate_1_q )) # (\SW[3]~input_o ))) # (\KEY[1]~input_o  & (((\Add0~17_sumout )))) ) ) # ( !\adder0|x2|cout~0_combout  & ( (!\KEY[1]~input_o  & (\SW[3]~input_o  & 
// ((\ALUreg[3]~_Duplicate_1_q )))) # (\KEY[1]~input_o  & (((\Add0~17_sumout )))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\Add0~17_sumout ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\adder0|x2|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h0527052727AF27AF;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \Mux3~2_combout  & ( (!\KEY[3]~input_o  & (\KEY[2]~input_o )) # (\KEY[3]~input_o  & (!\KEY[2]~input_o  & (!\Mux7~1_combout  & !\Mux3~1_combout ))) ) ) # ( !\Mux3~2_combout  & ( (!\KEY[3]~input_o ) # ((!\KEY[2]~input_o  & 
// (!\Mux7~1_combout  & !\Mux3~1_combout ))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\Mux7~1_combout ),
	.datad(!\Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'hEAAAEAAA62226222;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \Mult0~12  & ( \Mux3~3_combout  & ( (\KEY[2]~input_o  & (!\KEY[1]~input_o  & \Add0~1_sumout )) ) ) ) # ( !\Mult0~12  & ( \Mux3~3_combout  & ( (\KEY[2]~input_o  & (!\KEY[1]~input_o  & \Add0~1_sumout )) ) ) ) # ( \Mult0~12  & ( 
// !\Mux3~3_combout  & ( ((!\KEY[2]~input_o ) # (!\KEY[1]~input_o )) # (ALUreg[4]) ) ) ) # ( !\Mult0~12  & ( !\Mux3~3_combout  & ( (!\KEY[2]~input_o ) # ((ALUreg[4] & \KEY[1]~input_o )) ) ) )

	.dataa(!ALUreg[4]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\Add0~1_sumout ),
	.datae(!\Mult0~12 ),
	.dataf(!\Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'hCDCDFDFD00300030;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \ALUreg[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUreg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[4] .is_wysiwyg = "true";
defparam \ALUreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \ALUreg[1]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & ((\ALUreg[2]~_Duplicate_1_q ))) # (\SW[1]~input_o  & (\ALUreg[0]~_Duplicate_1_q )))) # (\SW[0]~input_o  & (!\SW[1]~input_o )) ) ) # ( 
// !\ALUreg[1]~_Duplicate_1_q  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & ((\ALUreg[2]~_Duplicate_1_q ))) # (\SW[1]~input_o  & (\ALUreg[0]~_Duplicate_1_q )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\ALUreg[0]~_Duplicate_1_q ),
	.datad(!\ALUreg[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\ALUreg[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h028A028A46CE46CE;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & \SW[1]~input_o ) ) ) # ( !\SW[0]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \SW[0]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ALUreg[1]~_Duplicate_1_q  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # (\ALUreg[0]~_Duplicate_1_q ))) ) ) # ( !\ALUreg[1]~_Duplicate_1_q  & ( (!\SW[1]~input_o  & (\ALUreg[0]~_Duplicate_1_q  & \SW[0]~input_o )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\ALUreg[0]~_Duplicate_1_q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\ALUreg[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = ( ALUreg[4] & ( \ALUreg[2]~_Duplicate_1_q  & ( ((!\Mux2~1_combout  & (\ShiftLeft0~2_combout )) # (\Mux2~1_combout  & ((\ALUreg[3]~_Duplicate_1_q )))) # (\Mux2~2_combout ) ) ) ) # ( !ALUreg[4] & ( \ALUreg[2]~_Duplicate_1_q  & ( 
// (!\Mux2~2_combout  & ((!\Mux2~1_combout  & (\ShiftLeft0~2_combout )) # (\Mux2~1_combout  & ((\ALUreg[3]~_Duplicate_1_q ))))) # (\Mux2~2_combout  & (((\Mux2~1_combout )))) ) ) ) # ( ALUreg[4] & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\Mux2~2_combout  & 
// ((!\Mux2~1_combout  & (\ShiftLeft0~2_combout )) # (\Mux2~1_combout  & ((\ALUreg[3]~_Duplicate_1_q ))))) # (\Mux2~2_combout  & (((!\Mux2~1_combout )))) ) ) ) # ( !ALUreg[4] & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\Mux2~2_combout  & ((!\Mux2~1_combout  & 
// (\ShiftLeft0~2_combout )) # (\Mux2~1_combout  & ((\ALUreg[3]~_Duplicate_1_q ))))) ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\Mux2~2_combout ),
	.datac(!\Mux2~1_combout ),
	.datad(!\ALUreg[3]~_Duplicate_1_q ),
	.datae(!ALUreg[4]),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~7 .extended_lut = "off";
defparam \Mux2~7 .lut_mask = 64'h404C707C434F737F;
defparam \Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = ( \Mux2~3_combout  & ( \Mux2~7_combout  ) ) # ( !\Mux2~3_combout  & ( \Mux2~7_combout  & ( (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~1_combout  & \WideAnd0~0_combout ))) ) ) ) # ( \Mux2~3_combout  & ( !\Mux2~7_combout  & ( 
// (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~1_combout  & \WideAnd0~0_combout ))) ) ) ) # ( !\Mux2~3_combout  & ( !\Mux2~7_combout  & ( (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~1_combout  & \WideAnd0~0_combout ))) ) ) )

	.dataa(!\Mux2~5_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\WideAnd0~1_combout ),
	.datad(!\WideAnd0~0_combout ),
	.datae(!\Mux2~3_combout ),
	.dataf(!\Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~8 .extended_lut = "off";
defparam \Mux2~8 .lut_mask = 64'h000100010001FFFF;
defparam \Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = ( !\KEY[3]~input_o  & ( (\KEY[2]~input_o  & (!\KEY[1]~input_o  & (!\ALUreg[1]~_Duplicate_1_q  $ ((!\SW[1]~input_o ))))) ) ) # ( \KEY[3]~input_o  & ( ((ALUreg[5] & (\KEY[1]~input_o  & ((\Mux2~0_combout ) # (\KEY[2]~input_o ))))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\ALUreg[1]~_Duplicate_1_q ),
	.datac(!ALUreg[5]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\Mux2~0_combout ),
	.datag(!\SW[1]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~9 .extended_lut = "on";
defparam \Mux2~9 .lut_mask = 64'h140000051400000F;
defparam \Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = ( \Mult0~13  & ( (((!\Mux2~4_combout  & \Mux2~5_combout )) # (\Mux2~9_combout )) # (\Mux2~8_combout ) ) ) # ( !\Mult0~13  & ( (\Mux2~9_combout ) # (\Mux2~8_combout ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\Mux2~5_combout ),
	.datac(!\Mux2~8_combout ),
	.datad(!\Mux2~9_combout ),
	.datae(gnd),
	.dataf(!\Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~6 .extended_lut = "off";
defparam \Mux2~6 .lut_mask = 64'h0FFF0FFF2FFF2FFF;
defparam \Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N38
dffeas \ALUreg[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUreg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[5] .is_wysiwyg = "true";
defparam \ALUreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( ALUreg[5] & ( \ALUreg[3]~_Duplicate_1_q  & ( ((!\Mux2~1_combout  & ((\ShiftLeft0~3_combout ))) # (\Mux2~1_combout  & (ALUreg[4]))) # (\Mux2~2_combout ) ) ) ) # ( !ALUreg[5] & ( \ALUreg[3]~_Duplicate_1_q  & ( (!\Mux2~1_combout  & 
// (((\ShiftLeft0~3_combout  & !\Mux2~2_combout )))) # (\Mux2~1_combout  & (((\Mux2~2_combout )) # (ALUreg[4]))) ) ) ) # ( ALUreg[5] & ( !\ALUreg[3]~_Duplicate_1_q  & ( (!\Mux2~1_combout  & (((\Mux2~2_combout ) # (\ShiftLeft0~3_combout )))) # 
// (\Mux2~1_combout  & (ALUreg[4] & ((!\Mux2~2_combout )))) ) ) ) # ( !ALUreg[5] & ( !\ALUreg[3]~_Duplicate_1_q  & ( (!\Mux2~2_combout  & ((!\Mux2~1_combout  & ((\ShiftLeft0~3_combout ))) # (\Mux2~1_combout  & (ALUreg[4])))) ) ) )

	.dataa(!ALUreg[4]),
	.datab(!\ShiftLeft0~3_combout ),
	.datac(!\Mux2~1_combout ),
	.datad(!\Mux2~2_combout ),
	.datae(!ALUreg[5]),
	.dataf(!\ALUreg[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \Mux2~3_combout  & ( \Mux1~2_combout  ) ) # ( !\Mux2~3_combout  & ( \Mux1~2_combout  & ( (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~0_combout  & \WideAnd0~1_combout ))) ) ) ) # ( \Mux2~3_combout  & ( !\Mux1~2_combout  & ( 
// (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~0_combout  & \WideAnd0~1_combout ))) ) ) ) # ( !\Mux2~3_combout  & ( !\Mux1~2_combout  & ( (\Mux2~5_combout  & (\Mux2~4_combout  & (\WideAnd0~0_combout  & \WideAnd0~1_combout ))) ) ) )

	.dataa(!\Mux2~5_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\WideAnd0~0_combout ),
	.datad(!\WideAnd0~1_combout ),
	.datae(!\Mux2~3_combout ),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h000100010001FFFF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( ALUreg[6] & ( \ALUout~0_combout  & ( (!\KEY[2]~input_o  & (\Mux2~0_combout  & (\KEY[1]~input_o  & \KEY[3]~input_o ))) # (\KEY[2]~input_o  & ((!\KEY[1]~input_o  $ (\KEY[3]~input_o )))) ) ) ) # ( !ALUreg[6] & ( \ALUout~0_combout  & ( 
// (\KEY[2]~input_o  & (!\KEY[1]~input_o  & !\KEY[3]~input_o )) ) ) ) # ( ALUreg[6] & ( !\ALUout~0_combout  & ( (\KEY[1]~input_o  & (\KEY[3]~input_o  & ((\KEY[2]~input_o ) # (\Mux2~0_combout )))) ) ) )

	.dataa(!\Mux2~0_combout ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(!ALUreg[6]),
	.dataf(!\ALUout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0000000730003007;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \Mux1~0_combout  ) # ( !\Mux1~0_combout  & ( ((!\Mux2~4_combout  & (\Mux2~5_combout  & \Mult0~14 ))) # (\Mux1~3_combout ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\Mux2~5_combout ),
	.datac(!\Mux1~3_combout ),
	.datad(!\Mult0~14 ),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0F2F0F2FFFFFFFFF;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N59
dffeas \ALUreg[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUreg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[6] .is_wysiwyg = "true";
defparam \ALUreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \ALUreg[3]~_Duplicate_1_q  & ( \ALUreg[2]~_Duplicate_1_q  & ( (\SW[3]~input_o  & !\KEY[1]~input_o ) ) ) ) # ( !\ALUreg[3]~_Duplicate_1_q  & ( \ALUreg[2]~_Duplicate_1_q  & ( (!\SW[3]~input_o  & !\KEY[1]~input_o ) ) ) ) # ( 
// \ALUreg[3]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (\SW[3]~input_o  & !\KEY[1]~input_o ) ) ) ) # ( !\ALUreg[3]~_Duplicate_1_q  & ( !\ALUreg[2]~_Duplicate_1_q  & ( (!\KEY[1]~input_o  & (((!\SW[3]~input_o )))) # (\KEY[1]~input_o  & 
// (!\ALUreg[1]~_Duplicate_1_q  & ((\Mux2~0_combout )))) ) ) )

	.dataa(!\ALUreg[1]~_Duplicate_1_q ),
	.datab(!\SW[3]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\Mux2~0_combout ),
	.datae(!\ALUreg[3]~_Duplicate_1_q ),
	.dataf(!\ALUreg[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'hC0CA3030C0C03030;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~3_combout  & ( (\KEY[2]~input_o  & (((\ALUreg[0]~_Duplicate_1_q  & \KEY[1]~input_o )) # (\KEY[3]~input_o ))) ) ) # ( !\Mux0~3_combout  & ( \KEY[2]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\ALUreg[0]~_Duplicate_1_q ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h3333333311131113;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !\KEY[2]~input_o  & ( \KEY[1]~input_o  & ( (!\SW[3]~input_o  & \KEY[3]~input_o ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h000000000A0A0000;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \SW[1]~input_o  & ( ALUreg[6] & ( (!\SW[0]~input_o  & ((ALUreg[5]))) # (\SW[0]~input_o  & (ALUreg[4])) ) ) ) # ( !\SW[1]~input_o  & ( ALUreg[6] & ( (\SW[0]~input_o ) # (ALUreg[7]) ) ) ) # ( \SW[1]~input_o  & ( !ALUreg[6] & ( 
// (!\SW[0]~input_o  & ((ALUreg[5]))) # (\SW[0]~input_o  & (ALUreg[4])) ) ) ) # ( !\SW[1]~input_o  & ( !ALUreg[6] & ( (ALUreg[7] & !\SW[0]~input_o ) ) ) )

	.dataa(!ALUreg[7]),
	.datab(!ALUreg[4]),
	.datac(!ALUreg[5]),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!ALUreg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h55000F3355FF0F33;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \ShiftLeft0~4_combout  & ( (\Mux0~0_combout  & ((!\SW[2]~input_o ) # (\ShiftLeft0~0_combout ))) ) ) # ( !\ShiftLeft0~4_combout  & ( (\SW[2]~input_o  & (\ShiftLeft0~0_combout  & \Mux0~0_combout )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h0005000500AF00AF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \Mux0~2_combout  & ( \Mult0~15  ) ) # ( !\Mux0~2_combout  & ( \Mult0~15  & ( (\Mux0~4_combout  & ((!\KEY[1]~input_o ) # ((!\KEY[3]~input_o ) # (ALUreg[7])))) ) ) ) # ( \Mux0~2_combout  & ( !\Mult0~15  ) ) # ( !\Mux0~2_combout  & ( 
// !\Mult0~15  & ( (\Mux0~4_combout  & ((!\KEY[3]~input_o ) # ((\KEY[1]~input_o  & ALUreg[7])))) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!ALUreg[7]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\Mux0~4_combout ),
	.datae(!\Mux0~2_combout ),
	.dataf(!\Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h00F1FFFF00FBFFFF;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N32
dffeas \ALUreg[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUreg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg[7] .is_wysiwyg = "true";
defparam \ALUreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \a4|HEX0~0 (
// Equation(s):
// \a4|HEX0~0_combout  = ( ALUreg[4] & ( (!ALUreg[6] & (!ALUreg[7] $ (!ALUreg[5]))) # (ALUreg[6] & ((!ALUreg[7]) # (ALUreg[5]))) ) ) # ( !ALUreg[4] & ( (!ALUreg[6]) # ((ALUreg[5]) # (ALUreg[7])) ) )

	.dataa(gnd),
	.datab(!ALUreg[6]),
	.datac(!ALUreg[7]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~0 .extended_lut = "off";
defparam \a4|HEX0~0 .lut_mask = 64'hCFFFCFFF3CF33CF3;
defparam \a4|HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \a4|HEX0~1 (
// Equation(s):
// \a4|HEX0~1_combout  = ( ALUreg[7] & ( (!ALUreg[4] & (!ALUreg[6])) # (ALUreg[4] & ((!ALUreg[5]))) ) ) # ( !ALUreg[7] & ( (!ALUreg[6]) # (!ALUreg[4] $ (ALUreg[5])) ) )

	.dataa(gnd),
	.datab(!ALUreg[4]),
	.datac(!ALUreg[6]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~1 .extended_lut = "off";
defparam \a4|HEX0~1 .lut_mask = 64'hFCF3FCF3F3C0F3C0;
defparam \a4|HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \a4|HEX0~2 (
// Equation(s):
// \a4|HEX0~2_combout  = ( ALUreg[6] & ( (!ALUreg[7]) # ((ALUreg[4] & !ALUreg[5])) ) ) # ( !ALUreg[6] & ( ((!ALUreg[5]) # (ALUreg[7])) # (ALUreg[4]) ) )

	.dataa(gnd),
	.datab(!ALUreg[4]),
	.datac(!ALUreg[7]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~2 .extended_lut = "off";
defparam \a4|HEX0~2 .lut_mask = 64'hFF3FFF3FF3F0F3F0;
defparam \a4|HEX0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \a4|HEX0~3 (
// Equation(s):
// \a4|HEX0~3_combout  = ( ALUreg[4] & ( (!ALUreg[6] & ((ALUreg[5]) # (ALUreg[7]))) # (ALUreg[6] & ((!ALUreg[5]))) ) ) # ( !ALUreg[4] & ( (!ALUreg[7] & ((!ALUreg[6]) # (ALUreg[5]))) # (ALUreg[7] & ((!ALUreg[5]) # (ALUreg[6]))) ) )

	.dataa(!ALUreg[7]),
	.datab(!ALUreg[6]),
	.datac(!ALUreg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALUreg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~3 .extended_lut = "off";
defparam \a4|HEX0~3 .lut_mask = 64'hDBDBDBDB7C7C7C7C;
defparam \a4|HEX0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \a4|HEX0~4 (
// Equation(s):
// \a4|HEX0~4_combout  = ( ALUreg[4] & ( (ALUreg[7] & ((ALUreg[5]) # (ALUreg[6]))) ) ) # ( !ALUreg[4] & ( (!ALUreg[6]) # ((ALUreg[5]) # (ALUreg[7])) ) )

	.dataa(gnd),
	.datab(!ALUreg[6]),
	.datac(!ALUreg[7]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~4 .extended_lut = "off";
defparam \a4|HEX0~4 .lut_mask = 64'hCFFFCFFF030F030F;
defparam \a4|HEX0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \a4|HEX0~5 (
// Equation(s):
// \a4|HEX0~5_combout  = ( ALUreg[6] & ( (!ALUreg[4]) # (!ALUreg[7] $ (ALUreg[5])) ) ) # ( !ALUreg[6] & ( ((!ALUreg[4] & !ALUreg[5])) # (ALUreg[7]) ) )

	.dataa(gnd),
	.datab(!ALUreg[4]),
	.datac(!ALUreg[7]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~5 .extended_lut = "off";
defparam \a4|HEX0~5 .lut_mask = 64'hCF0FCF0FFCCFFCCF;
defparam \a4|HEX0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \a4|HEX0~6 (
// Equation(s):
// \a4|HEX0~6_combout  = ( ALUreg[4] & ( (!ALUreg[6] $ (!ALUreg[5])) # (ALUreg[7]) ) ) # ( !ALUreg[4] & ( (!ALUreg[6] $ (!ALUreg[7])) # (ALUreg[5]) ) )

	.dataa(gnd),
	.datab(!ALUreg[6]),
	.datac(!ALUreg[7]),
	.datad(!ALUreg[5]),
	.datae(gnd),
	.dataf(!ALUreg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a4|HEX0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a4|HEX0~6 .extended_lut = "off";
defparam \a4|HEX0~6 .lut_mask = 64'h3CFF3CFF3FCF3FCF;
defparam \a4|HEX0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
