verilog work "../ok_sim/okPipeOut.v"
verilog work "../ok_sim/okTriggerIn.v"
verilog work "../ok_sim/okWireOR.v"
verilog work "../ok_sim/okWireIn.v"
verilog work "../ok_sim/okWireOut.v"
verilog work "../ok_sim/okHost.v"
verilog work "../ok_sim/glbl.v"

verilog work "../adc_controller.v"
verilog work "../clk_sync.v"
verilog work "../dac_controller.v"
verilog work "../dac_instr_queue.v"
verilog work "../dds_controller.v"
verilog work "../frontpanel_interface.v"
verilog work "../mux_n_chan.v"
verilog work "../output_preprocessor.v"
verilog work "../oversample_filter.v"
verilog work "../pid_controller.v"
verilog work "../pid_core.v"
verilog work "../pipe_tx_fifo.v"
verilog work "../router.v"
verilog work "../ip_core/fifo_19.v"
verilog work "../ip_core/fifo_16.v"
verilog work "pid_controller_tf.v"
