Cache size                    : 4
Block size                    : 128
Associativity                 : 1
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 1
Model as 3D memory       	 : 1
Access mode                   : 2
Data array cell type          : 4
Data array peripheral type    : 1
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 0 100
Design objective (UCA dev)    : 50 100000 100000 100000 1000000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 2
Interconnect projection       : 1
Wire signaling               : 0
Print level                   : 1
ECC overhead                  : 0
Page size                     : 16384
Burst length                  : 1
Internal prefetch width       : 128
Force cache config            : 1
Ndwl                          : 128
Ndbl                          : 32
Nspd                          : 1
Ndcm                          : 1
Ndsam1                        : 1
Ndsam2                        : 1
Subarray Driver direction       : 1
iostate                       : READ
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = 35
IO Votlage Margin (V) = -0.055
IO Dynamic Power (mW) = 1830.77 PHY Power (mW) = 390.448 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 4402.64
-------  CACTI (version 7.0.3DD Prerelease of Aug, 2012) 3D DRAM Main Memory  -------

Memory Parameters:
	Total memory size (Gb): 4
	Stacked die count: 4
	TSV projection: ITRS aggressive
	Number of banks: 1
	Technology size (nm): 32
	Page size (bits): 16384
	Burst depth: 1
	Chip IO width: 1024
	Best Ndwl: 128
	Best Ndbl: 32
 Best Nspd: 1
 # of Subarrays per mat: 4
 # of Mats32
	# rows in subarray: 2048
	# columns in subarray: 128
    Number of banks: 1
    Bank Size (bytes): %d
4
Results:
Timing Components:
	   t_RCD (Row to column command delay): 11.4443 ns
	   t_RAS (Row access strobe latency): 53.8949 ns
	   t_RC (Row cycle): 96.8593 ns
	   t_CAS (Column access strobe latency): 12.7928 ns
	   t_RP (Row precharge latency): 43.6873 ns
	   t_RRD (Row activation to row activation delay): 2.06125 ns
Power Components:
	   Activation energy: 3.77163 nJ
	   Read energy: 5.53053 nJ
	   Write energy: 5.53056 nJ
	   Precharge energy: 3.67415 nJ
Area Components:
	   DRAM core area: 23.0691 mm2
	   Area efficiency: 28.597%
	   DRAM die width: 2.75926 mm
	   DRAM die height: 8.35584 mm
TSV Components:
	   TSV area overhead: 0.013152 mm2
	   TSV latency overhead: 0.722927 ns
	   TSV energy overhead per access: 0.543747 nJ


3D DRAM Detail Components:


Time Components:

	 row activation bus delay (ns): 1.33832
	 row predecoder delay (ns): 0.476473
	 row decoder delay (ns): 4.23116
	 local wordline delay (ns): 0.631713
	 bitline delay (ns): 5.83001
	 sense amp delay (ns): 0.0284562
	 column access bus delay (ns): 1.33832
	 column predecoder delay (ns): 0.125378
	 column decoder delay (ns): 0.877813
	 datapath bus delay (ns): 1.33832
	 global dataline delay (ns): 4.15473
	 local dataline delay (ns): 0.230689
	 data buffer delay (ns): 2.5
	 subarray output driver delay (ns): 0.250096

Energy Components:

	 row activation bus energy (nJ): 0.0649142
	 row predecoder energy (nJ): 0.000247436
	 row decoder energy (nJ): 0.00217973
	 local wordline energy (nJ): 0.00396635
	 bitline energy (nJ): 3.09233
	 sense amp energy (nJ): 0.0642456
	 column access bus energy (nJ): 0.0567999
	 column predecoder energy (nJ): 5.83252e-06
	 column decoder energy (nJ): 9.7847e-05
	 column selectline energy (nJ): 0.025785
	 datapath bus energy (nJ): 4.15451
	 global dataline energy (nJ): 0.290475
	 local dataline energy (nJ): 0.160774
	 data buffer energy (nJ): 0.00452513

Area Components:

	 DRAM cell area (mm2): 6.59707
	 local WL driver area (mm2): 10.6526
	 subarray sense amp area (mm2): 0.371486
	 row predecoder/decoder area (mm2): 0.0241875
	 column predecoder/decoder area (mm2): 1.77066e-05
	 center stripe bus area (mm2): 1.79318
	 address bus area (mm2): 0
	 data bus area (mm2): 0.709188
	 data driver area (mm2): 0.0067055
	 IO secondary sense amp area (mm2): 0.00288358
	 TSV area (mm2): 0.013152

Wire Properties:

  Delay Optimal
	Repeater size - 201.37 
	Repeater spacing - 0.276542 (mm) 
	Delay - 0.20138 (ns/mm) 
	PowerD - 0.000610487 (nJ/mm) 
	PowerL - 9.53969e-06 (mW/mm) 
	PowerLgate - 2.1055e-06 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 98.3697 
	Repeater spacing - 0.376542 (mm) 
	Delay - 0.211387 (ns/mm) 
	PowerD - 0.000370658 (nJ/mm) 
	PowerL - 3.42254e-06 (mW/mm) 
	PowerLgate - 7.55389e-07 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 97.3697 
	Repeater spacing - 0.476542 (mm) 
	Delay - 0.221465 (ns/mm) 
	PowerD - 0.000357143 (nJ/mm) 
	PowerL - 2.67685e-06 (mW/mm) 
	PowerLgate - 5.90807e-07 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 72.3697 
	Repeater spacing - 0.476542 (mm) 
	Delay - 0.240905 (ns/mm) 
	PowerD - 0.000320751 (nJ/mm) 
	PowerL - 1.98956e-06 (mW/mm) 
	PowerLgate - 4.39115e-07 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 66.3697 
	Repeater spacing - 0.576542 (mm) 
	Delay - 0.260788 (ns/mm) 
	PowerD - 0.000308945 (nJ/mm) 
	PowerL - 1.50813e-06 (mW/mm) 
	PowerLgate - 3.3286e-07 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.300932 (ns) 
	powerD - 4.01391e-06 (nJ) 
	PowerL - 1.31496e-10 (mW) 
	PowerLgate - 5.24587e-11 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


top 3 best memory configurations are:
Memory    cap: 4 GB num_bobs: 1 bw: 800 (MHz) cost: $40.38 energy: 22.5602 (nJ) 
 {
 (0)  BoB       cap: 4 GB num_channels: 1 bw: 800 (MHz) cost: $40.38 energy: 22.5602 (nJ) 
    ==============
    (0) cap: 4 GB bw: 800 (MHz) cost: $40.38 dpc: 1 energy: 22.5602 (nJ)  DIMM:  UDIMM  low power: F [ 1(4GB) 0(8GB) 0(16GB) 0(32GB) 0(64GB) ]
    ==============

 }

=============================================

