#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feda8469280 .scope module, "riscv_testbench" "riscv_testbench" 2 2;
 .timescale 0 0;
v0x7feda84afc50_0 .net *"_s10", 7 0, L_0x7feda84b1580;  1 drivers
v0x7feda84afd10_0 .net *"_s12", 0 0, L_0x7feda84b1750;  1 drivers
v0x7feda84afdb0_0 .net *"_s14", 9 0, L_0x7feda84b17f0;  1 drivers
v0x7feda84afe40_0 .net *"_s2", 6 0, L_0x7feda84b1280;  1 drivers
v0x7feda84afee0_0 .net *"_s4", 4 0, L_0x7feda84b1320;  1 drivers
v0x7feda84affd0_0 .net *"_s8", 0 0, L_0x7feda84b14e0;  1 drivers
v0x7feda84b0080_0 .net "alufun", 4 0, v0x7feda84a92c0_0;  1 drivers
v0x7feda84b0160_0 .net "aluout", 31 0, v0x7feda84a8e40_0;  1 drivers
v0x7feda84b01f0_0 .var "clock", 0 0;
v0x7feda84b0380_0 .var "csr_reg", 31 0;
v0x7feda84b0410_0 .net "current_pc", 31 0, v0x7feda84adef0_0;  1 drivers
v0x7feda84b04a0_0 .net "decoded_instruction", 180 0, v0x7feda84ab3d0_0;  1 drivers
v0x7feda84b0530_0 .var "exception", 31 0;
v0x7feda84b05c0_0 .net "instruction", 31 0, L_0x7feda84b1d60;  1 drivers
v0x7feda84b06d0_0 .net "mem_rw", 0 0, v0x7feda84a95a0_0;  1 drivers
v0x7feda84b0760_0 .net "mem_val", 1 0, v0x7feda84a9680_0;  1 drivers
v0x7feda84b0830_0 .net "muxout", 31 0, v0x7feda84ac130_0;  1 drivers
v0x7feda84b0a00_0 .net "next_pc", 31 0, v0x7feda84a7410_0;  1 drivers
v0x7feda84b0a90_0 .net "op1sel", 0 0, v0x7feda84a9730_0;  1 drivers
v0x7feda84b0b20_0 .net "op2_out", 31 0, v0x7feda84acab0_0;  1 drivers
v0x7feda84b0bb0_0 .net "op2sel", 1 0, v0x7feda84a97d0_0;  1 drivers
v0x7feda84b0c80_0 .net "pc_sel", 2 0, v0x7feda84a9990_0;  1 drivers
v0x7feda84b0d10_0 .net "pc_selected", 31 0, v0x7feda84ad9b0_0;  1 drivers
v0x7feda84b0de0_0 .net "rdata", 31 0, v0x7feda84aa4a0_0;  1 drivers
v0x7feda84b0eb0_0 .net "rf_wen", 0 0, v0x7feda84a9a40_0;  1 drivers
v0x7feda84b0f80_0 .net "rs1", 31 0, v0x7feda84af8e0_0;  1 drivers
v0x7feda84b1010_0 .net "rs2", 31 0, v0x7feda84af9b0_0;  1 drivers
v0x7feda84b1120_0 .net "wb_out", 31 0, v0x7feda84acf70_0;  1 drivers
v0x7feda84b11b0_0 .net "wb_sel", 1 0, v0x7feda84a9c40_0;  1 drivers
L_0x7feda84b1280 .part L_0x7feda84b1d60, 25, 7;
L_0x7feda84b1320 .part L_0x7feda84b1d60, 7, 5;
L_0x7feda84b13c0 .concat [ 5 7 0 0], L_0x7feda84b1320, L_0x7feda84b1280;
L_0x7feda84b14e0 .part L_0x7feda84b1d60, 31, 1;
L_0x7feda84b1580 .part L_0x7feda84b1d60, 12, 8;
L_0x7feda84b1750 .part L_0x7feda84b1d60, 20, 1;
L_0x7feda84b17f0 .part L_0x7feda84b1d60, 21, 10;
L_0x7feda84b1890 .concat [ 10 1 8 1], L_0x7feda84b17f0, L_0x7feda84b1750, L_0x7feda84b1580, L_0x7feda84b14e0;
L_0x7feda84b1e10 .part L_0x7feda84b1d60, 12, 20;
L_0x7feda84b1f00 .part L_0x7feda84b1d60, 20, 12;
L_0x7feda84b1fa0 .part L_0x7feda84b1d60, 12, 20;
L_0x7feda84b2480 .part L_0x7feda84b1d60, 15, 5;
L_0x7feda84b2560 .part L_0x7feda84b1d60, 20, 5;
L_0x7feda84b2840 .part L_0x7feda84b1d60, 7, 5;
S_0x7feda846a440 .scope module, "add4" "ADD4" 2 39, 3 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "current_address"
    .port_info 1 /OUTPUT 32 "next_address"
v0x7feda84362a0_0 .net "current_address", 31 0, v0x7feda84adef0_0;  alias, 1 drivers
v0x7feda84a7410_0 .var "next_address", 31 0;
E_0x7feda84952b0 .event edge, v0x7feda84362a0_0;
S_0x7feda84a74d0 .scope module, "alu" "ALU" 2 44, 4 3 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 5 "alufun"
    .port_info 3 /OUTPUT 32 "res"
v0x7feda84a8c30_0 .net "alufun", 4 0, v0x7feda84a92c0_0;  alias, 1 drivers
v0x7feda84a8cf0_0 .net "in1", 31 0, v0x7feda84ac130_0;  alias, 1 drivers
v0x7feda84a8d90_0 .net "in2", 31 0, v0x7feda84acab0_0;  alias, 1 drivers
v0x7feda84a8e40_0 .var "res", 31 0;
E_0x7feda84a7700 .event edge, v0x7feda84a8d90_0, v0x7feda84a8cf0_0;
S_0x7feda84a7740 .scope function, "and_func" "and_func" 4 81, 4 81 0, S_0x7feda84a74d0;
 .timescale 0 0;
v0x7feda84a7900_0 .var "and_func", 31 0;
v0x7feda84a79c0_0 .var/i "and_index", 31 0;
v0x7feda84a7a70_0 .var "num_one", 31 0;
v0x7feda84a7b30_0 .var "num_two", 31 0;
v0x7feda84a7be0_0 .var "result", 31 0;
TD_riscv_testbench.alu.and_func ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84a79c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7feda84a79c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7feda84a7a70_0;
    %load/vec4 v0x7feda84a79c0_0;
    %part/s 1;
    %load/vec4 v0x7feda84a7b30_0;
    %load/vec4 v0x7feda84a79c0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x7feda84a79c0_0;
    %store/vec4 v0x7feda84a7be0_0, 4, 1;
    %load/vec4 v0x7feda84a79c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7feda84a79c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7feda84a7be0_0;
    %store/vec4 v0x7feda84a7900_0, 0, 32;
    %end;
S_0x7feda84a7cd0 .scope function, "or_func" "or_func" 4 55, 4 55 0, S_0x7feda84a74d0;
 .timescale 0 0;
v0x7feda84a7e90_0 .var "num_one", 31 0;
v0x7feda84a7f20_0 .var "num_two", 31 0;
v0x7feda84a7fd0_0 .var "or_func", 31 0;
v0x7feda84a8090_0 .var/i "or_index", 31 0;
v0x7feda84a8140_0 .var "result", 31 0;
TD_riscv_testbench.alu.or_func ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84a8090_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7feda84a8090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7feda84a7e90_0;
    %load/vec4 v0x7feda84a8090_0;
    %part/s 1;
    %load/vec4 v0x7feda84a7f20_0;
    %load/vec4 v0x7feda84a8090_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v0x7feda84a8090_0;
    %store/vec4 v0x7feda84a8140_0, 4, 1;
    %load/vec4 v0x7feda84a8090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7feda84a8090_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7feda84a8140_0;
    %store/vec4 v0x7feda84a7fd0_0, 0, 32;
    %end;
S_0x7feda84a8230 .scope function, "shift_left" "shift_left" 4 43, 4 43 0, S_0x7feda84a74d0;
 .timescale 0 0;
v0x7feda84a83e0_0 .var "base", 31 0;
v0x7feda84a8490_0 .var "power", 31 0;
v0x7feda84a8540_0 .var "result", 31 0;
v0x7feda84a8600_0 .var "shift_left", 31 0;
TD_riscv_testbench.alu.shift_left ;
    %load/vec4 v0x7feda84a83e0_0;
    %store/vec4 v0x7feda84a8540_0, 0, 32;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7feda84a8490_0;
    %cmp/u;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7feda84a8540_0;
    %muli 2, 0, 32;
    %store/vec4 v0x7feda84a8540_0, 0, 32;
    %load/vec4 v0x7feda84a8490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7feda84a8490_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x7feda84a8540_0;
    %store/vec4 v0x7feda84a8600_0, 0, 32;
    %end;
S_0x7feda84a86b0 .scope function, "xor_func" "xor_func" 4 68, 4 68 0, S_0x7feda84a74d0;
 .timescale 0 0;
v0x7feda84a8860_0 .var "num_one", 31 0;
v0x7feda84a8920_0 .var "num_two", 31 0;
v0x7feda84a89d0_0 .var "result", 31 0;
v0x7feda84a8a90_0 .var "xor_func", 31 0;
v0x7feda84a8b40_0 .var/i "xor_index", 31 0;
TD_riscv_testbench.alu.xor_func ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84a8b40_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x7feda84a8b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x7feda84a8860_0;
    %load/vec4 v0x7feda84a8b40_0;
    %part/s 1;
    %load/vec4 v0x7feda84a8920_0;
    %load/vec4 v0x7feda84a8b40_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x7feda84a8b40_0;
    %store/vec4 v0x7feda84a89d0_0, 4, 1;
    %load/vec4 v0x7feda84a8b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7feda84a8b40_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %load/vec4 v0x7feda84a89d0_0;
    %store/vec4 v0x7feda84a8a90_0, 0, 32;
    %end;
S_0x7feda84a8f50 .scope module, "control" "CONTROL" 2 45, 5 3 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "rs1"
    .port_info 2 /INPUT 32 "rs2"
    .port_info 3 /OUTPUT 3 "pc_sel"
    .port_info 4 /OUTPUT 5 "alufun"
    .port_info 5 /OUTPUT 1 "op1sel"
    .port_info 6 /OUTPUT 2 "op2sel"
    .port_info 7 /OUTPUT 2 "wb_sel"
    .port_info 8 /OUTPUT 1 "rf_wen"
    .port_info 9 /OUTPUT 1 "mem_rw"
    .port_info 10 /OUTPUT 2 "mem_val"
v0x7feda84a92c0_0 .var "alufun", 4 0;
v0x7feda84a9390_0 .var "funct3", 3 0;
v0x7feda84a9430_0 .var "funct7", 6 0;
v0x7feda84a94f0_0 .net "inst", 31 0, L_0x7feda84b1d60;  alias, 1 drivers
v0x7feda84a95a0_0 .var "mem_rw", 0 0;
v0x7feda84a9680_0 .var "mem_val", 1 0;
v0x7feda84a9730_0 .var "op1sel", 0 0;
v0x7feda84a97d0_0 .var "op2sel", 1 0;
v0x7feda84a9880_0 .var "opcode", 6 0;
v0x7feda84a9990_0 .var "pc_sel", 2 0;
v0x7feda84a9a40_0 .var "rf_wen", 0 0;
v0x7feda84a9ae0_0 .net "rs1", 31 0, v0x7feda84af8e0_0;  alias, 1 drivers
v0x7feda84a9b90_0 .net "rs2", 31 0, v0x7feda84af9b0_0;  alias, 1 drivers
v0x7feda84a9c40_0 .var "wb_sel", 1 0;
E_0x7feda84a9270 .event edge, v0x7feda84a9b90_0, v0x7feda84a9ae0_0, v0x7feda84a94f0_0;
S_0x7feda84a9e00 .scope module, "data" "DATA" 2 49, 6 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 1 "mem_rw"
    .port_info 2 /INPUT 2 "mem_val"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "rdata"
v0x7feda84aa0c0_0 .net "addr", 31 0, v0x7feda84a8e40_0;  alias, 1 drivers
v0x7feda84aa190_0 .net "clock", 0 0, v0x7feda84b01f0_0;  1 drivers
v0x7feda84aa220_0 .var/i "index", 31 0;
v0x7feda84aa2b0 .array "mem", 3072 245759, 31 0;
v0x7feda84aa340_0 .net "mem_rw", 0 0, v0x7feda84a95a0_0;  alias, 1 drivers
v0x7feda84aa410_0 .net "mem_val", 1 0, v0x7feda84a9680_0;  alias, 1 drivers
v0x7feda84aa4a0_0 .var "rdata", 31 0;
v0x7feda84aa540_0 .net "rs2", 31 0, v0x7feda84af9b0_0;  alias, 1 drivers
E_0x7feda84aa040 .event edge, v0x7feda84a9b90_0, v0x7feda84a8e40_0;
E_0x7feda84aa080 .event edge, v0x7feda84a95a0_0, v0x7feda84a8e40_0;
S_0x7feda84aa680 .scope module, "decoder" "DECODER" 2 43, 7 2 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /OUTPUT 181 "str"
v0x7feda84aace0_0 .net "data", 31 0, L_0x7feda84b1d60;  alias, 1 drivers
v0x7feda84aadb0_0 .var "func3", 2 0;
v0x7feda84aae50_0 .var "func7", 6 0;
v0x7feda84aaf10_0 .var "imm", 11 0;
v0x7feda84aafc0_0 .var "imm20", 19 0;
v0x7feda84ab0b0_0 .var "opcode", 6 0;
v0x7feda84ab160_0 .var "rd", 5 0;
v0x7feda84ab210_0 .var "rs1", 5 0;
v0x7feda84ab2c0_0 .var "rs2", 5 0;
v0x7feda84ab3d0_0 .var "str", 180 0;
E_0x7feda84aa8a0/0 .event edge, v0x7feda84a94f0_0, v0x7feda84ab0b0_0, v0x7feda84aadb0_0, v0x7feda84aae50_0;
E_0x7feda84aa8a0/1 .event edge, v0x7feda84ab3d0_0, v0x7feda84ab160_0, v0x7feda84ab210_0, v0x7feda84ab2c0_0;
E_0x7feda84aa8a0/2 .event edge, v0x7feda84aaf10_0, v0x7feda84aafc0_0;
E_0x7feda84aa8a0 .event/or E_0x7feda84aa8a0/0, E_0x7feda84aa8a0/1, E_0x7feda84aa8a0/2;
S_0x7feda84aa920 .scope function, "rname" "rname" 7 120, 7 120 0, S_0x7feda84aa680;
 .timescale 0 0;
v0x7feda84aaad0_0 .var "name", 31 0;
v0x7feda84aab90_0 .var "r", 4 0;
v0x7feda84aac30_0 .var "rname", 31 0;
TD_riscv_testbench.decoder.rname ;
    %load/vec4 v0x7feda84aab90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %pushi/vec4 2021161080, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.8 ;
    %pushi/vec4 2053468783, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.9 ;
    %pushi/vec4 29281, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.10 ;
    %pushi/vec4 29552, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.11 ;
    %pushi/vec4 26480, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.12 ;
    %pushi/vec4 29808, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84aaad0_0, 0, 32;
    %jmp T_4.41;
T_4.13 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 7 129 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.14 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 7 129 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.15 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 7 129 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.16 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %vpi_call 7 130 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.17 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %vpi_call 7 130 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.18 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.19 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.20 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.21 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.22 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.23 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.24 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.25 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 7 131 "$sformat", v0x7feda84aaad0_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.26 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.27 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.28 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.29 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.30 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.31 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.32 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.33 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.34 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.35 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 7 132 "$sformat", v0x7feda84aaad0_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.36 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 7 133 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.37 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 7 133 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.38 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 7 133 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.39 ;
    %load/vec4 v0x7feda84aab90_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 7 133 "$sformat", v0x7feda84aaad0_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %vpi_call 7 136 "$sformat", v0x7feda84aaad0_0, "%4s", v0x7feda84aaad0_0 {0 0 0};
    %load/vec4 v0x7feda84aaad0_0;
    %store/vec4 v0x7feda84aac30_0, 0, 32;
    %end;
S_0x7feda84ab4b0 .scope task, "ecall" "ecall" 2 76, 2 76 0, S_0x7feda8469280;
 .timescale 0 0;
TD_riscv_testbench.ecall ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7feda84af4b0, 4;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_5.42, 4;
    %vpi_call 2 79 "$finish" {0 0 0};
T_5.42 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7feda84af4b0, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.44, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7feda84af4b0, 4;
    %vpi_call 2 81 "$display", "%d", S<0,vec4,s32> {1 0 0};
T_5.44 ;
    %end;
S_0x7feda84ab660 .scope module, "mem" "MEM" 2 42, 8 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "out"
L_0x7feda84b1d60 .functor BUFZ 32, L_0x7feda84b1a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7feda84ab810_0 .net *"_s0", 31 0, L_0x7feda84b1a30;  1 drivers
L_0x105ab4008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7feda84ab8c0_0 .net/2u *"_s2", 31 0, L_0x105ab4008;  1 drivers
v0x7feda84ab970_0 .net *"_s4", 31 0, L_0x7feda84b1b00;  1 drivers
L_0x105ab4050 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x7feda84aba30_0 .net/2u *"_s6", 31 0, L_0x105ab4050;  1 drivers
v0x7feda84abae0_0 .net *"_s8", 31 0, L_0x7feda84b1be0;  1 drivers
v0x7feda84abbd0_0 .net "address", 31 0, v0x7feda84adef0_0;  alias, 1 drivers
v0x7feda84abc70 .array "mem", 1024 1279, 31 0;
v0x7feda84abd00_0 .net "out", 31 0, L_0x7feda84b1d60;  alias, 1 drivers
L_0x7feda84b1a30 .array/port v0x7feda84abc70, L_0x7feda84b1be0;
L_0x7feda84b1b00 .arith/div 32, v0x7feda84adef0_0, L_0x105ab4008;
L_0x7feda84b1be0 .arith/sub 32, L_0x7feda84b1b00, L_0x105ab4050;
S_0x7feda84abe10 .scope module, "mux" "MUX" 2 46, 9 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op1sel"
    .port_info 1 /INPUT 32 "rs1"
    .port_info 2 /INPUT 20 "upperimm"
    .port_info 3 /OUTPUT 32 "out"
v0x7feda84ac070_0 .net "op1sel", 0 0, v0x7feda84a9730_0;  alias, 1 drivers
v0x7feda84ac130_0 .var "out", 31 0;
v0x7feda84ac1e0_0 .net "rs1", 31 0, v0x7feda84af8e0_0;  alias, 1 drivers
v0x7feda84ac2b0_0 .net "upperimm", 19 0, L_0x7feda84b1e10;  1 drivers
E_0x7feda84ac020 .event edge, v0x7feda84ac2b0_0, v0x7feda84a9ae0_0, v0x7feda84a9730_0;
S_0x7feda84ac3a0 .scope module, "mux4" "MUX4" 2 47, 10 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "wb_sel"
    .port_info 1 /INPUT 32 "alu"
    .port_info 2 /INPUT 32 "csr_reg"
    .port_info 3 /INPUT 32 "pc_4"
    .port_info 4 /INPUT 32 "rdata"
    .port_info 5 /INPUT 2 "op2sel"
    .port_info 6 /INPUT 32 "pc"
    .port_info 7 /INPUT 12 "immi"
    .port_info 8 /INPUT 20 "imms"
    .port_info 9 /INPUT 32 "rs2"
    .port_info 10 /OUTPUT 32 "op2_out"
    .port_info 11 /OUTPUT 32 "wb_out"
v0x7feda84ac810_0 .net "alu", 31 0, v0x7feda84a8e40_0;  alias, 1 drivers
v0x7feda84ac8b0_0 .net "csr_reg", 31 0, v0x7feda84b0380_0;  1 drivers
v0x7feda84ac950_0 .net "immi", 11 0, L_0x7feda84b1f00;  1 drivers
v0x7feda84aca00_0 .net "imms", 19 0, L_0x7feda84b1fa0;  1 drivers
v0x7feda84acab0_0 .var "op2_out", 31 0;
v0x7feda84acb90_0 .net "op2sel", 1 0, v0x7feda84a97d0_0;  alias, 1 drivers
v0x7feda84acc40_0 .net "pc", 31 0, v0x7feda84adef0_0;  alias, 1 drivers
v0x7feda84acd10_0 .net "pc_4", 31 0, v0x7feda84a7410_0;  alias, 1 drivers
v0x7feda84acdb0_0 .net "rdata", 31 0, v0x7feda84aa4a0_0;  alias, 1 drivers
v0x7feda84acee0_0 .net "rs2", 31 0, v0x7feda84af9b0_0;  alias, 1 drivers
v0x7feda84acf70_0 .var "wb_out", 31 0;
v0x7feda84ad020_0 .net "wb_sel", 1 0, v0x7feda84a9c40_0;  alias, 1 drivers
E_0x7feda84ac750/0 .event edge, v0x7feda84aca00_0, v0x7feda84362a0_0, v0x7feda84ac950_0, v0x7feda84a9b90_0;
E_0x7feda84ac750/1 .event edge, v0x7feda84a97d0_0;
E_0x7feda84ac750 .event/or E_0x7feda84ac750/0, E_0x7feda84ac750/1;
E_0x7feda84ac7b0/0 .event edge, v0x7feda84ac8b0_0, v0x7feda84a7410_0, v0x7feda84aa4a0_0, v0x7feda84a8e40_0;
E_0x7feda84ac7b0/1 .event edge, v0x7feda84a9c40_0;
E_0x7feda84ac7b0 .event/or E_0x7feda84ac7b0/0, E_0x7feda84ac7b0/1;
S_0x7feda84ad1d0 .scope module, "mux5" "MUX5" 2 40, 11 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 3 "pc_sel"
    .port_info 2 /INPUT 32 "current_pc"
    .port_info 3 /INPUT 32 "pc_4"
    .port_info 4 /INPUT 32 "jalr"
    .port_info 5 /INPUT 12 "branch"
    .port_info 6 /INPUT 20 "jump"
    .port_info 7 /INPUT 32 "exception"
    .port_info 8 /OUTPUT 32 "out"
v0x7feda84ad500_0 .net "branch", 11 0, L_0x7feda84b13c0;  1 drivers
v0x7feda84ad5c0_0 .net "clock", 0 0, v0x7feda84b01f0_0;  alias, 1 drivers
v0x7feda84ad660_0 .net "current_pc", 31 0, v0x7feda84adef0_0;  alias, 1 drivers
v0x7feda84ad6f0_0 .net "exception", 31 0, v0x7feda84b0530_0;  1 drivers
v0x7feda84af4b0_1 .array/port v0x7feda84af4b0, 1;
v0x7feda84ad780_0 .net "jalr", 31 0, v0x7feda84af4b0_1;  1 drivers
v0x7feda84ad850_0 .net "jump", 19 0, L_0x7feda84b1890;  1 drivers
v0x7feda84ad900_0 .var "jump_loc", 19 0;
v0x7feda84ad9b0_0 .var "out", 31 0;
v0x7feda84ada60_0 .net "pc_4", 31 0, v0x7feda84a7410_0;  alias, 1 drivers
v0x7feda84adb70_0 .net "pc_sel", 2 0, v0x7feda84a9990_0;  alias, 1 drivers
E_0x7feda84ad4b0 .event negedge, v0x7feda84aa190_0;
S_0x7feda84adcd0 .scope module, "pc" "PC" 2 41, 12 1 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "next_address"
    .port_info 2 /OUTPUT 32 "address"
v0x7feda84adef0_0 .var "address", 31 0;
v0x7feda84ae020_0 .net "clock", 0 0, v0x7feda84b01f0_0;  alias, 1 drivers
v0x7feda84ae0c0_0 .net "next_address", 31 0, v0x7feda84ad9b0_0;  alias, 1 drivers
E_0x7feda84adea0 .event posedge, v0x7feda84aa190_0;
S_0x7feda84ae1a0 .scope module, "regfile" "REGFILE" 2 48, 13 3 0, S_0x7feda8469280;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "pc_sel"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 5 "ir1"
    .port_info 3 /INPUT 5 "ir2"
    .port_info 4 /INPUT 5 "ir3"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /INPUT 1 "rf_wen"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /OUTPUT 32 "rs1"
    .port_info 9 /OUTPUT 32 "rs2"
L_0x105ab4098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feda84aeb40_0 .net *"_s10", 1 0, L_0x105ab4098;  1 drivers
v0x7feda84aec00_0 .net *"_s12", 31 0, L_0x7feda84b2220;  1 drivers
v0x7feda84aecb0_0 .net *"_s14", 6 0, L_0x7feda84b2320;  1 drivers
L_0x105ab40e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feda84aed70_0 .net *"_s17", 1 0, L_0x105ab40e0;  1 drivers
v0x7feda84aee20_0 .net *"_s5", 31 0, L_0x7feda84b20a0;  1 drivers
v0x7feda84aef10_0 .net *"_s7", 6 0, L_0x7feda84b2140;  1 drivers
v0x7feda84aefc0_0 .net "clock", 0 0, v0x7feda84b01f0_0;  alias, 1 drivers
v0x7feda84af050_0 .var/i "index", 31 0;
v0x7feda84af100_0 .net "instruction", 31 0, L_0x7feda84b1d60;  alias, 1 drivers
v0x7feda84af210_0 .net "ir1", 4 0, L_0x7feda84b2480;  1 drivers
v0x7feda84af2b0_0 .net "ir2", 4 0, L_0x7feda84b2560;  1 drivers
v0x7feda84af360_0 .net "ir3", 4 0, L_0x7feda84b2840;  1 drivers
v0x7feda84af410_0 .net "pc_sel", 2 0, v0x7feda84a9990_0;  alias, 1 drivers
v0x7feda84af4b0 .array "registers", 0 31, 31 0;
v0x7feda84af830_0 .net "rf_wen", 0 0, v0x7feda84a9a40_0;  alias, 1 drivers
v0x7feda84af8e0_0 .var "rs1", 31 0;
v0x7feda84af9b0_0 .var "rs2", 31 0;
v0x7feda84afb40_0 .net "write_data", 31 0, v0x7feda84acf70_0;  alias, 1 drivers
E_0x7feda84ae490/0 .event edge, v0x7feda84a94f0_0, L_0x7feda84b2220, L_0x7feda84b20a0, v0x7feda84af2b0_0;
E_0x7feda84ae490/1 .event edge, v0x7feda84af210_0;
E_0x7feda84ae490 .event/or E_0x7feda84ae490/0, E_0x7feda84ae490/1;
L_0x7feda84b20a0 .array/port v0x7feda84af4b0, L_0x7feda84b2140;
L_0x7feda84b2140 .concat [ 5 2 0 0], L_0x7feda84b2480, L_0x105ab4098;
L_0x7feda84b2220 .array/port v0x7feda84af4b0, L_0x7feda84b2320;
L_0x7feda84b2320 .concat [ 5 2 0 0], L_0x7feda84b2560, L_0x105ab40e0;
S_0x7feda84ae500 .scope task, "printAll" "printAll" 13 33, 13 33 0, S_0x7feda84ae1a0;
 .timescale 0 0;
v0x7feda84ae6c0_0 .var/i "print_index", 31 0;
TD_riscv_testbench.regfile.printAll ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84ae6c0_0, 0, 32;
T_6.46 ;
    %load/vec4 v0x7feda84ae6c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.47, 5;
    %load/vec4 v0x7feda84ae6c0_0;
    %store/vec4 v0x7feda84ae9d0_0, 0, 5;
    %fork TD_riscv_testbench.regfile.rname, S_0x7feda84ae780;
    %join;
    %load/vec4  v0x7feda84aea80_0;
    %load/vec4 v0x7feda84ae6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feda84ae9d0_0, 0, 5;
    %fork TD_riscv_testbench.regfile.rname, S_0x7feda84ae780;
    %join;
    %load/vec4  v0x7feda84aea80_0;
    %load/vec4 v0x7feda84ae6c0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7feda84af4b0, 4;
    %load/vec4 v0x7feda84ae6c0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7feda84ae9d0_0, 0, 5;
    %fork TD_riscv_testbench.regfile.rname, S_0x7feda84ae780;
    %join;
    %load/vec4  v0x7feda84aea80_0;
    %load/vec4 v0x7feda84ae6c0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7feda84af4b0, 4;
    %load/vec4 v0x7feda84ae6c0_0;
    %addi 3, 0, 32;
    %store/vec4 v0x7feda84ae9d0_0, 0, 5;
    %fork TD_riscv_testbench.regfile.rname, S_0x7feda84ae780;
    %join;
    %load/vec4  v0x7feda84aea80_0;
    %load/vec4 v0x7feda84ae6c0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7feda84af4b0, 4;
    %vpi_call 13 39 "$display", "%s: %h   %s: %h  %s: %h   %s: %h", S<6,vec4,u32>, &A<v0x7feda84af4b0, v0x7feda84ae6c0_0 >, S<5,vec4,u32>, S<4,vec4,u32>, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {7 0 0};
    %load/vec4 v0x7feda84ae6c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7feda84ae6c0_0, 0, 32;
    %jmp T_6.46;
T_6.47 ;
    %end;
S_0x7feda84ae780 .scope function, "rname" "rname" 13 45, 13 45 0, S_0x7feda84ae1a0;
 .timescale 0 0;
v0x7feda84ae940_0 .var "name", 31 0;
v0x7feda84ae9d0_0 .var "r", 4 0;
v0x7feda84aea80_0 .var "rname", 31 0;
TD_riscv_testbench.regfile.rname ;
    %load/vec4 v0x7feda84ae9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.57, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.58, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.59, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.60, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.65, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.66, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.67, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.68, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.69, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.70, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.71, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.72, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.73, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.74, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.75, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.76, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.77, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.78, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_7.79, 6;
    %pushi/vec4 2021161080, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.48 ;
    %pushi/vec4 2053468783, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.49 ;
    %pushi/vec4 29281, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.50 ;
    %pushi/vec4 29552, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.51 ;
    %pushi/vec4 26480, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.52 ;
    %pushi/vec4 29808, 0, 32; draw_string_vec4
    %store/vec4 v0x7feda84ae940_0, 0, 32;
    %jmp T_7.81;
T_7.53 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 13 54 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.54 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 13 54 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.55 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %vpi_call 13 54 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.56 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %vpi_call 13 55 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.57 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %vpi_call 13 55 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.58 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.59 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.60 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.61 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.62 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.63 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.64 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.65 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %vpi_call 13 56 "$sformat", v0x7feda84ae940_0, "a%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.66 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.67 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.68 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.69 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.70 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.71 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.72 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.73 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.74 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.75 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %vpi_call 13 57 "$sformat", v0x7feda84ae940_0, "s%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.76 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 13 58 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.77 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 13 58 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.78 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 13 58 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.79 ;
    %load/vec4 v0x7feda84ae9d0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %vpi_call 13 58 "$sformat", v0x7feda84ae940_0, "t%1d", S<0,vec4,u32> {1 0 0};
    %jmp T_7.81;
T_7.81 ;
    %pop/vec4 1;
    %vpi_call 13 61 "$sformat", v0x7feda84ae940_0, "%4s", v0x7feda84ae940_0 {0 0 0};
    %load/vec4 v0x7feda84ae940_0;
    %store/vec4 v0x7feda84aea80_0, 0, 32;
    %end;
    .scope S_0x7feda846a440;
T_8 ;
    %wait E_0x7feda84952b0;
    %load/vec4 v0x7feda84362a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7feda84a7410_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7feda84ad1d0;
T_9 ;
    %wait E_0x7feda84ad4b0;
    %load/vec4 v0x7feda84adb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7feda84ada60_0;
    %store/vec4 v0x7feda84ad9b0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7feda84ad780_0;
    %store/vec4 v0x7feda84ad9b0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7feda84ad850_0;
    %muli 2, 0, 20;
    %store/vec4 v0x7feda84ad900_0, 0, 20;
    %load/vec4 v0x7feda84ad660_0;
    %load/vec4 v0x7feda84ad900_0;
    %pad/s 32;
    %add;
    %store/vec4 v0x7feda84ad9b0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7feda84ad660_0;
    %load/vec4 v0x7feda84ad500_0;
    %pad/s 32;
    %add;
    %store/vec4 v0x7feda84ad9b0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7feda84ad6f0_0;
    %store/vec4 v0x7feda84ad9b0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7feda84adcd0;
T_10 ;
    %wait E_0x7feda84adea0;
    %load/vec4 v0x7feda84ae0c0_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 4096, 0, 32;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x7feda84ae0c0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x7feda84adef0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7feda84ab660;
T_11 ;
    %vpi_call 8 7 "$readmemh", "mem.hex", v0x7feda84abc70 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7feda84aa680;
T_12 ;
    %wait E_0x7feda84aa8a0;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7feda84ab0b0_0, 0;
    %load/vec4 v0x7feda84ab0b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %vpi_call 7 115 "$sformat", v0x7feda84ab3d0_0, "unknown: op = %b", v0x7feda84ab0b0_0 {0 0 0};
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %pad/u 6;
    %store/vec4 v0x7feda84ab160_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %store/vec4 v0x7feda84ab210_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 20, 6;
    %pad/u 6;
    %store/vec4 v0x7feda84ab2c0_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7feda84aadb0_0, 0, 3;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7feda84aae50_0, 0, 7;
    %load/vec4 v0x7feda84aadb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %vpi_call 7 44 "$sformat", v0x7feda84ab3d0_0, "not supported" {0 0 0};
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0x7feda84aae50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %jmp T_12.19;
T_12.17 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 27 "$sformat", v0x7feda84ab3d0_0, "add %s, %s, %s", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 30 "$sformat", v0x7feda84ab3d0_0, "sub %s, %s, %s", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %jmp T_12.19;
T_12.19 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 35 "$sformat", v0x7feda84ab3d0_0, "sll %s, %s, %s", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 38 "$sformat", v0x7feda84ab3d0_0, "or %s, %s, %s", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 41 "$sformat", v0x7feda84ab3d0_0, "xor %s, %s, %s", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %pad/u 6;
    %store/vec4 v0x7feda84ab160_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %store/vec4 v0x7feda84ab210_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7feda84aaf10_0, 0, 12;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7feda84aadb0_0, 0, 3;
    %load/vec4 v0x7feda84aadb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %jmp T_12.25;
T_12.20 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 54 "$sformat", v0x7feda84ab3d0_0, "addi %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.25;
T_12.21 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 57 "$sformat", v0x7feda84ab3d0_0, "slli %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.25;
T_12.22 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 60 "$sformat", v0x7feda84ab3d0_0, "slti %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.25;
T_12.23 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 63 "$sformat", v0x7feda84ab3d0_0, "ori %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 66 "$sformat", v0x7feda84ab3d0_0, "andi %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.25;
T_12.25 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 3402023640, 0, 174;
    %concati/vec4 108, 0, 7;
    %store/vec4 v0x7feda84ab3d0_0, 0, 181;
    %jmp T_12.10;
T_12.3 ;
    %pushi/vec4 7237488, 0, 181;
    %store/vec4 v0x7feda84ab3d0_0, 0, 181;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 78 "$sformat", v0x7feda84ab3d0_0, "lui %s, %d", S<0,vec4,u32>, &PV<v0x7feda84aace0_0, 12, 20> {1 0 0};
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %store/vec4 v0x7feda84ab210_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 20, 6;
    %pad/u 6;
    %store/vec4 v0x7feda84ab2c0_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84aaf10_0, 4, 7;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84aaf10_0, 4, 5;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7feda84aadb0_0, 0, 3;
    %load/vec4 v0x7feda84aadb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %jmp T_12.28;
T_12.26 ;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 88 "$sformat", v0x7feda84ab3d0_0, "bne %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.28;
T_12.27 ;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aaf10_0;
    %vpi_call 7 91 "$sformat", v0x7feda84ab3d0_0, "beq %s, %s, %d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,s12> {3 0 0};
    %jmp T_12.28;
T_12.28 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %store/vec4 v0x7feda84ab210_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %pad/u 6;
    %store/vec4 v0x7feda84ab160_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7feda84aaf10_0, 0, 12;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 99 "$sformat", v0x7feda84ab3d0_0, "lw %s, %d(%s)", S<1,vec4,u32>, v0x7feda84aaf10_0, S<0,vec4,u32> {2 0 0};
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %store/vec4 v0x7feda84ab210_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 20, 6;
    %pad/u 6;
    %store/vec4 v0x7feda84ab2c0_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84aaf10_0, 4, 7;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84aaf10_0, 4, 5;
    %load/vec4 v0x7feda84ab2c0_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84ab210_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %vpi_call 7 106 "$sformat", v0x7feda84ab3d0_0, "sw %s, %d(%s)", S<1,vec4,u32>, v0x7feda84aaf10_0, S<0,vec4,u32> {2 0 0};
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 5, 7, 4;
    %pad/u 6;
    %store/vec4 v0x7feda84ab160_0, 0, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feda84aace0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feda84aafc0_0, 0, 20;
    %load/vec4 v0x7feda84aafc0_0;
    %muli 2, 0, 20;
    %store/vec4 v0x7feda84aafc0_0, 0, 20;
    %load/vec4 v0x7feda84ab160_0;
    %store/vec4 v0x7feda84aab90_0, 0, 5;
    %fork TD_riscv_testbench.decoder.rname, S_0x7feda84aa920;
    %join;
    %load/vec4  v0x7feda84aac30_0;
    %load/vec4 v0x7feda84aafc0_0;
    %vpi_call 7 112 "$sformat", v0x7feda84ab3d0_0, "jal %s, %d", S<1,vec4,u32>, S<0,vec4,s20> {2 0 0};
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7feda84a74d0;
T_13 ;
    %wait E_0x7feda84a7700;
    %load/vec4 v0x7feda84a8c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %jmp T_13.13;
T_13.0 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %add;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.1 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %add;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.2 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a8490_0, 0, 32;
    %store/vec4 v0x7feda84a83e0_0, 0, 32;
    %fork TD_riscv_testbench.alu.shift_left, S_0x7feda84a8230;
    %join;
    %load/vec4  v0x7feda84a8600_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.3 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a8490_0, 0, 32;
    %store/vec4 v0x7feda84a83e0_0, 0, 32;
    %fork TD_riscv_testbench.alu.shift_left, S_0x7feda84a8230;
    %join;
    %load/vec4  v0x7feda84a8600_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x7feda84a8d90_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84a8e40_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feda84a8e40_0, 4, 12;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a7f20_0, 0, 32;
    %store/vec4 v0x7feda84a7e90_0, 0, 32;
    %fork TD_riscv_testbench.alu.or_func, S_0x7feda84a7cd0;
    %join;
    %load/vec4  v0x7feda84a7fd0_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a7f20_0, 0, 32;
    %store/vec4 v0x7feda84a7e90_0, 0, 32;
    %fork TD_riscv_testbench.alu.or_func, S_0x7feda84a7cd0;
    %join;
    %load/vec4  v0x7feda84a7fd0_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a7b30_0, 0, 32;
    %store/vec4 v0x7feda84a7a70_0, 0, 32;
    %fork TD_riscv_testbench.alu.and_func, S_0x7feda84a7740;
    %join;
    %load/vec4  v0x7feda84a7900_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %cmp/s;
    %jmp/0xz  T_13.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
T_13.15 ;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %sub;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %load/vec4 v0x7feda84a8d90_0;
    %store/vec4 v0x7feda84a8920_0, 0, 32;
    %store/vec4 v0x7feda84a8860_0, 0, 32;
    %fork TD_riscv_testbench.alu.xor_func, S_0x7feda84a86b0;
    %join;
    %load/vec4  v0x7feda84a8a90_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7feda84a8cf0_0;
    %store/vec4 v0x7feda84a8e40_0, 0, 32;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feda84a8f50;
T_14 ;
    %wait E_0x7feda84a9270;
    %load/vec4 v0x7feda84a94f0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7feda84a9430_0, 0, 7;
    %load/vec4 v0x7feda84a94f0_0;
    %parti/s 3, 12, 5;
    %pad/u 4;
    %store/vec4 v0x7feda84a9390_0, 0, 4;
    %load/vec4 v0x7feda84a94f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7feda84a9880_0, 0, 7;
    %load/vec4 v0x7feda84a9880_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x7feda84a9390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x7feda84a9430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x7feda84a9390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %jmp T_14.21;
T_14.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.21;
T_14.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.21;
T_14.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.21;
T_14.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.21;
T_14.20 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.21;
T_14.21 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x7feda84a9390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %jmp T_14.24;
T_14.22 ;
    %load/vec4 v0x7feda84a9ae0_0;
    %load/vec4 v0x7feda84a9b90_0;
    %cmp/e;
    %jmp/0xz  T_14.25, 4;
    %vpi_call 5 131 "$display", "beq taken rs1 = %d, rs2 = %d", v0x7feda84a9ae0_0, v0x7feda84a9b90_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
T_14.25 ;
    %jmp T_14.24;
T_14.23 ;
    %load/vec4 v0x7feda84a9ae0_0;
    %load/vec4 v0x7feda84a9b90_0;
    %cmp/ne;
    %jmp/0xz  T_14.27, 4;
    %vpi_call 5 143 "$display", "bne taken rs1 = %d, rs2 = %d", v0x7feda84a9ae0_0, v0x7feda84a9b90_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
T_14.27 ;
    %jmp T_14.24;
T_14.24 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.3 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %jmp T_14.7;
T_14.4 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.7;
T_14.5 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x7feda84a92c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a97d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feda84a9680_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7feda84a9990_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7feda84a9c40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feda84a9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84a95a0_0, 0, 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7feda84abe10;
T_15 ;
    %wait E_0x7feda84ac020;
    %load/vec4 v0x7feda84ac070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7feda84ac1e0_0;
    %store/vec4 v0x7feda84ac130_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7feda84ac070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7feda84ac2b0_0;
    %pad/u 32;
    %store/vec4 v0x7feda84ac130_0, 0, 32;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7feda84ac3a0;
T_16 ;
    %wait E_0x7feda84ac7b0;
    %load/vec4 v0x7feda84ad020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7feda84ac810_0;
    %assign/vec4 v0x7feda84acf70_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7feda84acdb0_0;
    %assign/vec4 v0x7feda84acf70_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7feda84acd10_0;
    %assign/vec4 v0x7feda84acf70_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x7feda84ac8b0_0;
    %assign/vec4 v0x7feda84acf70_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7feda84ac3a0;
T_17 ;
    %wait E_0x7feda84ac750;
    %load/vec4 v0x7feda84acb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x7feda84acee0_0;
    %assign/vec4 v0x7feda84acab0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x7feda84ac950_0;
    %pad/s 32;
    %assign/vec4 v0x7feda84acab0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7feda84acc40_0;
    %assign/vec4 v0x7feda84acab0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7feda84aca00_0;
    %pad/s 32;
    %assign/vec4 v0x7feda84acab0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7feda84ae1a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feda84af050_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x7feda84af050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7feda84af050_0;
    %store/vec4a v0x7feda84af4b0, 4, 0;
    %load/vec4 v0x7feda84af050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feda84af050_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 983039, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7feda84af4b0, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x7feda84ae1a0;
T_19 ;
    %wait E_0x7feda84ad4b0;
    %load/vec4 v0x7feda84af830_0;
    %load/vec4 v0x7feda84af360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7feda84afb40_0;
    %load/vec4 v0x7feda84af360_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7feda84af4b0, 4, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7feda84af830_0;
    %load/vec4 v0x7feda84af410_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7feda84afb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7feda84af4b0, 4, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7feda84ae1a0;
T_20 ;
    %wait E_0x7feda84ae490;
    %vpi_call 13 28 "$display", "registers being set, ir1 = %d, ir2 = %d", v0x7feda84af210_0, v0x7feda84af2b0_0 {0 0 0};
    %load/vec4 v0x7feda84af210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feda84af4b0, 4;
    %assign/vec4 v0x7feda84af8e0_0, 0;
    %load/vec4 v0x7feda84af2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feda84af4b0, 4;
    %assign/vec4 v0x7feda84af9b0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7feda84a9e00;
T_21 ;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x7feda84aa220_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x7feda84aa220_0;
    %cmpi/u 245759, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7feda84aa220_0;
    %subi 3072, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x7feda84aa2b0, 4, 0;
    %load/vec4 v0x7feda84aa220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feda84aa220_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x7feda84a9e00;
T_22 ;
    %wait E_0x7feda84aa080;
    %load/vec4 v0x7feda84aa340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7feda84aa0c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %subi 3072, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7feda84aa2b0, 4;
    %store/vec4 v0x7feda84aa4a0_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7feda84a9e00;
T_23 ;
    %wait E_0x7feda84aa040;
    %load/vec4 v0x7feda84aa340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7feda84aa540_0;
    %load/vec4 v0x7feda84aa0c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %subi 3072, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7feda84aa2b0, 4, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7feda8469280;
T_24 ;
    %vpi_call 2 52 "$display", $time, ": Reading program from mem.hex" {0 0 0};
    %vpi_call 2 53 "$display", $time, ": boot.\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feda84b01f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 55 "$monitor", $time, ": PC = %h, IR = %h, %s", v0x7feda84b0410_0, v0x7feda84b05c0_0, v0x7feda84b04a0_0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x7feda8469280;
T_25 ;
    %wait E_0x7feda84ad4b0;
    %vpi_call 2 59 "$display", "\012------------------------------------------------------------------------------\012" {0 0 0};
    %load/vec4 v0x7feda84b05c0_0;
    %cmpi/e 115, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %fork TD_riscv_testbench.ecall, S_0x7feda84ab4b0;
    %join;
T_25.0 ;
    %load/vec4 v0x7feda84b0410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7feda84b05c0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_25.2, 4;
    %vpi_call 2 64 "$finish" {0 0 0};
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7feda8469280;
T_26 ;
    %wait E_0x7feda84adea0;
    %fork TD_riscv_testbench.regfile.printAll, S_0x7feda84ae500;
    %join;
    %vpi_call 2 69 "$display", "\012++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\012" {0 0 0};
    %jmp T_26;
    .thread T_26;
    .scope S_0x7feda8469280;
T_27 ;
    %delay 10, 0;
    %load/vec4 v0x7feda84b01f0_0;
    %inv;
    %store/vec4 v0x7feda84b01f0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "riscv_testbench.v";
    "ADD4.v";
    "ALU.v";
    "CONTROL.v";
    "DATA.v";
    "DECODER.v";
    "MEM.v";
    "MUX.v";
    "MUX4.v";
    "MUX5.v";
    "PC.v";
    "REGFILE.v";
