
DMA-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009988  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08009b44  08009b44  0000ab44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c8c  08009c8c  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c8c  08009c8c  0000ac8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c94  08009c94  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c94  08009c94  0000ac94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c98  08009c98  0000ac98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  08009c9c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  20040024  08009cc0  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200406a8  08009cc0  0000b6a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a573  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b1  00000000  00000000  000255c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  00028b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011e8  00000000  00000000  0002a270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce27  00000000  00000000  0002b458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ce33  00000000  00000000  0005827f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dd65  00000000  00000000  000750b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182e17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006128  00000000  00000000  00182e5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00188f84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08009b2c 	.word	0x08009b2c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	08009b2c 	.word	0x08009b2c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */

uint8_t audio_received = 0; //flag to indicate when the first set buffer full of audio is recieved
uint8_t audio_buffer[CHUNK_SIZE * 2]; // double the size of the chunk size for ping pong buffer

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af02      	add	r7, sp, #8
 800052e:	6078      	str	r0, [r7, #4]
	if(audio_received == 0) {
 8000530:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <HAL_UART_RxCpltCallback+0x44>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d115      	bne.n	8000564 <HAL_UART_RxCpltCallback+0x3c>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, audio_buffer, CHUNK_SIZE * 2, DAC_ALIGN_8B_R);
 8000538:	2308      	movs	r3, #8
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000540:	4a0b      	ldr	r2, [pc, #44]	@ (8000570 <HAL_UART_RxCpltCallback+0x48>)
 8000542:	2100      	movs	r1, #0
 8000544:	480b      	ldr	r0, [pc, #44]	@ (8000574 <HAL_UART_RxCpltCallback+0x4c>)
 8000546:	f001 f8e1 	bl	800170c <HAL_DAC_Start_DMA>
		HAL_TIM_Base_Start(&htim2);
 800054a:	480b      	ldr	r0, [pc, #44]	@ (8000578 <HAL_UART_RxCpltCallback+0x50>)
 800054c:	f004 fb1a 	bl	8004b84 <HAL_TIM_Base_Start>
	    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer + CHUNK_SIZE, CHUNK_SIZE);
 8000550:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <HAL_UART_RxCpltCallback+0x54>)
 8000552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000556:	4619      	mov	r1, r3
 8000558:	4809      	ldr	r0, [pc, #36]	@ (8000580 <HAL_UART_RxCpltCallback+0x58>)
 800055a:	f004 feeb 	bl	8005334 <HAL_UART_Receive_DMA>
		audio_received = 1;
 800055e:	4b03      	ldr	r3, [pc, #12]	@ (800056c <HAL_UART_RxCpltCallback+0x44>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
	}
}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20040258 	.word	0x20040258
 8000570:	2004025c 	.word	0x2004025c
 8000574:	20040040 	.word	0x20040040
 8000578:	2004020c 	.word	0x2004020c
 800057c:	2004045c 	.word	0x2004045c
 8000580:	200400b4 	.word	0x200400b4

08000584 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, "S", 1, 1000);
 800058c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000590:	2201      	movs	r2, #1
 8000592:	4907      	ldr	r1, [pc, #28]	@ (80005b0 <HAL_DAC_ConvCpltCallbackCh1+0x2c>)
 8000594:	4807      	ldr	r0, [pc, #28]	@ (80005b4 <HAL_DAC_ConvCpltCallbackCh1+0x30>)
 8000596:	f004 fe3f 	bl	8005218 <HAL_UART_Transmit>
    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer + CHUNK_SIZE, CHUNK_SIZE);
 800059a:	4b07      	ldr	r3, [pc, #28]	@ (80005b8 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 800059c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005a0:	4619      	mov	r1, r3
 80005a2:	4804      	ldr	r0, [pc, #16]	@ (80005b4 <HAL_DAC_ConvCpltCallbackCh1+0x30>)
 80005a4:	f004 fec6 	bl	8005334 <HAL_UART_Receive_DMA>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	08009b44 	.word	0x08009b44
 80005b4:	200400b4 	.word	0x200400b4
 80005b8:	2004045c 	.word	0x2004045c

080005bc <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, "S", 1, 1000);
 80005c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005c8:	2201      	movs	r2, #1
 80005ca:	4907      	ldr	r1, [pc, #28]	@ (80005e8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>)
 80005cc:	4807      	ldr	r0, [pc, #28]	@ (80005ec <HAL_DAC_ConvHalfCpltCallbackCh1+0x30>)
 80005ce:	f004 fe23 	bl	8005218 <HAL_UART_Transmit>
    HAL_UART_Receive_DMA(&hlpuart1, audio_buffer, CHUNK_SIZE);
 80005d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005d6:	4906      	ldr	r1, [pc, #24]	@ (80005f0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 80005d8:	4804      	ldr	r0, [pc, #16]	@ (80005ec <HAL_DAC_ConvHalfCpltCallbackCh1+0x30>)
 80005da:	f004 feab 	bl	8005334 <HAL_UART_Receive_DMA>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	08009b44 	.word	0x08009b44
 80005ec:	200400b4 	.word	0x200400b4
 80005f0:	2004025c 	.word	0x2004025c

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	f5ad 6d93 	sub.w	sp, sp, #1176	@ 0x498
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fc:	f000 feb9 	bl	8001372 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000600:	f000 f88a 	bl	8000718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000604:	f000 fa18 	bl	8000a38 <MX_GPIO_Init>
  MX_DMA_Init();
 8000608:	f000 f9e4 	bl	80009d4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800060c:	f000 f90a 	bl	8000824 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8000610:	f000 f8d4 	bl	80007bc <MX_DAC1_Init>
  MX_TIM2_Init();
 8000614:	f000 f990 	bl	8000938 <MX_TIM2_Init>
  MX_SPI2_Init();
 8000618:	f000 f950 	bl	80008bc <MX_SPI2_Init>
  MX_FATFS_Init();
 800061c:	f006 fa9c 	bl	8006b58 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000620:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000624:	f000 ff1a 	bl	800145c <HAL_Delay>
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  //Open the file system
  fres = f_mount(&FatFs, "", 1); //1=mount now
 8000628:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800062c:	2201      	movs	r2, #1
 800062e:	4936      	ldr	r1, [pc, #216]	@ (8000708 <main+0x114>)
 8000630:	4618      	mov	r0, r3
 8000632:	f008 fd19 	bl	8009068 <f_mount>
 8000636:	4603      	mov	r3, r0
 8000638:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497
  if (fres != FR_OK) {
 800063c:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <main+0x54>
	while(1);
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <main+0x50>
  //Let's get some statistics from the SD card
  DWORD free_clusters, free_sectors, total_sectors;

  FATFS* getFreeFs;

  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000648:	f107 0220 	add.w	r2, r7, #32
 800064c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000650:	4619      	mov	r1, r3
 8000652:	482d      	ldr	r0, [pc, #180]	@ (8000708 <main+0x114>)
 8000654:	f009 f8ef 	bl	8009836 <f_getfree>
 8000658:	4603      	mov	r3, r0
 800065a:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497
  if (fres != FR_OK) {
 800065e:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <main+0x76>
	while(1);
 8000666:	bf00      	nop
 8000668:	e7fd      	b.n	8000666 <main+0x72>
  }

  //Formula comes from ChaN's documentation
  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800066a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800066e:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	3b02      	subs	r3, #2
 8000678:	f507 6293 	add.w	r2, r7, #1176	@ 0x498
 800067c:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 8000680:	6812      	ldr	r2, [r2, #0]
 8000682:	8952      	ldrh	r2, [r2, #10]
 8000684:	fb02 f303 	mul.w	r3, r2, r3
 8000688:	f8c7 3490 	str.w	r3, [r7, #1168]	@ 0x490
  free_sectors = free_clusters * getFreeFs->csize;
 800068c:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000690:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	895b      	ldrh	r3, [r3, #10]
 8000698:	461a      	mov	r2, r3
 800069a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800069e:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	fb02 f303 	mul.w	r3, r2, r3
 80006a8:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c

  //Now let's try to open file "test.txt"
  fres = f_open(&fil, "hello.txt", FA_READ);
 80006ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006b0:	2201      	movs	r2, #1
 80006b2:	4916      	ldr	r1, [pc, #88]	@ (800070c <main+0x118>)
 80006b4:	4618      	mov	r0, r3
 80006b6:	f008 fd1d 	bl	80090f4 <f_open>
 80006ba:	4603      	mov	r3, r0
 80006bc:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497
  if (fres != FR_OK) {
 80006c0:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <main+0xd8>
	while(1);
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <main+0xd4>
  //Read 30 bytes from "test.txt" on the SD card
  BYTE readBuf[30];

  //We can either use f_read OR f_gets to get data out of files
  //f_gets is a wrapper on f_read that does some string formatting for us
  TCHAR* rres = f_gets((TCHAR*)readBuf, 30, &fil);
 80006cc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80006d0:	463b      	mov	r3, r7
 80006d2:	211e      	movs	r1, #30
 80006d4:	4618      	mov	r0, r3
 80006d6:	f009 f963 	bl	80099a0 <f_gets>
 80006da:	f8c7 0488 	str.w	r0, [r7, #1160]	@ 0x488
  if(rres != 0) {
 80006de:	f8d7 3488 	ldr.w	r3, [r7, #1160]	@ 0x488
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d002      	beq.n	80006ec <main+0xf8>
	HAL_Delay(100);
 80006e6:	2064      	movs	r0, #100	@ 0x64
 80006e8:	f000 feb8 	bl	800145c <HAL_Delay>
  }

  //Be a tidy kiwi - don't forget to close your file!
  f_close(&fil);
 80006ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006f0:	4618      	mov	r0, r3
 80006f2:	f009 f876 	bl	80097e2 <f_close>

  // fill the entire buffer to start
  HAL_UART_Receive_DMA(&hlpuart1, audio_buffer, CHUNK_SIZE);
 80006f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006fa:	4905      	ldr	r1, [pc, #20]	@ (8000710 <main+0x11c>)
 80006fc:	4805      	ldr	r0, [pc, #20]	@ (8000714 <main+0x120>)
 80006fe:	f004 fe19 	bl	8005334 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000702:	bf00      	nop
 8000704:	e7fd      	b.n	8000702 <main+0x10e>
 8000706:	bf00      	nop
 8000708:	08009b48 	.word	0x08009b48
 800070c:	08009b4c 	.word	0x08009b4c
 8000710:	2004025c 	.word	0x2004025c
 8000714:	200400b4 	.word	0x200400b4

08000718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b096      	sub	sp, #88	@ 0x58
 800071c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2244      	movs	r2, #68	@ 0x44
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f009 f9d3 	bl	8009ad2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072c:	463b      	mov	r3, r7
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800073a:	2000      	movs	r0, #0
 800073c:	f001 ff8a 	bl	8002654 <HAL_PWREx_ControlVoltageScaling>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000746:	f000 fb9d 	bl	8000e84 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800074a:	2310      	movs	r3, #16
 800074c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800074e:	2301      	movs	r3, #1
 8000750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000756:	2360      	movs	r3, #96	@ 0x60
 8000758:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075a:	2302      	movs	r3, #2
 800075c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800075e:	2301      	movs	r3, #1
 8000760:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000762:	2301      	movs	r3, #1
 8000764:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000766:	233c      	movs	r3, #60	@ 0x3c
 8000768:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076a:	2302      	movs	r3, #2
 800076c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800076e:	2302      	movs	r3, #2
 8000770:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000772:	2302      	movs	r3, #2
 8000774:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	4618      	mov	r0, r3
 800077c:	f002 f81e 	bl	80027bc <HAL_RCC_OscConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000786:	f000 fb7d 	bl	8000e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078a:	230f      	movs	r3, #15
 800078c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2303      	movs	r3, #3
 8000790:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	2105      	movs	r1, #5
 80007a2:	4618      	mov	r0, r3
 80007a4:	f002 fc24 	bl	8002ff0 <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007ae:	f000 fb69 	bl	8000e84 <Error_Handler>
  }
}
 80007b2:	bf00      	nop
 80007b4:	3758      	adds	r7, #88	@ 0x58
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08a      	sub	sp, #40	@ 0x28
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007c2:	463b      	mov	r3, r7
 80007c4:	2228      	movs	r2, #40	@ 0x28
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f009 f982 	bl	8009ad2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80007ce:	4b13      	ldr	r3, [pc, #76]	@ (800081c <MX_DAC1_Init+0x60>)
 80007d0:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <MX_DAC1_Init+0x64>)
 80007d2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007d4:	4811      	ldr	r0, [pc, #68]	@ (800081c <MX_DAC1_Init+0x60>)
 80007d6:	f000 ff76 	bl	80016c6 <HAL_DAC_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80007e0:	f000 fb50 	bl	8000e84 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80007e8:	230a      	movs	r3, #10
 80007ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80007ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007f0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	4619      	mov	r1, r3
 8000804:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_DAC1_Init+0x60>)
 8000806:	f001 f857 	bl	80018b8 <HAL_DAC_ConfigChannel>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000810:	f000 fb38 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	3728      	adds	r7, #40	@ 0x28
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20040040 	.word	0x20040040
 8000820:	40007400 	.word	0x40007400

08000824 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 800082a:	4a23      	ldr	r2, [pc, #140]	@ (80008b8 <MX_LPUART1_UART_Init+0x94>)
 800082c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 800082e:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000830:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000834:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000854:	4b17      	ldr	r3, [pc, #92]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800085a:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 800085c:	2200      	movs	r2, #0
 800085e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000860:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000862:	2200      	movs	r2, #0
 8000864:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000866:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000868:	2200      	movs	r2, #0
 800086a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800086c:	4811      	ldr	r0, [pc, #68]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 800086e:	f004 fc83 	bl	8005178 <HAL_UART_Init>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000878:	f000 fb04 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087c:	2100      	movs	r1, #0
 800087e:	480d      	ldr	r0, [pc, #52]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000880:	f006 f8a0 	bl	80069c4 <HAL_UARTEx_SetTxFifoThreshold>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800088a:	f000 fafb 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	4808      	ldr	r0, [pc, #32]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 8000892:	f006 f8d5 	bl	8006a40 <HAL_UARTEx_SetRxFifoThreshold>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800089c:	f000 faf2 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008a0:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <MX_LPUART1_UART_Init+0x90>)
 80008a2:	f006 f856 	bl	8006952 <HAL_UARTEx_DisableFifoMode>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008ac:	f000 faea 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	200400b4 	.word	0x200400b4
 80008b8:	40008000 	.word	0x40008000

080008bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000934 <MX_SPI2_Init+0x78>)
 80008c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d4:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008d6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008da:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008ee:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008f2:	2218      	movs	r2, #24
 80008f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <MX_SPI2_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <MX_SPI2_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <MX_SPI2_Init+0x74>)
 800090a:	2207      	movs	r2, #7
 800090c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800090e:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <MX_SPI2_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <MX_SPI2_Init+0x74>)
 8000916:	2208      	movs	r2, #8
 8000918:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_SPI2_Init+0x74>)
 800091c:	f003 fb3e 	bl	8003f9c <HAL_SPI_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000926:	f000 faad 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200401a8 	.word	0x200401a8
 8000934:	40003800 	.word	0x40003800

08000938 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093e:	f107 0310 	add.w	r3, r7, #16
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000956:	4b1e      	ldr	r3, [pc, #120]	@ (80009d0 <MX_TIM2_Init+0x98>)
 8000958:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800095c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800095e:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <MX_TIM2_Init+0x98>)
 8000960:	2200      	movs	r2, #0
 8000962:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000964:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_TIM2_Init+0x98>)
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7499;
 800096a:	4b19      	ldr	r3, [pc, #100]	@ (80009d0 <MX_TIM2_Init+0x98>)
 800096c:	f641 524b 	movw	r2, #7499	@ 0x1d4b
 8000970:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000972:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <MX_TIM2_Init+0x98>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000978:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <MX_TIM2_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800097e:	4814      	ldr	r0, [pc, #80]	@ (80009d0 <MX_TIM2_Init+0x98>)
 8000980:	f004 f8a8 	bl	8004ad4 <HAL_TIM_Base_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800098a:	f000 fa7b 	bl	8000e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800098e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000992:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	4619      	mov	r1, r3
 800099a:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <MX_TIM2_Init+0x98>)
 800099c:	f004 f95a 	bl	8004c54 <HAL_TIM_ConfigClockSource>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80009a6:	f000 fa6d 	bl	8000e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80009aa:	2320      	movs	r3, #32
 80009ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	@ (80009d0 <MX_TIM2_Init+0x98>)
 80009b8:	f004 fb56 	bl	8005068 <HAL_TIMEx_MasterConfigSynchronization>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80009c2:	f000 fa5f 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	3720      	adds	r7, #32
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	2004020c 	.word	0x2004020c

080009d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009da:	4b16      	ldr	r3, [pc, #88]	@ (8000a34 <MX_DMA_Init+0x60>)
 80009dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009de:	4a15      	ldr	r2, [pc, #84]	@ (8000a34 <MX_DMA_Init+0x60>)
 80009e0:	f043 0304 	orr.w	r3, r3, #4
 80009e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80009e6:	4b13      	ldr	r3, [pc, #76]	@ (8000a34 <MX_DMA_Init+0x60>)
 80009e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ea:	f003 0304 	and.w	r3, r3, #4
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f2:	4b10      	ldr	r3, [pc, #64]	@ (8000a34 <MX_DMA_Init+0x60>)
 80009f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000a34 <MX_DMA_Init+0x60>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80009fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000a34 <MX_DMA_Init+0x60>)
 8000a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	603b      	str	r3, [r7, #0]
 8000a08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	200b      	movs	r0, #11
 8000a10:	f000 fe23 	bl	800165a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a14:	200b      	movs	r0, #11
 8000a16:	f000 fe3c 	bl	8001692 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	200c      	movs	r0, #12
 8000a20:	f000 fe1b 	bl	800165a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a24:	200c      	movs	r0, #12
 8000a26:	f000 fe34 	bl	8001692 <HAL_NVIC_EnableIRQ>

}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40021000 	.word	0x40021000

08000a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08e      	sub	sp, #56	@ 0x38
 8000a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	60da      	str	r2, [r3, #12]
 8000a4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a4e:	4bb2      	ldr	r3, [pc, #712]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4ab1      	ldr	r2, [pc, #708]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a54:	f043 0310 	orr.w	r3, r3, #16
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4baf      	ldr	r3, [pc, #700]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0310 	and.w	r3, r3, #16
 8000a62:	623b      	str	r3, [r7, #32]
 8000a64:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	4bac      	ldr	r3, [pc, #688]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4aab      	ldr	r2, [pc, #684]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4ba9      	ldr	r3, [pc, #676]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0304 	and.w	r3, r3, #4
 8000a7a:	61fb      	str	r3, [r7, #28]
 8000a7c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a7e:	4ba6      	ldr	r3, [pc, #664]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	4aa5      	ldr	r2, [pc, #660]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a84:	f043 0320 	orr.w	r3, r3, #32
 8000a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8a:	4ba3      	ldr	r3, [pc, #652]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	f003 0320 	and.w	r3, r3, #32
 8000a92:	61bb      	str	r3, [r7, #24]
 8000a94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a96:	4ba0      	ldr	r3, [pc, #640]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9a:	4a9f      	ldr	r2, [pc, #636]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa2:	4b9d      	ldr	r3, [pc, #628]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	4b9a      	ldr	r3, [pc, #616]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab2:	4a99      	ldr	r2, [pc, #612]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aba:	4b97      	ldr	r3, [pc, #604]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	4b94      	ldr	r3, [pc, #592]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aca:	4a93      	ldr	r2, [pc, #588]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000acc:	f043 0302 	orr.w	r3, r3, #2
 8000ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad2:	4b91      	ldr	r3, [pc, #580]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ade:	4b8e      	ldr	r3, [pc, #568]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	4a8d      	ldr	r2, [pc, #564]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000ae4:	f043 0308 	orr.w	r3, r3, #8
 8000ae8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aea:	4b8b      	ldr	r3, [pc, #556]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aee:	f003 0308 	and.w	r3, r3, #8
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000af6:	4b88      	ldr	r3, [pc, #544]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	4a87      	ldr	r2, [pc, #540]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000afc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b02:	4b85      	ldr	r3, [pc, #532]	@ (8000d18 <MX_GPIO_Init+0x2e0>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000b0e:	f001 fe45 	bl	800279c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000b12:	2200      	movs	r2, #0
 8000b14:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b18:	4880      	ldr	r0, [pc, #512]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000b1a:	f001 fd63 	bl	80025e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b1e:	230c      	movs	r3, #12
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b2e:	230d      	movs	r3, #13
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b36:	4619      	mov	r1, r3
 8000b38:	4879      	ldr	r0, [pc, #484]	@ (8000d20 <MX_GPIO_Init+0x2e8>)
 8000b3a:	f001 fbc1 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b3e:	2307      	movs	r3, #7
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b42:	2312      	movs	r3, #18
 8000b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b4e:	2304      	movs	r3, #4
 8000b50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b56:	4619      	mov	r1, r3
 8000b58:	4872      	ldr	r0, [pc, #456]	@ (8000d24 <MX_GPIO_Init+0x2ec>)
 8000b5a:	f001 fbb1 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b5e:	2380      	movs	r3, #128	@ 0x80
 8000b60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b6e:	230d      	movs	r3, #13
 8000b70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b76:	4619      	mov	r1, r3
 8000b78:	486a      	ldr	r0, [pc, #424]	@ (8000d24 <MX_GPIO_Init+0x2ec>)
 8000b7a:	f001 fba1 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8000b7e:	233b      	movs	r3, #59	@ 0x3b
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b82:	230b      	movs	r3, #11
 8000b84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4865      	ldr	r0, [pc, #404]	@ (8000d28 <MX_GPIO_Init+0x2f0>)
 8000b92:	f001 fb95 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000b96:	230a      	movs	r3, #10
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b9a:	230b      	movs	r3, #11
 8000b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bac:	f001 fb88 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bb0:	23e0      	movs	r3, #224	@ 0xe0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bce:	f001 fb77 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000be2:	2302      	movs	r3, #2
 8000be4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	484b      	ldr	r0, [pc, #300]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000bee:	f001 fb67 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000bf6:	230b      	movs	r3, #11
 8000bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c02:	4619      	mov	r1, r3
 8000c04:	4845      	ldr	r0, [pc, #276]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000c06:	f001 fb5b 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c0a:	2344      	movs	r3, #68	@ 0x44
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	483f      	ldr	r0, [pc, #252]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000c1e:	f001 fb4f 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000c22:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c30:	2300      	movs	r3, #0
 8000c32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c34:	2301      	movs	r3, #1
 8000c36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4838      	ldr	r0, [pc, #224]	@ (8000d20 <MX_GPIO_Init+0x2e8>)
 8000c40:	f001 fb3e 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c44:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000c56:	2303      	movs	r3, #3
 8000c58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c5e:	4619      	mov	r1, r3
 8000c60:	482f      	ldr	r0, [pc, #188]	@ (8000d20 <MX_GPIO_Init+0x2e8>)
 8000c62:	f001 fb2d 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000c66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4827      	ldr	r0, [pc, #156]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000c80:	f001 fb1e 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c84:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000c96:	230e      	movs	r3, #14
 8000c98:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	481e      	ldr	r0, [pc, #120]	@ (8000d1c <MX_GPIO_Init+0x2e4>)
 8000ca2:	f001 fb0d 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ca6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000caa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cb8:	2307      	movs	r3, #7
 8000cba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	481a      	ldr	r0, [pc, #104]	@ (8000d2c <MX_GPIO_Init+0x2f4>)
 8000cc4:	f001 fafc 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000cc8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4811      	ldr	r0, [pc, #68]	@ (8000d2c <MX_GPIO_Init+0x2f4>)
 8000ce6:	f001 faeb 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cea:	2340      	movs	r3, #64	@ 0x40
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000cfa:	230d      	movs	r3, #13
 8000cfc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d02:	4619      	mov	r1, r3
 8000d04:	4808      	ldr	r0, [pc, #32]	@ (8000d28 <MX_GPIO_Init+0x2f0>)
 8000d06:	f001 fadb 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d0a:	2380      	movs	r3, #128	@ 0x80
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	e00c      	b.n	8000d30 <MX_GPIO_Init+0x2f8>
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	48000400 	.word	0x48000400
 8000d20:	48001000 	.word	0x48001000
 8000d24:	48001400 	.word	0x48001400
 8000d28:	48000800 	.word	0x48000800
 8000d2c:	48000c00 	.word	0x48000c00
 8000d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d36:	2302      	movs	r3, #2
 8000d38:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3e:	4619      	mov	r1, r3
 8000d40:	484c      	ldr	r0, [pc, #304]	@ (8000e74 <MX_GPIO_Init+0x43c>)
 8000d42:	f001 fabd 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d46:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d58:	230c      	movs	r3, #12
 8000d5a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d60:	4619      	mov	r1, r3
 8000d62:	4844      	ldr	r0, [pc, #272]	@ (8000e74 <MX_GPIO_Init+0x43c>)
 8000d64:	f001 faac 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000d68:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d76:	2303      	movs	r3, #3
 8000d78:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d7a:	230a      	movs	r3, #10
 8000d7c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d82:	4619      	mov	r1, r3
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d88:	f001 fa9a 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d92:	2300      	movs	r3, #0
 8000d94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da4:	f001 fa8c 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000da8:	2301      	movs	r3, #1
 8000daa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000db8:	2309      	movs	r3, #9
 8000dba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	482d      	ldr	r0, [pc, #180]	@ (8000e78 <MX_GPIO_Init+0x440>)
 8000dc4:	f001 fa7c 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dc8:	2304      	movs	r3, #4
 8000dca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000dd8:	230c      	movs	r3, #12
 8000dda:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de0:	4619      	mov	r1, r3
 8000de2:	4825      	ldr	r0, [pc, #148]	@ (8000e78 <MX_GPIO_Init+0x440>)
 8000de4:	f001 fa6c 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000de8:	2378      	movs	r3, #120	@ 0x78
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000df8:	2307      	movs	r3, #7
 8000dfa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	481d      	ldr	r0, [pc, #116]	@ (8000e78 <MX_GPIO_Init+0x440>)
 8000e04:	f001 fa5c 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000e08:	2338      	movs	r3, #56	@ 0x38
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e18:	2306      	movs	r3, #6
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	4816      	ldr	r0, [pc, #88]	@ (8000e7c <MX_GPIO_Init+0x444>)
 8000e24:	f001 fa4c 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e28:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e2e:	2312      	movs	r3, #18
 8000e30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	480d      	ldr	r0, [pc, #52]	@ (8000e7c <MX_GPIO_Init+0x444>)
 8000e46:	f001 fa3b 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e62:	4619      	mov	r1, r3
 8000e64:	4806      	ldr	r0, [pc, #24]	@ (8000e80 <MX_GPIO_Init+0x448>)
 8000e66:	f001 fa2b 	bl	80022c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e6a:	bf00      	nop
 8000e6c:	3738      	adds	r7, #56	@ 0x38
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	48000800 	.word	0x48000800
 8000e78:	48000c00 	.word	0x48000c00
 8000e7c:	48000400 	.word	0x48000400
 8000e80:	48001000 	.word	0x48001000

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i
}
 8000e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <Error_Handler+0x8>

08000e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000e9c:	f043 0301 	orr.w	r3, r3, #1
 8000ea0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea6:	f003 0301 	and.w	r3, r3, #1
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eae:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb2:	4a08      	ldr	r2, [pc, #32]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eba:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	@ 0x28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d14e      	bne.n	8000f98 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000efe:	4a29      	ldr	r2, [pc, #164]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000f04:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f06:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	4a23      	ldr	r2, [pc, #140]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f1e:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f2a:	2310      	movs	r3, #16
 8000f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f40:	f001 f9be 	bl	80022c0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8000f44:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f46:	4a19      	ldr	r2, [pc, #100]	@ (8000fac <HAL_DAC_MspInit+0xd4>)
 8000f48:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000f4a:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f4c:	2206      	movs	r2, #6
 8000f4e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f50:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f52:	2210      	movs	r2, #16
 8000f54:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f56:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f5e:	2280      	movs	r2, #128	@ 0x80
 8000f60:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f68:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f72:	2220      	movs	r2, #32
 8000f74:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f76:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000f7c:	480a      	ldr	r0, [pc, #40]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f7e:	f000 fe71 	bl	8001c64 <HAL_DMA_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8000f88:	f7ff ff7c 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <HAL_DAC_MspInit+0xd0>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40007400 	.word	0x40007400
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	20040054 	.word	0x20040054
 8000fac:	4002001c 	.word	0x4002001c

08000fb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b0ae      	sub	sp, #184	@ 0xb8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc8:	f107 0310 	add.w	r3, r7, #16
 8000fcc:	2294      	movs	r2, #148	@ 0x94
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f008 fd7e 	bl	8009ad2 <memset>
  if(huart->Instance==LPUART1)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a3b      	ldr	r2, [pc, #236]	@ (80010c8 <HAL_UART_MspInit+0x118>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d16f      	bne.n	80010c0 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000fe0:	2320      	movs	r3, #32
 8000fe2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	4618      	mov	r0, r3
 8000fee:	f002 fabd 	bl	800356c <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ff8:	f7ff ff44 	bl	8000e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000ffc:	4b33      	ldr	r3, [pc, #204]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 8000ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001000:	4a32      	ldr	r2, [pc, #200]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001008:	4b30      	ldr	r3, [pc, #192]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 800100a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001014:	4b2d      	ldr	r3, [pc, #180]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001018:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 800101a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800101e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001020:	4b2a      	ldr	r3, [pc, #168]	@ (80010cc <HAL_UART_MspInit+0x11c>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800102c:	f001 fbb6 	bl	800279c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001030:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001034:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001038:	2302      	movs	r3, #2
 800103a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800104a:	2308      	movs	r3, #8
 800104c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001050:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001054:	4619      	mov	r1, r3
 8001056:	481e      	ldr	r0, [pc, #120]	@ (80010d0 <HAL_UART_MspInit+0x120>)
 8001058:	f001 f932 	bl	80022c0 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 800105e:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <HAL_UART_MspInit+0x128>)
 8001060:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001062:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001064:	2222      	movs	r2, #34	@ 0x22
 8001066:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001074:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001076:	2280      	movs	r2, #128	@ 0x80
 8001078:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001080:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001082:	2200      	movs	r2, #0
 8001084:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001088:	2200      	movs	r2, #0
 800108a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 800108e:	2200      	movs	r2, #0
 8001090:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001092:	4810      	ldr	r0, [pc, #64]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 8001094:	f000 fde6 	bl	8001c64 <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800109e:	f7ff fef1 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 80010a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <HAL_UART_MspInit+0x124>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2100      	movs	r1, #0
 80010b4:	2046      	movs	r0, #70	@ 0x46
 80010b6:	f000 fad0 	bl	800165a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80010ba:	2046      	movs	r0, #70	@ 0x46
 80010bc:	f000 fae9 	bl	8001692 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80010c0:	bf00      	nop
 80010c2:	37b8      	adds	r7, #184	@ 0xb8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40008000 	.word	0x40008000
 80010cc:	40021000 	.word	0x40021000
 80010d0:	48001800 	.word	0x48001800
 80010d4:	20040148 	.word	0x20040148
 80010d8:	40020008 	.word	0x40020008

080010dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	@ 0x28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a25      	ldr	r2, [pc, #148]	@ (8001190 <HAL_SPI_MspInit+0xb4>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d144      	bne.n	8001188 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010fe:	4b25      	ldr	r3, [pc, #148]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001102:	4a24      	ldr	r2, [pc, #144]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001108:	6593      	str	r3, [r2, #88]	@ 0x58
 800110a:	4b22      	ldr	r3, [pc, #136]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001116:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a1e      	ldr	r2, [pc, #120]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a18      	ldr	r2, [pc, #96]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <HAL_SPI_MspInit+0xb8>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001146:	2304      	movs	r3, #4
 8001148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	2302      	movs	r3, #2
 800114c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001152:	2303      	movs	r3, #3
 8001154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001156:	2305      	movs	r3, #5
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	480d      	ldr	r0, [pc, #52]	@ (8001198 <HAL_SPI_MspInit+0xbc>)
 8001162:	f001 f8ad 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001166:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800116a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001178:	2305      	movs	r3, #5
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4619      	mov	r1, r3
 8001182:	4806      	ldr	r0, [pc, #24]	@ (800119c <HAL_SPI_MspInit+0xc0>)
 8001184:	f001 f89c 	bl	80022c0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	@ 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40003800 	.word	0x40003800
 8001194:	40021000 	.word	0x40021000
 8001198:	48000800 	.word	0x48000800
 800119c:	48000400 	.word	0x48000400

080011a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	@ 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c0:	d145      	bne.n	800124e <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c2:	4b25      	ldr	r3, [pc, #148]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c6:	4a24      	ldr	r2, [pc, #144]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011ce:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	4a1e      	ldr	r2, [pc, #120]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f6:	4a18      	ldr	r2, [pc, #96]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 80011f8:	f043 0302 	orr.w	r3, r3, #2
 80011fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fe:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <HAL_TIM_Base_MspInit+0xb8>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800121a:	2301      	movs	r3, #1
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001228:	f001 f84a 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800122c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001232:	2302      	movs	r3, #2
 8001234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123a:	2300      	movs	r3, #0
 800123c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800123e:	2301      	movs	r3, #1
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	4619      	mov	r1, r3
 8001248:	4804      	ldr	r0, [pc, #16]	@ (800125c <HAL_TIM_Base_MspInit+0xbc>)
 800124a:	f001 f839 	bl	80022c0 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800124e:	bf00      	nop
 8001250:	3728      	adds	r7, #40	@ 0x28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	48000400 	.word	0x48000400

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <NMI_Handler+0x4>

08001268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <HardFault_Handler+0x4>

08001270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <MemManage_Handler+0x4>

08001278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <BusFault_Handler+0x4>

08001280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <UsageFault_Handler+0x4>

08001288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b6:	f000 f8b1 	bl	800141c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <DMA1_Channel1_IRQHandler+0x10>)
 80012c6:	f000 feab 	bl	8002020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20040148 	.word	0x20040148

080012d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <DMA1_Channel2_IRQHandler+0x10>)
 80012da:	f000 fea1 	bl	8002020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20040054 	.word	0x20040054

080012e8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80012ec:	4802      	ldr	r0, [pc, #8]	@ (80012f8 <LPUART1_IRQHandler+0x10>)
 80012ee:	f004 f86d 	bl	80053cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200400b4 	.word	0x200400b4

080012fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <SystemInit+0x20>)
 8001302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001306:	4a05      	ldr	r2, [pc, #20]	@ (800131c <SystemInit+0x20>)
 8001308:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800130c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001320:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001358 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001324:	f7ff ffea 	bl	80012fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001328:	480c      	ldr	r0, [pc, #48]	@ (800135c <LoopForever+0x6>)
  ldr r1, =_edata
 800132a:	490d      	ldr	r1, [pc, #52]	@ (8001360 <LoopForever+0xa>)
  ldr r2, =_sidata
 800132c:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <LoopForever+0xe>)
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001330:	e002      	b.n	8001338 <LoopCopyDataInit>

08001332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001336:	3304      	adds	r3, #4

08001338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800133c:	d3f9      	bcc.n	8001332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133e:	4a0a      	ldr	r2, [pc, #40]	@ (8001368 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001340:	4c0a      	ldr	r4, [pc, #40]	@ (800136c <LoopForever+0x16>)
  movs r3, #0
 8001342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001344:	e001      	b.n	800134a <LoopFillZerobss>

08001346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001348:	3204      	adds	r2, #4

0800134a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800134c:	d3fb      	bcc.n	8001346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800134e:	f008 fbc9 	bl	8009ae4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001352:	f7ff f94f 	bl	80005f4 <main>

08001356 <LoopForever>:

LoopForever:
    b LoopForever
 8001356:	e7fe      	b.n	8001356 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001358:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800135c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001360:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 8001364:	08009c9c 	.word	0x08009c9c
  ldr r2, =_sbss
 8001368:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 800136c:	200406a8 	.word	0x200406a8

08001370 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001370:	e7fe      	b.n	8001370 <ADC1_IRQHandler>

08001372 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137c:	2003      	movs	r0, #3
 800137e:	f000 f961 	bl	8001644 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001382:	2000      	movs	r0, #0
 8001384:	f000 f80e 	bl	80013a4 <HAL_InitTick>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d002      	beq.n	8001394 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	e001      	b.n	8001398 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001394:	f7ff fd7c 	bl	8000e90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001398:	79fb      	ldrb	r3, [r7, #7]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <HAL_InitTick+0x6c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d023      	beq.n	8001400 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013b8:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <HAL_InitTick+0x70>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <HAL_InitTick+0x6c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 f96d 	bl	80016ae <HAL_SYSTICK_Config>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d10f      	bne.n	80013fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b0f      	cmp	r3, #15
 80013de:	d809      	bhi.n	80013f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e0:	2200      	movs	r2, #0
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013e8:	f000 f937 	bl	800165a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <HAL_InitTick+0x74>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e007      	b.n	8001404 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	73fb      	strb	r3, [r7, #15]
 80013f8:	e004      	b.n	8001404 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	e001      	b.n	8001404 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20040008 	.word	0x20040008
 8001414:	20040000 	.word	0x20040000
 8001418:	20040004 	.word	0x20040004

0800141c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001420:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_IncTick+0x20>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_IncTick+0x24>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4413      	add	r3, r2
 800142c:	4a04      	ldr	r2, [pc, #16]	@ (8001440 <HAL_IncTick+0x24>)
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20040008 	.word	0x20040008
 8001440:	2004065c 	.word	0x2004065c

08001444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b03      	ldr	r3, [pc, #12]	@ (8001458 <HAL_GetTick+0x14>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	2004065c 	.word	0x2004065c

0800145c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001464:	f7ff ffee 	bl	8001444 <HAL_GetTick>
 8001468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001474:	d005      	beq.n	8001482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_Delay+0x44>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4413      	add	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001482:	bf00      	nop
 8001484:	f7ff ffde 	bl	8001444 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	429a      	cmp	r2, r3
 8001492:	d8f7      	bhi.n	8001484 <HAL_Delay+0x28>
  {
  }
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20040008 	.word	0x20040008

080014a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014c0:	4013      	ands	r3, r2
 80014c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d6:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	60d3      	str	r3, [r2, #12]
}
 80014dc:	bf00      	nop
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f0:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <__NVIC_GetPriorityGrouping+0x18>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	0a1b      	lsrs	r3, r3, #8
 80014f6:	f003 0307 	and.w	r3, r3, #7
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	2b00      	cmp	r3, #0
 8001518:	db0b      	blt.n	8001532 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	f003 021f 	and.w	r2, r3, #31
 8001520:	4907      	ldr	r1, [pc, #28]	@ (8001540 <__NVIC_EnableIRQ+0x38>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	095b      	lsrs	r3, r3, #5
 8001528:	2001      	movs	r0, #1
 800152a:	fa00 f202 	lsl.w	r2, r0, r2
 800152e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e100 	.word	0xe000e100

08001544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001554:	2b00      	cmp	r3, #0
 8001556:	db0a      	blt.n	800156e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2da      	uxtb	r2, r3
 800155c:	490c      	ldr	r1, [pc, #48]	@ (8001590 <__NVIC_SetPriority+0x4c>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	0112      	lsls	r2, r2, #4
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	440b      	add	r3, r1
 8001568:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800156c:	e00a      	b.n	8001584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4908      	ldr	r1, [pc, #32]	@ (8001594 <__NVIC_SetPriority+0x50>)
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	3b04      	subs	r3, #4
 800157c:	0112      	lsls	r2, r2, #4
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	440b      	add	r3, r1
 8001582:	761a      	strb	r2, [r3, #24]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000e100 	.word	0xe000e100
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	@ 0x24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f1c3 0307 	rsb	r3, r3, #7
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	bf28      	it	cs
 80015b6:	2304      	movcs	r3, #4
 80015b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	3304      	adds	r3, #4
 80015be:	2b06      	cmp	r3, #6
 80015c0:	d902      	bls.n	80015c8 <NVIC_EncodePriority+0x30>
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3b03      	subs	r3, #3
 80015c6:	e000      	b.n	80015ca <NVIC_EncodePriority+0x32>
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43da      	mvns	r2, r3
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	401a      	ands	r2, r3
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	43d9      	mvns	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	4313      	orrs	r3, r2
         );
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3724      	adds	r7, #36	@ 0x24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
	...

08001600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001610:	d301      	bcc.n	8001616 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001612:	2301      	movs	r3, #1
 8001614:	e00f      	b.n	8001636 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001616:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <SysTick_Config+0x40>)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3b01      	subs	r3, #1
 800161c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161e:	210f      	movs	r1, #15
 8001620:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001624:	f7ff ff8e 	bl	8001544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001628:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <SysTick_Config+0x40>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162e:	4b04      	ldr	r3, [pc, #16]	@ (8001640 <SysTick_Config+0x40>)
 8001630:	2207      	movs	r2, #7
 8001632:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	e000e010 	.word	0xe000e010

08001644 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f7ff ff29 	bl	80014a4 <__NVIC_SetPriorityGrouping>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b086      	sub	sp, #24
 800165e:	af00      	add	r7, sp, #0
 8001660:	4603      	mov	r3, r0
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800166c:	f7ff ff3e 	bl	80014ec <__NVIC_GetPriorityGrouping>
 8001670:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	68b9      	ldr	r1, [r7, #8]
 8001676:	6978      	ldr	r0, [r7, #20]
 8001678:	f7ff ff8e 	bl	8001598 <NVIC_EncodePriority>
 800167c:	4602      	mov	r2, r0
 800167e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff ff5d 	bl	8001544 <__NVIC_SetPriority>
}
 800168a:	bf00      	nop
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	4603      	mov	r3, r0
 800169a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff31 	bl	8001508 <__NVIC_EnableIRQ>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b082      	sub	sp, #8
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff ffa2 	bl	8001600 <SysTick_Config>
 80016bc:	4603      	mov	r3, r0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e014      	b.n	8001702 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	791b      	ldrb	r3, [r3, #4]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d105      	bne.n	80016ee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fbf5 	bl	8000ed8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2202      	movs	r2, #2
 80016f2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	795b      	ldrb	r3, [r3, #5]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d101      	bne.n	800172a <HAL_DAC_Start_DMA+0x1e>
 8001726:	2302      	movs	r3, #2
 8001728:	e0ab      	b.n	8001882 <HAL_DAC_Start_DMA+0x176>
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2201      	movs	r2, #1
 800172e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2202      	movs	r2, #2
 8001734:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d12f      	bne.n	800179c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	4a52      	ldr	r2, [pc, #328]	@ (800188c <HAL_DAC_Start_DMA+0x180>)
 8001742:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	4a51      	ldr	r2, [pc, #324]	@ (8001890 <HAL_DAC_Start_DMA+0x184>)
 800174a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	4a50      	ldr	r2, [pc, #320]	@ (8001894 <HAL_DAC_Start_DMA+0x188>)
 8001752:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001762:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001764:	6a3b      	ldr	r3, [r7, #32]
 8001766:	2b08      	cmp	r3, #8
 8001768:	d013      	beq.n	8001792 <HAL_DAC_Start_DMA+0x86>
 800176a:	6a3b      	ldr	r3, [r7, #32]
 800176c:	2b08      	cmp	r3, #8
 800176e:	d845      	bhi.n	80017fc <HAL_DAC_Start_DMA+0xf0>
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_DAC_Start_DMA+0x72>
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	2b04      	cmp	r3, #4
 800177a:	d005      	beq.n	8001788 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800177c:	e03e      	b.n	80017fc <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	3308      	adds	r3, #8
 8001784:	613b      	str	r3, [r7, #16]
        break;
 8001786:	e03c      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	330c      	adds	r3, #12
 800178e:	613b      	str	r3, [r7, #16]
        break;
 8001790:	e037      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	3310      	adds	r3, #16
 8001798:	613b      	str	r3, [r7, #16]
        break;
 800179a:	e032      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	4a3d      	ldr	r2, [pc, #244]	@ (8001898 <HAL_DAC_Start_DMA+0x18c>)
 80017a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	4a3c      	ldr	r2, [pc, #240]	@ (800189c <HAL_DAC_Start_DMA+0x190>)
 80017aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	4a3b      	ldr	r2, [pc, #236]	@ (80018a0 <HAL_DAC_Start_DMA+0x194>)
 80017b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80017c2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80017c4:	6a3b      	ldr	r3, [r7, #32]
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d013      	beq.n	80017f2 <HAL_DAC_Start_DMA+0xe6>
 80017ca:	6a3b      	ldr	r3, [r7, #32]
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d817      	bhi.n	8001800 <HAL_DAC_Start_DMA+0xf4>
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_DAC_Start_DMA+0xd2>
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d005      	beq.n	80017e8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80017dc:	e010      	b.n	8001800 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3314      	adds	r3, #20
 80017e4:	613b      	str	r3, [r7, #16]
        break;
 80017e6:	e00c      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	3318      	adds	r3, #24
 80017ee:	613b      	str	r3, [r7, #16]
        break;
 80017f0:	e007      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	331c      	adds	r3, #28
 80017f8:	613b      	str	r3, [r7, #16]
        break;
 80017fa:	e002      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        break;
 80017fc:	bf00      	nop
 80017fe:	e000      	b.n	8001802 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001800:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d111      	bne.n	800182c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001816:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6898      	ldr	r0, [r3, #8]
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	f000 fac7 	bl	8001db4 <HAL_DMA_Start_IT>
 8001826:	4603      	mov	r3, r0
 8001828:	75fb      	strb	r3, [r7, #23]
 800182a:	e010      	b.n	800184e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800183a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	68d8      	ldr	r0, [r3, #12]
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	f000 fab5 	bl	8001db4 <HAL_DMA_Start_IT>
 800184a:	4603      	mov	r3, r0
 800184c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2200      	movs	r2, #0
 8001852:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001854:	7dfb      	ldrb	r3, [r7, #23]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6819      	ldr	r1, [r3, #0]
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	f003 0310 	and.w	r3, r3, #16
 8001866:	2201      	movs	r2, #1
 8001868:	409a      	lsls	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	430a      	orrs	r2, r1
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	e005      	b.n	8001880 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	f043 0204 	orr.w	r2, r3, #4
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001880:	7dfb      	ldrb	r3, [r7, #23]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	08001b51 	.word	0x08001b51
 8001890:	08001b73 	.word	0x08001b73
 8001894:	08001b8f 	.word	0x08001b8f
 8001898:	08001bf9 	.word	0x08001bf9
 800189c:	08001c1b 	.word	0x08001c1b
 80018a0:	08001c37 	.word	0x08001c37

080018a4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	795b      	ldrb	r3, [r3, #5]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d101      	bne.n	80018d4 <HAL_DAC_ConfigChannel+0x1c>
 80018d0:	2302      	movs	r3, #2
 80018d2:	e137      	b.n	8001b44 <HAL_DAC_ConfigChannel+0x28c>
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2201      	movs	r2, #1
 80018d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2202      	movs	r2, #2
 80018de:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	f040 8081 	bne.w	80019ec <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80018ea:	f7ff fdab 	bl	8001444 <HAL_GetTick>
 80018ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d140      	bne.n	8001978 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80018f6:	e018      	b.n	800192a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80018f8:	f7ff fda4 	bl	8001444 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b01      	cmp	r3, #1
 8001904:	d911      	bls.n	800192a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800190c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d00a      	beq.n	800192a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	f043 0208 	orr.w	r2, r3, #8
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2203      	movs	r2, #3
 8001924:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e10c      	b.n	8001b44 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001930:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1df      	bne.n	80018f8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001938:	2001      	movs	r0, #1
 800193a:	f7ff fd8f 	bl	800145c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	69d2      	ldr	r2, [r2, #28]
 8001946:	641a      	str	r2, [r3, #64]	@ 0x40
 8001948:	e023      	b.n	8001992 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800194a:	f7ff fd7b 	bl	8001444 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d90f      	bls.n	8001978 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800195e:	2b00      	cmp	r3, #0
 8001960:	da0a      	bge.n	8001978 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	f043 0208 	orr.w	r2, r3, #8
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2203      	movs	r2, #3
 8001972:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e0e5      	b.n	8001b44 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800197e:	2b00      	cmp	r3, #0
 8001980:	dbe3      	blt.n	800194a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001982:	2001      	movs	r0, #1
 8001984:	f7ff fd6a 	bl	800145c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	69d2      	ldr	r2, [r2, #28]
 8001990:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f003 0310 	and.w	r3, r3, #16
 800199e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	ea02 0103 	and.w	r1, r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	6a1a      	ldr	r2, [r3, #32]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f003 0310 	and.w	r3, r3, #16
 80019b6:	409a      	lsls	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	430a      	orrs	r2, r1
 80019be:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f003 0310 	and.w	r3, r3, #16
 80019cc:	21ff      	movs	r1, #255	@ 0xff
 80019ce:	fa01 f303 	lsl.w	r3, r1, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	ea02 0103 	and.w	r1, r2, r3
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	409a      	lsls	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d11d      	bne.n	8001a30 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019fa:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	221f      	movs	r2, #31
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69fa      	ldr	r2, [r7, #28]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f003 0310 	and.w	r3, r3, #16
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	69fa      	ldr	r2, [r7, #28]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	69fa      	ldr	r2, [r7, #28]
 8001a2e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a36:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f003 0310 	and.w	r3, r3, #16
 8001a3e:	2207      	movs	r2, #7
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69fa      	ldr	r2, [r7, #28]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	431a      	orrs	r2, r3
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f003 0310 	and.w	r3, r3, #16
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	69fa      	ldr	r2, [r7, #28]
 8001a76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6819      	ldr	r1, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43da      	mvns	r2, r3
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	400a      	ands	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f003 0310 	and.w	r3, r3, #16
 8001aa4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f003 0310 	and.w	r3, r3, #16
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	69fa      	ldr	r2, [r7, #28]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ad4:	d104      	bne.n	8001ae0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	e018      	b.n	8001b12 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d104      	bne.n	8001af2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	e00f      	b.n	8001b12 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001af2:	f001 fc43 	bl	800337c <HAL_RCC_GetHCLKFreq>
 8001af6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4a14      	ldr	r2, [pc, #80]	@ (8001b4c <HAL_DAC_ConfigChannel+0x294>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d904      	bls.n	8001b0a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b06:	61fb      	str	r3, [r7, #28]
 8001b08:	e003      	b.n	8001b12 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b10:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6819      	ldr	r1, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f003 0310 	and.w	r3, r3, #16
 8001b26:	22c0      	movs	r2, #192	@ 0xc0
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43da      	mvns	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	400a      	ands	r2, r1
 8001b34:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	04c4b400 	.word	0x04c4b400

08001b50 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f7fe fd10 	bl	8000584 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2201      	movs	r2, #1
 8001b68:	711a      	strb	r2, [r3, #4]
}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b084      	sub	sp, #16
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b7e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	f7fe fd1b 	bl	80005bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b084      	sub	sp, #16
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	f043 0204 	orr.w	r2, r3, #4
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f7ff fe7b 	bl	80018a4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	711a      	strb	r2, [r3, #4]
}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c04:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f7ff ffd8 	bl	8001bbc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	711a      	strb	r2, [r3, #4]
}
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b084      	sub	sp, #16
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c26:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f7ff ffd1 	bl	8001bd0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b084      	sub	sp, #16
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c42:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	f043 0204 	orr.w	r2, r3, #4
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f7ff ffc7 	bl	8001be4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	711a      	strb	r2, [r3, #4]
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e08d      	b.n	8001d92 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b47      	ldr	r3, [pc, #284]	@ (8001d9c <HAL_DMA_Init+0x138>)
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d80f      	bhi.n	8001ca2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b45      	ldr	r3, [pc, #276]	@ (8001da0 <HAL_DMA_Init+0x13c>)
 8001c8a:	4413      	add	r3, r2
 8001c8c:	4a45      	ldr	r2, [pc, #276]	@ (8001da4 <HAL_DMA_Init+0x140>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	009a      	lsls	r2, r3, #2
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a42      	ldr	r2, [pc, #264]	@ (8001da8 <HAL_DMA_Init+0x144>)
 8001c9e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ca0:	e00e      	b.n	8001cc0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4b40      	ldr	r3, [pc, #256]	@ (8001dac <HAL_DMA_Init+0x148>)
 8001caa:	4413      	add	r3, r2
 8001cac:	4a3d      	ldr	r2, [pc, #244]	@ (8001da4 <HAL_DMA_Init+0x140>)
 8001cae:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb2:	091b      	lsrs	r3, r3, #4
 8001cb4:	009a      	lsls	r2, r3, #2
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8001db0 <HAL_DMA_Init+0x14c>)
 8001cbe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001ce4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 fa72 	bl	80021fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d20:	d102      	bne.n	8001d28 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d30:	b2d2      	uxtb	r2, r2
 8001d32:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d3c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d010      	beq.n	8001d68 <HAL_DMA_Init+0x104>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d80c      	bhi.n	8001d68 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 fa92 	bl	8002278 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	e008      	b.n	8001d7a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40020407 	.word	0x40020407
 8001da0:	bffdfff8 	.word	0xbffdfff8
 8001da4:	cccccccd 	.word	0xcccccccd
 8001da8:	40020000 	.word	0x40020000
 8001dac:	bffdfbf8 	.word	0xbffdfbf8
 8001db0:	40020400 	.word	0x40020400

08001db4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
 8001dc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_DMA_Start_IT+0x20>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e066      	b.n	8001ea2 <HAL_DMA_Start_IT+0xee>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d155      	bne.n	8001e94 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2202      	movs	r2, #2
 8001dec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 0201 	bic.w	r2, r2, #1
 8001e04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	68b9      	ldr	r1, [r7, #8]
 8001e0c:	68f8      	ldr	r0, [r7, #12]
 8001e0e:	f000 f9b6 	bl	800217e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d008      	beq.n	8001e2c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 020e 	orr.w	r2, r2, #14
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	e00f      	b.n	8001e4c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0204 	bic.w	r2, r2, #4
 8001e3a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 020a 	orr.w	r2, r2, #10
 8001e4a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d007      	beq.n	8001e6a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e68:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d007      	beq.n	8001e82 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e80:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f042 0201 	orr.w	r2, r2, #1
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	e005      	b.n	8001ea0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b085      	sub	sp, #20
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d008      	beq.n	8001ed4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2204      	movs	r2, #4
 8001ec6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e040      	b.n	8001f56 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 020e 	bic.w	r2, r2, #14
 8001ee2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ef2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0201 	bic.w	r2, r2, #1
 8001f02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f08:	f003 021c 	and.w	r2, r3, #28
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	2101      	movs	r1, #1
 8001f12:	fa01 f202 	lsl.w	r2, r1, r2
 8001f16:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f20:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00c      	beq.n	8001f44 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f38:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f42:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b084      	sub	sp, #16
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d005      	beq.n	8001f86 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	73fb      	strb	r3, [r7, #15]
 8001f84:	e047      	b.n	8002016 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 020e 	bic.w	r2, r2, #14
 8001f94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 0201 	bic.w	r2, r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	f003 021c 	and.w	r2, r3, #28
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fd2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00c      	beq.n	8001ff6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ff4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	4798      	blx	r3
    }
  }
  return status;
 8002016:	7bfb      	ldrb	r3, [r7, #15]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203c:	f003 031c 	and.w	r3, r3, #28
 8002040:	2204      	movs	r2, #4
 8002042:	409a      	lsls	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4013      	ands	r3, r2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d026      	beq.n	800209a <HAL_DMA_IRQHandler+0x7a>
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	2b00      	cmp	r3, #0
 8002054:	d021      	beq.n	800209a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0320 	and.w	r3, r3, #32
 8002060:	2b00      	cmp	r3, #0
 8002062:	d107      	bne.n	8002074 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0204 	bic.w	r2, r2, #4
 8002072:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002078:	f003 021c 	and.w	r2, r3, #28
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002080:	2104      	movs	r1, #4
 8002082:	fa01 f202 	lsl.w	r2, r1, r2
 8002086:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208c:	2b00      	cmp	r3, #0
 800208e:	d071      	beq.n	8002174 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002098:	e06c      	b.n	8002174 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209e:	f003 031c 	and.w	r3, r3, #28
 80020a2:	2202      	movs	r2, #2
 80020a4:	409a      	lsls	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d02e      	beq.n	800210c <HAL_DMA_IRQHandler+0xec>
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d029      	beq.n	800210c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0320 	and.w	r3, r3, #32
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10b      	bne.n	80020de <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 020a 	bic.w	r2, r2, #10
 80020d4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	f003 021c 	and.w	r2, r3, #28
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	2102      	movs	r1, #2
 80020ec:	fa01 f202 	lsl.w	r2, r1, r2
 80020f0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d038      	beq.n	8002174 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800210a:	e033      	b.n	8002174 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002110:	f003 031c 	and.w	r3, r3, #28
 8002114:	2208      	movs	r2, #8
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d02a      	beq.n	8002176 <HAL_DMA_IRQHandler+0x156>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d025      	beq.n	8002176 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 020e 	bic.w	r2, r2, #14
 8002138:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213e:	f003 021c 	and.w	r2, r3, #28
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	2101      	movs	r1, #1
 8002148:	fa01 f202 	lsl.w	r2, r1, r2
 800214c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2201      	movs	r2, #1
 8002152:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002168:	2b00      	cmp	r3, #0
 800216a:	d004      	beq.n	8002176 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002174:	bf00      	nop
 8002176:	bf00      	nop
}
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002194:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219a:	2b00      	cmp	r3, #0
 800219c:	d004      	beq.n	80021a8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021a6:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ac:	f003 021c 	and.w	r2, r3, #28
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	2101      	movs	r1, #1
 80021b6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ba:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	2b10      	cmp	r3, #16
 80021ca:	d108      	bne.n	80021de <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021dc:	e007      	b.n	80021ee <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	60da      	str	r2, [r3, #12]
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	461a      	mov	r2, r3
 800220a:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800220c:	429a      	cmp	r2, r3
 800220e:	d80a      	bhi.n	8002226 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002214:	089b      	lsrs	r3, r3, #2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800221c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6493      	str	r3, [r2, #72]	@ 0x48
 8002224:	e007      	b.n	8002236 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	089b      	lsrs	r3, r3, #2
 800222c:	009a      	lsls	r2, r3, #2
 800222e:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002230:	4413      	add	r3, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	3b08      	subs	r3, #8
 800223e:	4a0c      	ldr	r2, [pc, #48]	@ (8002270 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002240:	fba2 2303 	umull	r2, r3, r2, r3
 8002244:	091b      	lsrs	r3, r3, #4
 8002246:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800224c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2201      	movs	r2, #1
 8002256:	409a      	lsls	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800225c:	bf00      	nop
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40020407 	.word	0x40020407
 800226c:	4002081c 	.word	0x4002081c
 8002270:	cccccccd 	.word	0xcccccccd
 8002274:	40020880 	.word	0x40020880

08002278 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	461a      	mov	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a08      	ldr	r2, [pc, #32]	@ (80022bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800229a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	3b01      	subs	r3, #1
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2201      	movs	r2, #1
 80022a6:	409a      	lsls	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	1000823f 	.word	0x1000823f
 80022bc:	40020940 	.word	0x40020940

080022c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ce:	e166      	b.n	800259e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	2101      	movs	r1, #1
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	fa01 f303 	lsl.w	r3, r1, r3
 80022dc:	4013      	ands	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 8158 	beq.w	8002598 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d005      	beq.n	8002300 <HAL_GPIO_Init+0x40>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 0303 	and.w	r3, r3, #3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d130      	bne.n	8002362 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	2203      	movs	r2, #3
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4013      	ands	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002336:	2201      	movs	r2, #1
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43db      	mvns	r3, r3
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	091b      	lsrs	r3, r3, #4
 800234c:	f003 0201 	and.w	r2, r3, #1
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	4313      	orrs	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	2b03      	cmp	r3, #3
 800236c:	d017      	beq.n	800239e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	2203      	movs	r2, #3
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43db      	mvns	r3, r3
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	4013      	ands	r3, r2
 8002384:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d123      	bne.n	80023f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	08da      	lsrs	r2, r3, #3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3208      	adds	r2, #8
 80023b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	220f      	movs	r2, #15
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43db      	mvns	r3, r3
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	691a      	ldr	r2, [r3, #16]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	08da      	lsrs	r2, r3, #3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3208      	adds	r2, #8
 80023ec:	6939      	ldr	r1, [r7, #16]
 80023ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	2203      	movs	r2, #3
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	4013      	ands	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0203 	and.w	r2, r3, #3
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 80b2 	beq.w	8002598 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002434:	4b61      	ldr	r3, [pc, #388]	@ (80025bc <HAL_GPIO_Init+0x2fc>)
 8002436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002438:	4a60      	ldr	r2, [pc, #384]	@ (80025bc <HAL_GPIO_Init+0x2fc>)
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002440:	4b5e      	ldr	r3, [pc, #376]	@ (80025bc <HAL_GPIO_Init+0x2fc>)
 8002442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	60bb      	str	r3, [r7, #8]
 800244a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800244c:	4a5c      	ldr	r2, [pc, #368]	@ (80025c0 <HAL_GPIO_Init+0x300>)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	089b      	lsrs	r3, r3, #2
 8002452:	3302      	adds	r3, #2
 8002454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002458:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	220f      	movs	r2, #15
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002476:	d02b      	beq.n	80024d0 <HAL_GPIO_Init+0x210>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a52      	ldr	r2, [pc, #328]	@ (80025c4 <HAL_GPIO_Init+0x304>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d025      	beq.n	80024cc <HAL_GPIO_Init+0x20c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a51      	ldr	r2, [pc, #324]	@ (80025c8 <HAL_GPIO_Init+0x308>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d01f      	beq.n	80024c8 <HAL_GPIO_Init+0x208>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a50      	ldr	r2, [pc, #320]	@ (80025cc <HAL_GPIO_Init+0x30c>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d019      	beq.n	80024c4 <HAL_GPIO_Init+0x204>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a4f      	ldr	r2, [pc, #316]	@ (80025d0 <HAL_GPIO_Init+0x310>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d013      	beq.n	80024c0 <HAL_GPIO_Init+0x200>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a4e      	ldr	r2, [pc, #312]	@ (80025d4 <HAL_GPIO_Init+0x314>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00d      	beq.n	80024bc <HAL_GPIO_Init+0x1fc>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a4d      	ldr	r2, [pc, #308]	@ (80025d8 <HAL_GPIO_Init+0x318>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d007      	beq.n	80024b8 <HAL_GPIO_Init+0x1f8>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a4c      	ldr	r2, [pc, #304]	@ (80025dc <HAL_GPIO_Init+0x31c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <HAL_GPIO_Init+0x1f4>
 80024b0:	2307      	movs	r3, #7
 80024b2:	e00e      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024b4:	2308      	movs	r3, #8
 80024b6:	e00c      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024b8:	2306      	movs	r3, #6
 80024ba:	e00a      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024bc:	2305      	movs	r3, #5
 80024be:	e008      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024c0:	2304      	movs	r3, #4
 80024c2:	e006      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024c4:	2303      	movs	r3, #3
 80024c6:	e004      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e002      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024cc:	2301      	movs	r3, #1
 80024ce:	e000      	b.n	80024d2 <HAL_GPIO_Init+0x212>
 80024d0:	2300      	movs	r3, #0
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	f002 0203 	and.w	r2, r2, #3
 80024d8:	0092      	lsls	r2, r2, #2
 80024da:	4093      	lsls	r3, r2
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024e2:	4937      	ldr	r1, [pc, #220]	@ (80025c0 <HAL_GPIO_Init+0x300>)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	089b      	lsrs	r3, r3, #2
 80024e8:	3302      	adds	r3, #2
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024f0:	4b3b      	ldr	r3, [pc, #236]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002514:	4a32      	ldr	r2, [pc, #200]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800251a:	4b31      	ldr	r3, [pc, #196]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	43db      	mvns	r3, r3
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800253e:	4a28      	ldr	r2, [pc, #160]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002544:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	43db      	mvns	r3, r3
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002568:	4a1d      	ldr	r2, [pc, #116]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800256e:	4b1c      	ldr	r3, [pc, #112]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002592:	4a13      	ldr	r2, [pc, #76]	@ (80025e0 <HAL_GPIO_Init+0x320>)
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	3301      	adds	r3, #1
 800259c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	fa22 f303 	lsr.w	r3, r2, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f47f ae91 	bne.w	80022d0 <HAL_GPIO_Init+0x10>
  }
}
 80025ae:	bf00      	nop
 80025b0:	bf00      	nop
 80025b2:	371c      	adds	r7, #28
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40010000 	.word	0x40010000
 80025c4:	48000400 	.word	0x48000400
 80025c8:	48000800 	.word	0x48000800
 80025cc:	48000c00 	.word	0x48000c00
 80025d0:	48001000 	.word	0x48001000
 80025d4:	48001400 	.word	0x48001400
 80025d8:	48001800 	.word	0x48001800
 80025dc:	48001c00 	.word	0x48001c00
 80025e0:	40010400 	.word	0x40010400

080025e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	807b      	strh	r3, [r7, #2]
 80025f0:	4613      	mov	r3, r2
 80025f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025f4:	787b      	ldrb	r3, [r7, #1]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025fa:	887a      	ldrh	r2, [r7, #2]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002600:	e002      	b.n	8002608 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002618:	4b0d      	ldr	r3, [pc, #52]	@ (8002650 <HAL_PWREx_GetVoltageRange+0x3c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002624:	d102      	bne.n	800262c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800262a:	e00b      	b.n	8002644 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800262c:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <HAL_PWREx_GetVoltageRange+0x3c>)
 800262e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800263a:	d102      	bne.n	8002642 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800263c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002640:	e000      	b.n	8002644 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002642:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40007000 	.word	0x40007000

08002654 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d141      	bne.n	80026e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002662:	4b4b      	ldr	r3, [pc, #300]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800266e:	d131      	bne.n	80026d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002670:	4b47      	ldr	r3, [pc, #284]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002676:	4a46      	ldr	r2, [pc, #280]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800267c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002680:	4b43      	ldr	r3, [pc, #268]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002688:	4a41      	ldr	r2, [pc, #260]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800268e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002690:	4b40      	ldr	r3, [pc, #256]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2232      	movs	r2, #50	@ 0x32
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	4a3f      	ldr	r2, [pc, #252]	@ (8002798 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800269c:	fba2 2303 	umull	r2, r3, r2, r3
 80026a0:	0c9b      	lsrs	r3, r3, #18
 80026a2:	3301      	adds	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026a6:	e002      	b.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ae:	4b38      	ldr	r3, [pc, #224]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ba:	d102      	bne.n	80026c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f2      	bne.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026c2:	4b33      	ldr	r3, [pc, #204]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ce:	d158      	bne.n	8002782 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e057      	b.n	8002784 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026da:	4a2d      	ldr	r2, [pc, #180]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026e4:	e04d      	b.n	8002782 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026ec:	d141      	bne.n	8002772 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026ee:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026fa:	d131      	bne.n	8002760 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026fc:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002702:	4a23      	ldr	r2, [pc, #140]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002708:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800270c:	4b20      	ldr	r3, [pc, #128]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002714:	4a1e      	ldr	r2, [pc, #120]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800271a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800271c:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2232      	movs	r2, #50	@ 0x32
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	4a1c      	ldr	r2, [pc, #112]	@ (8002798 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002728:	fba2 2303 	umull	r2, r3, r2, r3
 800272c:	0c9b      	lsrs	r3, r3, #18
 800272e:	3301      	adds	r3, #1
 8002730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002732:	e002      	b.n	800273a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3b01      	subs	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002746:	d102      	bne.n	800274e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f2      	bne.n	8002734 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800274e:	4b10      	ldr	r3, [pc, #64]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800275a:	d112      	bne.n	8002782 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e011      	b.n	8002784 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002760:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002766:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002770:	e007      	b.n	8002782 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002772:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800277a:	4a05      	ldr	r2, [pc, #20]	@ (8002790 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800277c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002780:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	40007000 	.word	0x40007000
 8002794:	20040000 	.word	0x20040000
 8002798:	431bde83 	.word	0x431bde83

0800279c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	4a04      	ldr	r2, [pc, #16]	@ (80027b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80027a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027aa:	6053      	str	r3, [r2, #4]
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	40007000 	.word	0x40007000

080027bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d102      	bne.n	80027d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f000 bc08 	b.w	8002fe0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d0:	4b96      	ldr	r3, [pc, #600]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027da:	4b94      	ldr	r3, [pc, #592]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0310 	and.w	r3, r3, #16
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80e4 	beq.w	80029ba <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d007      	beq.n	8002808 <HAL_RCC_OscConfig+0x4c>
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	2b0c      	cmp	r3, #12
 80027fc:	f040 808b 	bne.w	8002916 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	2b01      	cmp	r3, #1
 8002804:	f040 8087 	bne.w	8002916 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002808:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_RCC_OscConfig+0x64>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e3df      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1a      	ldr	r2, [r3, #32]
 8002824:	4b81      	ldr	r3, [pc, #516]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <HAL_RCC_OscConfig+0x7e>
 8002830:	4b7e      	ldr	r3, [pc, #504]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002838:	e005      	b.n	8002846 <HAL_RCC_OscConfig+0x8a>
 800283a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800283c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002840:	091b      	lsrs	r3, r3, #4
 8002842:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002846:	4293      	cmp	r3, r2
 8002848:	d223      	bcs.n	8002892 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	4618      	mov	r0, r3
 8002850:	f000 fdcc 	bl	80033ec <RCC_SetFlashLatencyFromMSIRange>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e3c0      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800285e:	4b73      	ldr	r3, [pc, #460]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a72      	ldr	r2, [pc, #456]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002864:	f043 0308 	orr.w	r3, r3, #8
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	4b70      	ldr	r3, [pc, #448]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	496d      	ldr	r1, [pc, #436]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002878:	4313      	orrs	r3, r2
 800287a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800287c:	4b6b      	ldr	r3, [pc, #428]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	021b      	lsls	r3, r3, #8
 800288a:	4968      	ldr	r1, [pc, #416]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
 8002890:	e025      	b.n	80028de <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002892:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a65      	ldr	r2, [pc, #404]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002898:	f043 0308 	orr.w	r3, r3, #8
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b63      	ldr	r3, [pc, #396]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	4960      	ldr	r1, [pc, #384]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028b0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	021b      	lsls	r3, r3, #8
 80028be:	495b      	ldr	r1, [pc, #364]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d109      	bne.n	80028de <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fd8c 	bl	80033ec <RCC_SetFlashLatencyFromMSIRange>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e380      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028de:	f000 fcc1 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 80028e2:	4602      	mov	r2, r0
 80028e4:	4b51      	ldr	r3, [pc, #324]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	4950      	ldr	r1, [pc, #320]	@ (8002a30 <HAL_RCC_OscConfig+0x274>)
 80028f0:	5ccb      	ldrb	r3, [r1, r3]
 80028f2:	f003 031f 	and.w	r3, r3, #31
 80028f6:	fa22 f303 	lsr.w	r3, r2, r3
 80028fa:	4a4e      	ldr	r2, [pc, #312]	@ (8002a34 <HAL_RCC_OscConfig+0x278>)
 80028fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80028fe:	4b4e      	ldr	r3, [pc, #312]	@ (8002a38 <HAL_RCC_OscConfig+0x27c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fd4e 	bl	80013a4 <HAL_InitTick>
 8002908:	4603      	mov	r3, r0
 800290a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d052      	beq.n	80029b8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	e364      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d032      	beq.n	8002984 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800291e:	4b43      	ldr	r3, [pc, #268]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a42      	ldr	r2, [pc, #264]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800292a:	f7fe fd8b 	bl	8001444 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002932:	f7fe fd87 	bl	8001444 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e34d      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002944:	4b39      	ldr	r3, [pc, #228]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0f0      	beq.n	8002932 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002950:	4b36      	ldr	r3, [pc, #216]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a35      	ldr	r2, [pc, #212]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002956:	f043 0308 	orr.w	r3, r3, #8
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	4930      	ldr	r1, [pc, #192]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800296a:	4313      	orrs	r3, r2
 800296c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800296e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	492b      	ldr	r1, [pc, #172]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800297e:	4313      	orrs	r3, r2
 8002980:	604b      	str	r3, [r1, #4]
 8002982:	e01a      	b.n	80029ba <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002984:	4b29      	ldr	r3, [pc, #164]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a28      	ldr	r2, [pc, #160]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002990:	f7fe fd58 	bl	8001444 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002998:	f7fe fd54 	bl	8001444 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e31a      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029aa:	4b20      	ldr	r3, [pc, #128]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x1dc>
 80029b6:	e000      	b.n	80029ba <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d073      	beq.n	8002aae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d005      	beq.n	80029d8 <HAL_RCC_OscConfig+0x21c>
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2b0c      	cmp	r3, #12
 80029d0:	d10e      	bne.n	80029f0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	d10b      	bne.n	80029f0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d8:	4b14      	ldr	r3, [pc, #80]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d063      	beq.n	8002aac <HAL_RCC_OscConfig+0x2f0>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d15f      	bne.n	8002aac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e2f7      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f8:	d106      	bne.n	8002a08 <HAL_RCC_OscConfig+0x24c>
 80029fa:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a0b      	ldr	r2, [pc, #44]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e025      	b.n	8002a54 <HAL_RCC_OscConfig+0x298>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a10:	d114      	bne.n	8002a3c <HAL_RCC_OscConfig+0x280>
 8002a12:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a05      	ldr	r2, [pc, #20]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b03      	ldr	r3, [pc, #12]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a02      	ldr	r2, [pc, #8]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e013      	b.n	8002a54 <HAL_RCC_OscConfig+0x298>
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	08009b9c 	.word	0x08009b9c
 8002a34:	20040000 	.word	0x20040000
 8002a38:	20040004 	.word	0x20040004
 8002a3c:	4ba0      	ldr	r3, [pc, #640]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a9f      	ldr	r2, [pc, #636]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a46:	6013      	str	r3, [r2, #0]
 8002a48:	4b9d      	ldr	r3, [pc, #628]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a9c      	ldr	r2, [pc, #624]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d013      	beq.n	8002a84 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5c:	f7fe fcf2 	bl	8001444 <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a64:	f7fe fcee 	bl	8001444 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b64      	cmp	r3, #100	@ 0x64
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e2b4      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a76:	4b92      	ldr	r3, [pc, #584]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCC_OscConfig+0x2a8>
 8002a82:	e014      	b.n	8002aae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a84:	f7fe fcde 	bl	8001444 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a8c:	f7fe fcda 	bl	8001444 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b64      	cmp	r3, #100	@ 0x64
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e2a0      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a9e:	4b88      	ldr	r3, [pc, #544]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x2d0>
 8002aaa:	e000      	b.n	8002aae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d060      	beq.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_OscConfig+0x310>
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	2b0c      	cmp	r3, #12
 8002ac4:	d119      	bne.n	8002afa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d116      	bne.n	8002afa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002acc:	4b7c      	ldr	r3, [pc, #496]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x328>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e27d      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae4:	4b76      	ldr	r3, [pc, #472]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	061b      	lsls	r3, r3, #24
 8002af2:	4973      	ldr	r1, [pc, #460]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002af8:	e040      	b.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d023      	beq.n	8002b4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b02:	4b6f      	ldr	r3, [pc, #444]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a6e      	ldr	r2, [pc, #440]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0e:	f7fe fc99 	bl	8001444 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b16:	f7fe fc95 	bl	8001444 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e25b      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b28:	4b65      	ldr	r3, [pc, #404]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0f0      	beq.n	8002b16 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b34:	4b62      	ldr	r3, [pc, #392]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	061b      	lsls	r3, r3, #24
 8002b42:	495f      	ldr	r1, [pc, #380]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	604b      	str	r3, [r1, #4]
 8002b48:	e018      	b.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a5c      	ldr	r2, [pc, #368]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b56:	f7fe fc75 	bl	8001444 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b5e:	f7fe fc71 	bl	8001444 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e237      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b70:	4b53      	ldr	r3, [pc, #332]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1f0      	bne.n	8002b5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0308 	and.w	r3, r3, #8
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d03c      	beq.n	8002c02 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d01c      	beq.n	8002bca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b90:	4b4b      	ldr	r3, [pc, #300]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b96:	4a4a      	ldr	r2, [pc, #296]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba0:	f7fe fc50 	bl	8001444 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba8:	f7fe fc4c 	bl	8001444 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e212      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bba:	4b41      	ldr	r3, [pc, #260]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002bbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0ef      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x3ec>
 8002bc8:	e01b      	b.n	8002c02 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bca:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bd0:	4a3b      	ldr	r2, [pc, #236]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002bd2:	f023 0301 	bic.w	r3, r3, #1
 8002bd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bda:	f7fe fc33 	bl	8001444 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be2:	f7fe fc2f 	bl	8001444 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e1f5      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf4:	4b32      	ldr	r3, [pc, #200]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1ef      	bne.n	8002be2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 80a6 	beq.w	8002d5c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c10:	2300      	movs	r3, #0
 8002c12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c14:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10d      	bne.n	8002c3c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c20:	4b27      	ldr	r3, [pc, #156]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	4a26      	ldr	r2, [pc, #152]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c2c:	4b24      	ldr	r3, [pc, #144]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c3c:	4b21      	ldr	r3, [pc, #132]	@ (8002cc4 <HAL_RCC_OscConfig+0x508>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d118      	bne.n	8002c7a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c48:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc4 <HAL_RCC_OscConfig+0x508>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002cc4 <HAL_RCC_OscConfig+0x508>)
 8002c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c54:	f7fe fbf6 	bl	8001444 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5c:	f7fe fbf2 	bl	8001444 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e1b8      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c6e:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <HAL_RCC_OscConfig+0x508>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f0      	beq.n	8002c5c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d108      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4d8>
 8002c82:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c88:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c8a:	f043 0301 	orr.w	r3, r3, #1
 8002c8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c92:	e029      	b.n	8002ce8 <HAL_RCC_OscConfig+0x52c>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	2b05      	cmp	r3, #5
 8002c9a:	d115      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x50c>
 8002c9c:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca2:	4a07      	ldr	r2, [pc, #28]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002ca4:	f043 0304 	orr.w	r3, r3, #4
 8002ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cac:	4b04      	ldr	r3, [pc, #16]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb2:	4a03      	ldr	r2, [pc, #12]	@ (8002cc0 <HAL_RCC_OscConfig+0x504>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cbc:	e014      	b.n	8002ce8 <HAL_RCC_OscConfig+0x52c>
 8002cbe:	bf00      	nop
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40007000 	.word	0x40007000
 8002cc8:	4b9d      	ldr	r3, [pc, #628]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cce:	4a9c      	ldr	r2, [pc, #624]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002cd0:	f023 0301 	bic.w	r3, r3, #1
 8002cd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cd8:	4b99      	ldr	r3, [pc, #612]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cde:	4a98      	ldr	r2, [pc, #608]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002ce0:	f023 0304 	bic.w	r3, r3, #4
 8002ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d016      	beq.n	8002d1e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf0:	f7fe fba8 	bl	8001444 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cf6:	e00a      	b.n	8002d0e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf8:	f7fe fba4 	bl	8001444 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e168      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d0e:	4b8c      	ldr	r3, [pc, #560]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d0ed      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x53c>
 8002d1c:	e015      	b.n	8002d4a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fb91 	bl	8001444 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d24:	e00a      	b.n	8002d3c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d26:	f7fe fb8d 	bl	8001444 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e151      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d3c:	4b80      	ldr	r3, [pc, #512]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1ed      	bne.n	8002d26 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d4a:	7ffb      	ldrb	r3, [r7, #31]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d105      	bne.n	8002d5c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d50:	4b7b      	ldr	r3, [pc, #492]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d54:	4a7a      	ldr	r2, [pc, #488]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d5a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0320 	and.w	r3, r3, #32
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d03c      	beq.n	8002de2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d01c      	beq.n	8002daa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d70:	4b73      	ldr	r3, [pc, #460]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d76:	4a72      	ldr	r2, [pc, #456]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d80:	f7fe fb60 	bl	8001444 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d88:	f7fe fb5c 	bl	8001444 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e122      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d9a:	4b69      	ldr	r3, [pc, #420]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002d9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0ef      	beq.n	8002d88 <HAL_RCC_OscConfig+0x5cc>
 8002da8:	e01b      	b.n	8002de2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002daa:	4b65      	ldr	r3, [pc, #404]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002dac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db0:	4a63      	ldr	r2, [pc, #396]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dba:	f7fe fb43 	bl	8001444 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc2:	f7fe fb3f 	bl	8001444 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e105      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1ef      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 80f9 	beq.w	8002fde <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	f040 80cf 	bne.w	8002f94 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002df6:	4b52      	ldr	r3, [pc, #328]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	f003 0203 	and.w	r2, r3, #3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d12c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e14:	3b01      	subs	r3, #1
 8002e16:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d123      	bne.n	8002e64 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e26:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d11b      	bne.n	8002e64 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e36:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d113      	bne.n	8002e64 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d109      	bne.n	8002e64 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	085b      	lsrs	r3, r3, #1
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d071      	beq.n	8002f48 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b0c      	cmp	r3, #12
 8002e68:	d068      	beq.n	8002f3c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e6a:	4b35      	ldr	r3, [pc, #212]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d105      	bne.n	8002e82 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e76:	4b32      	ldr	r3, [pc, #200]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e0ac      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e86:	4b2e      	ldr	r3, [pc, #184]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002e8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e90:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e92:	f7fe fad7 	bl	8001444 <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9a:	f7fe fad3 	bl	8001444 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e099      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eac:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1f0      	bne.n	8002e9a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eb8:	4b21      	ldr	r3, [pc, #132]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002eba:	68da      	ldr	r2, [r3, #12]
 8002ebc:	4b21      	ldr	r3, [pc, #132]	@ (8002f44 <HAL_RCC_OscConfig+0x788>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ec8:	3a01      	subs	r2, #1
 8002eca:	0112      	lsls	r2, r2, #4
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ed2:	0212      	lsls	r2, r2, #8
 8002ed4:	4311      	orrs	r1, r2
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002eda:	0852      	lsrs	r2, r2, #1
 8002edc:	3a01      	subs	r2, #1
 8002ede:	0552      	lsls	r2, r2, #21
 8002ee0:	4311      	orrs	r1, r2
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ee6:	0852      	lsrs	r2, r2, #1
 8002ee8:	3a01      	subs	r2, #1
 8002eea:	0652      	lsls	r2, r2, #25
 8002eec:	4311      	orrs	r1, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ef2:	06d2      	lsls	r2, r2, #27
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	4912      	ldr	r1, [pc, #72]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002efc:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0f      	ldr	r2, [pc, #60]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002f02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f08:	4b0d      	ldr	r3, [pc, #52]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f14:	f7fe fa96 	bl	8001444 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1c:	f7fe fa92 	bl	8001444 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e058      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f2e:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <HAL_RCC_OscConfig+0x784>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d0f0      	beq.n	8002f1c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f3a:	e050      	b.n	8002fde <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e04f      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
 8002f40:	40021000 	.word	0x40021000
 8002f44:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f48:	4b27      	ldr	r3, [pc, #156]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d144      	bne.n	8002fde <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f54:	4b24      	ldr	r3, [pc, #144]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a23      	ldr	r2, [pc, #140]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f60:	4b21      	ldr	r3, [pc, #132]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4a20      	ldr	r2, [pc, #128]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f6c:	f7fe fa6a 	bl	8001444 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fe fa66 	bl	8001444 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e02c      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f86:	4b18      	ldr	r3, [pc, #96]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x7b8>
 8002f92:	e024      	b.n	8002fde <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2b0c      	cmp	r3, #12
 8002f98:	d01f      	beq.n	8002fda <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9a:	4b13      	ldr	r3, [pc, #76]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a12      	ldr	r2, [pc, #72]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002fa0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fa4d 	bl	8001444 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fae:	f7fe fa49 	bl	8001444 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e00f      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fc0:	4b09      	ldr	r3, [pc, #36]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1f0      	bne.n	8002fae <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fcc:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	4905      	ldr	r1, [pc, #20]	@ (8002fe8 <HAL_RCC_OscConfig+0x82c>)
 8002fd2:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <HAL_RCC_OscConfig+0x830>)
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	60cb      	str	r3, [r1, #12]
 8002fd8:	e001      	b.n	8002fde <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e000      	b.n	8002fe0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3720      	adds	r7, #32
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	feeefffc 	.word	0xfeeefffc

08002ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e11d      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003008:	4b90      	ldr	r3, [pc, #576]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d910      	bls.n	8003038 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b8d      	ldr	r3, [pc, #564]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 020f 	bic.w	r2, r3, #15
 800301e:	498b      	ldr	r1, [pc, #556]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b89      	ldr	r3, [pc, #548]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e105      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d010      	beq.n	8003066 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	4b81      	ldr	r3, [pc, #516]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003050:	429a      	cmp	r2, r3
 8003052:	d908      	bls.n	8003066 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003054:	4b7e      	ldr	r3, [pc, #504]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	497b      	ldr	r1, [pc, #492]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003062:	4313      	orrs	r3, r2
 8003064:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d079      	beq.n	8003166 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b03      	cmp	r3, #3
 8003078:	d11e      	bne.n	80030b8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307a:	4b75      	ldr	r3, [pc, #468]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e0dc      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800308a:	f000 fa09 	bl	80034a0 <RCC_GetSysClockFreqFromPLLSource>
 800308e:	4603      	mov	r3, r0
 8003090:	4a70      	ldr	r2, [pc, #448]	@ (8003254 <HAL_RCC_ClockConfig+0x264>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d946      	bls.n	8003124 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003096:	4b6e      	ldr	r3, [pc, #440]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d140      	bne.n	8003124 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030a2:	4b6b      	ldr	r3, [pc, #428]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030aa:	4a69      	ldr	r2, [pc, #420]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80030ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80030b2:	2380      	movs	r3, #128	@ 0x80
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	e035      	b.n	8003124 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030c0:	4b63      	ldr	r3, [pc, #396]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d115      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e0b9      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d107      	bne.n	80030e8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030d8:	4b5d      	ldr	r3, [pc, #372]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d109      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0ad      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030e8:	4b59      	ldr	r3, [pc, #356]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e0a5      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80030f8:	f000 f8b4 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 80030fc:	4603      	mov	r3, r0
 80030fe:	4a55      	ldr	r2, [pc, #340]	@ (8003254 <HAL_RCC_ClockConfig+0x264>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d90f      	bls.n	8003124 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003104:	4b52      	ldr	r3, [pc, #328]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d109      	bne.n	8003124 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003110:	4b4f      	ldr	r3, [pc, #316]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003118:	4a4d      	ldr	r2, [pc, #308]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800311a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800311e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003120:	2380      	movs	r3, #128	@ 0x80
 8003122:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003124:	4b4a      	ldr	r3, [pc, #296]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f023 0203 	bic.w	r2, r3, #3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	4947      	ldr	r1, [pc, #284]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003136:	f7fe f985 	bl	8001444 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313c:	e00a      	b.n	8003154 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800313e:	f7fe f981 	bl	8001444 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314c:	4293      	cmp	r3, r2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e077      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003154:	4b3e      	ldr	r3, [pc, #248]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 020c 	and.w	r2, r3, #12
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	429a      	cmp	r2, r3
 8003164:	d1eb      	bne.n	800313e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b80      	cmp	r3, #128	@ 0x80
 800316a:	d105      	bne.n	8003178 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800316c:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	4a37      	ldr	r2, [pc, #220]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003172:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003176:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d010      	beq.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	4b31      	ldr	r3, [pc, #196]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003190:	429a      	cmp	r2, r3
 8003192:	d208      	bcs.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003194:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	492b      	ldr	r1, [pc, #172]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031a6:	4b29      	ldr	r3, [pc, #164]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d210      	bcs.n	80031d6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b4:	4b25      	ldr	r3, [pc, #148]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f023 020f 	bic.w	r2, r3, #15
 80031bc:	4923      	ldr	r1, [pc, #140]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031c4:	4b21      	ldr	r3, [pc, #132]	@ (800324c <HAL_RCC_ClockConfig+0x25c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d001      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e036      	b.n	8003244 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d008      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	4918      	ldr	r1, [pc, #96]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0308 	and.w	r3, r3, #8
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d009      	beq.n	8003214 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003200:	4b13      	ldr	r3, [pc, #76]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	4910      	ldr	r1, [pc, #64]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 8003210:	4313      	orrs	r3, r2
 8003212:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003214:	f000 f826 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b0d      	ldr	r3, [pc, #52]	@ (8003250 <HAL_RCC_ClockConfig+0x260>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	091b      	lsrs	r3, r3, #4
 8003220:	f003 030f 	and.w	r3, r3, #15
 8003224:	490c      	ldr	r1, [pc, #48]	@ (8003258 <HAL_RCC_ClockConfig+0x268>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	fa22 f303 	lsr.w	r3, r2, r3
 8003230:	4a0a      	ldr	r2, [pc, #40]	@ (800325c <HAL_RCC_ClockConfig+0x26c>)
 8003232:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003234:	4b0a      	ldr	r3, [pc, #40]	@ (8003260 <HAL_RCC_ClockConfig+0x270>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7fe f8b3 	bl	80013a4 <HAL_InitTick>
 800323e:	4603      	mov	r3, r0
 8003240:	73fb      	strb	r3, [r7, #15]

  return status;
 8003242:	7bfb      	ldrb	r3, [r7, #15]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40022000 	.word	0x40022000
 8003250:	40021000 	.word	0x40021000
 8003254:	04c4b400 	.word	0x04c4b400
 8003258:	08009b9c 	.word	0x08009b9c
 800325c:	20040000 	.word	0x20040000
 8003260:	20040004 	.word	0x20040004

08003264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003264:	b480      	push	{r7}
 8003266:	b089      	sub	sp, #36	@ 0x24
 8003268:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	61fb      	str	r3, [r7, #28]
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003272:	4b3e      	ldr	r3, [pc, #248]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800327c:	4b3b      	ldr	r3, [pc, #236]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f003 0303 	and.w	r3, r3, #3
 8003284:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0x34>
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	2b0c      	cmp	r3, #12
 8003290:	d121      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d11e      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003298:	4b34      	ldr	r3, [pc, #208]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d107      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032a4:	4b31      	ldr	r3, [pc, #196]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 80032a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	61fb      	str	r3, [r7, #28]
 80032b2:	e005      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032b4:	4b2d      	ldr	r3, [pc, #180]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 030f 	and.w	r3, r3, #15
 80032be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10d      	bne.n	80032ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032d4:	e00a      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032dc:	4b25      	ldr	r3, [pc, #148]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x110>)
 80032de:	61bb      	str	r3, [r7, #24]
 80032e0:	e004      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d101      	bne.n	80032ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032e8:	4b23      	ldr	r3, [pc, #140]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x114>)
 80032ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	2b0c      	cmp	r3, #12
 80032f0:	d134      	bne.n	800335c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032f2:	4b1e      	ldr	r3, [pc, #120]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d003      	beq.n	800330a <HAL_RCC_GetSysClockFreq+0xa6>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b03      	cmp	r3, #3
 8003306:	d003      	beq.n	8003310 <HAL_RCC_GetSysClockFreq+0xac>
 8003308:	e005      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800330a:	4b1a      	ldr	r3, [pc, #104]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x110>)
 800330c:	617b      	str	r3, [r7, #20]
      break;
 800330e:	e005      	b.n	800331c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003310:	4b19      	ldr	r3, [pc, #100]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x114>)
 8003312:	617b      	str	r3, [r7, #20]
      break;
 8003314:	e002      	b.n	800331c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	617b      	str	r3, [r7, #20]
      break;
 800331a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800331c:	4b13      	ldr	r3, [pc, #76]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	091b      	lsrs	r3, r3, #4
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3301      	adds	r3, #1
 8003328:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800332a:	4b10      	ldr	r3, [pc, #64]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	0a1b      	lsrs	r3, r3, #8
 8003330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	fb03 f202 	mul.w	r2, r3, r2
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003340:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003342:	4b0a      	ldr	r3, [pc, #40]	@ (800336c <HAL_RCC_GetSysClockFreq+0x108>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	0e5b      	lsrs	r3, r3, #25
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	3301      	adds	r3, #1
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	fbb2 f3f3 	udiv	r3, r2, r3
 800335a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800335c:	69bb      	ldr	r3, [r7, #24]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3724      	adds	r7, #36	@ 0x24
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40021000 	.word	0x40021000
 8003370:	08009bb4 	.word	0x08009bb4
 8003374:	00f42400 	.word	0x00f42400
 8003378:	007a1200 	.word	0x007a1200

0800337c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003380:	4b03      	ldr	r3, [pc, #12]	@ (8003390 <HAL_RCC_GetHCLKFreq+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	20040000 	.word	0x20040000

08003394 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003398:	f7ff fff0 	bl	800337c <HAL_RCC_GetHCLKFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	0a1b      	lsrs	r3, r3, #8
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	4904      	ldr	r1, [pc, #16]	@ (80033bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40021000 	.word	0x40021000
 80033bc:	08009bac 	.word	0x08009bac

080033c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033c4:	f7ff ffda 	bl	800337c <HAL_RCC_GetHCLKFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	4b06      	ldr	r3, [pc, #24]	@ (80033e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	0adb      	lsrs	r3, r3, #11
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	4904      	ldr	r1, [pc, #16]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033d6:	5ccb      	ldrb	r3, [r1, r3]
 80033d8:	f003 031f 	and.w	r3, r3, #31
 80033dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40021000 	.word	0x40021000
 80033e8:	08009bac 	.word	0x08009bac

080033ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033f4:	2300      	movs	r3, #0
 80033f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033f8:	4b27      	ldr	r3, [pc, #156]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003404:	f7ff f906 	bl	8002614 <HAL_PWREx_GetVoltageRange>
 8003408:	6178      	str	r0, [r7, #20]
 800340a:	e014      	b.n	8003436 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800340c:	4b22      	ldr	r3, [pc, #136]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800340e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003410:	4a21      	ldr	r2, [pc, #132]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003416:	6593      	str	r3, [r2, #88]	@ 0x58
 8003418:	4b1f      	ldr	r3, [pc, #124]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800341a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003424:	f7ff f8f6 	bl	8002614 <HAL_PWREx_GetVoltageRange>
 8003428:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800342a:	4b1b      	ldr	r3, [pc, #108]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800342c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342e:	4a1a      	ldr	r2, [pc, #104]	@ (8003498 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003430:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003434:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800343c:	d10b      	bne.n	8003456 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b80      	cmp	r3, #128	@ 0x80
 8003442:	d913      	bls.n	800346c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2ba0      	cmp	r3, #160	@ 0xa0
 8003448:	d902      	bls.n	8003450 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800344a:	2302      	movs	r3, #2
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	e00d      	b.n	800346c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003450:	2301      	movs	r3, #1
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	e00a      	b.n	800346c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b7f      	cmp	r3, #127	@ 0x7f
 800345a:	d902      	bls.n	8003462 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800345c:	2302      	movs	r3, #2
 800345e:	613b      	str	r3, [r7, #16]
 8003460:	e004      	b.n	800346c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b70      	cmp	r3, #112	@ 0x70
 8003466:	d101      	bne.n	800346c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003468:	2301      	movs	r3, #1
 800346a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800346c:	4b0b      	ldr	r3, [pc, #44]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f023 020f 	bic.w	r2, r3, #15
 8003474:	4909      	ldr	r1, [pc, #36]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800347c:	4b07      	ldr	r3, [pc, #28]	@ (800349c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	429a      	cmp	r2, r3
 8003488:	d001      	beq.n	800348e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40021000 	.word	0x40021000
 800349c:	40022000 	.word	0x40022000

080034a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034a6:	4b2d      	ldr	r3, [pc, #180]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d00b      	beq.n	80034ce <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d825      	bhi.n	8003508 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d008      	beq.n	80034d4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d11f      	bne.n	8003508 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80034c8:	4b25      	ldr	r3, [pc, #148]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80034ca:	613b      	str	r3, [r7, #16]
    break;
 80034cc:	e01f      	b.n	800350e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80034ce:	4b25      	ldr	r3, [pc, #148]	@ (8003564 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80034d0:	613b      	str	r3, [r7, #16]
    break;
 80034d2:	e01c      	b.n	800350e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034d4:	4b21      	ldr	r3, [pc, #132]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0308 	and.w	r3, r3, #8
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d107      	bne.n	80034f0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034e0:	4b1e      	ldr	r3, [pc, #120]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e6:	0a1b      	lsrs	r3, r3, #8
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	e005      	b.n	80034fc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034f0:	4b1a      	ldr	r3, [pc, #104]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80034fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003568 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003504:	613b      	str	r3, [r7, #16]
    break;
 8003506:	e002      	b.n	800350e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003508:	2300      	movs	r3, #0
 800350a:	613b      	str	r3, [r7, #16]
    break;
 800350c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800350e:	4b13      	ldr	r3, [pc, #76]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	f003 030f 	and.w	r3, r3, #15
 8003518:	3301      	adds	r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800351c:	4b0f      	ldr	r3, [pc, #60]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	fb03 f202 	mul.w	r2, r3, r2
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003532:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003534:	4b09      	ldr	r3, [pc, #36]	@ (800355c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	0e5b      	lsrs	r3, r3, #25
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	3301      	adds	r3, #1
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	fbb2 f3f3 	udiv	r3, r2, r3
 800354c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800354e:	683b      	ldr	r3, [r7, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	371c      	adds	r7, #28
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	40021000 	.word	0x40021000
 8003560:	00f42400 	.word	0x00f42400
 8003564:	007a1200 	.word	0x007a1200
 8003568:	08009bb4 	.word	0x08009bb4

0800356c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003574:	2300      	movs	r3, #0
 8003576:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003578:	2300      	movs	r3, #0
 800357a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003584:	2b00      	cmp	r3, #0
 8003586:	d040      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800358c:	2b80      	cmp	r3, #128	@ 0x80
 800358e:	d02a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003590:	2b80      	cmp	r3, #128	@ 0x80
 8003592:	d825      	bhi.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003594:	2b60      	cmp	r3, #96	@ 0x60
 8003596:	d026      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003598:	2b60      	cmp	r3, #96	@ 0x60
 800359a:	d821      	bhi.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800359c:	2b40      	cmp	r3, #64	@ 0x40
 800359e:	d006      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x42>
 80035a0:	2b40      	cmp	r3, #64	@ 0x40
 80035a2:	d81d      	bhi.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d009      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80035a8:	2b20      	cmp	r3, #32
 80035aa:	d010      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x62>
 80035ac:	e018      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035ae:	4b89      	ldr	r3, [pc, #548]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	4a88      	ldr	r2, [pc, #544]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035b8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035ba:	e015      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3304      	adds	r3, #4
 80035c0:	2100      	movs	r1, #0
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 fb02 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 80035c8:	4603      	mov	r3, r0
 80035ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035cc:	e00c      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3320      	adds	r3, #32
 80035d2:	2100      	movs	r1, #0
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fbed 	bl	8003db4 <RCCEx_PLLSAI2_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035de:	e003      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	74fb      	strb	r3, [r7, #19]
      break;
 80035e4:	e000      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80035e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10b      	bne.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035ee:	4b79      	ldr	r3, [pc, #484]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035f4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035fc:	4975      	ldr	r1, [pc, #468]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003604:	e001      	b.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003606:	7cfb      	ldrb	r3, [r7, #19]
 8003608:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d047      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361e:	d030      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003624:	d82a      	bhi.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800362a:	d02a      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800362c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003630:	d824      	bhi.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003636:	d008      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800363c:	d81e      	bhi.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00a      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003646:	d010      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003648:	e018      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800364a:	4b62      	ldr	r3, [pc, #392]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	4a61      	ldr	r2, [pc, #388]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003654:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003656:	e015      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	2100      	movs	r1, #0
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fab4 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 8003664:	4603      	mov	r3, r0
 8003666:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003668:	e00c      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3320      	adds	r3, #32
 800366e:	2100      	movs	r1, #0
 8003670:	4618      	mov	r0, r3
 8003672:	f000 fb9f 	bl	8003db4 <RCCEx_PLLSAI2_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800367a:	e003      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	74fb      	strb	r3, [r7, #19]
      break;
 8003680:	e000      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003682:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003684:	7cfb      	ldrb	r3, [r7, #19]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10b      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800368a:	4b52      	ldr	r3, [pc, #328]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800368c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003690:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003698:	494e      	ldr	r1, [pc, #312]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800369a:	4313      	orrs	r3, r2
 800369c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80036a0:	e001      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a2:	7cfb      	ldrb	r3, [r7, #19]
 80036a4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 809f 	beq.w	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b4:	2300      	movs	r3, #0
 80036b6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036b8:	4b46      	ldr	r3, [pc, #280]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80036c8:	2300      	movs	r3, #0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00d      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ce:	4b41      	ldr	r3, [pc, #260]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d2:	4a40      	ldr	r2, [pc, #256]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80036da:	4b3e      	ldr	r3, [pc, #248]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e6:	2301      	movs	r3, #1
 80036e8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036ea:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a3a      	ldr	r2, [pc, #232]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036f6:	f7fd fea5 	bl	8001444 <HAL_GetTick>
 80036fa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036fc:	e009      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fe:	f7fd fea1 	bl	8001444 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d902      	bls.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	74fb      	strb	r3, [r7, #19]
        break;
 8003710:	e005      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003712:	4b31      	ldr	r3, [pc, #196]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0ef      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800371e:	7cfb      	ldrb	r3, [r7, #19]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d15b      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003724:	4b2b      	ldr	r3, [pc, #172]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800372e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d01f      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	429a      	cmp	r2, r3
 8003740:	d019      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003742:	4b24      	ldr	r3, [pc, #144]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800374c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800374e:	4b21      	ldr	r3, [pc, #132]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003754:	4a1f      	ldr	r2, [pc, #124]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003756:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800375e:	4b1d      	ldr	r3, [pc, #116]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003764:	4a1b      	ldr	r2, [pc, #108]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800376e:	4a19      	ldr	r2, [pc, #100]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d016      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fd fe60 	bl	8001444 <HAL_GetTick>
 8003784:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003786:	e00b      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003788:	f7fd fe5c 	bl	8001444 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003796:	4293      	cmp	r3, r2
 8003798:	d902      	bls.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	74fb      	strb	r3, [r7, #19]
            break;
 800379e:	e006      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a0:	4b0c      	ldr	r3, [pc, #48]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0ec      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80037ae:	7cfb      	ldrb	r3, [r7, #19]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10c      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037b4:	4b07      	ldr	r3, [pc, #28]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c4:	4903      	ldr	r1, [pc, #12]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037cc:	e008      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	74bb      	strb	r3, [r7, #18]
 80037d2:	e005      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037dc:	7cfb      	ldrb	r3, [r7, #19]
 80037de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037e0:	7c7b      	ldrb	r3, [r7, #17]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d105      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e6:	4ba0      	ldr	r3, [pc, #640]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ea:	4a9f      	ldr	r2, [pc, #636]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037fe:	4b9a      	ldr	r3, [pc, #616]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003804:	f023 0203 	bic.w	r2, r3, #3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380c:	4996      	ldr	r1, [pc, #600]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003820:	4b91      	ldr	r3, [pc, #580]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003826:	f023 020c 	bic.w	r2, r3, #12
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	498e      	ldr	r1, [pc, #568]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003830:	4313      	orrs	r3, r2
 8003832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00a      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003842:	4b89      	ldr	r3, [pc, #548]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003848:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003850:	4985      	ldr	r1, [pc, #532]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003852:	4313      	orrs	r3, r2
 8003854:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00a      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003864:	4b80      	ldr	r3, [pc, #512]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800386a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003872:	497d      	ldr	r1, [pc, #500]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003874:	4313      	orrs	r3, r2
 8003876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003886:	4b78      	ldr	r3, [pc, #480]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003894:	4974      	ldr	r1, [pc, #464]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003896:	4313      	orrs	r3, r2
 8003898:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0320 	and.w	r3, r3, #32
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00a      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038b6:	496c      	ldr	r1, [pc, #432]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ca:	4b67      	ldr	r3, [pc, #412]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038d8:	4963      	ldr	r1, [pc, #396]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038fa:	495b      	ldr	r1, [pc, #364]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800390e:	4b56      	ldr	r3, [pc, #344]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003914:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391c:	4952      	ldr	r1, [pc, #328]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800391e:	4313      	orrs	r3, r2
 8003920:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003930:	4b4d      	ldr	r3, [pc, #308]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003936:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393e:	494a      	ldr	r1, [pc, #296]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003952:	4b45      	ldr	r3, [pc, #276]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003958:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003960:	4941      	ldr	r1, [pc, #260]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003962:	4313      	orrs	r3, r2
 8003964:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00a      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003974:	4b3c      	ldr	r3, [pc, #240]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003976:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800397a:	f023 0203 	bic.w	r2, r3, #3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003982:	4939      	ldr	r1, [pc, #228]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003984:	4313      	orrs	r3, r2
 8003986:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d028      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003996:	4b34      	ldr	r3, [pc, #208]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039a4:	4930      	ldr	r1, [pc, #192]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039b4:	d106      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039c0:	60d3      	str	r3, [r2, #12]
 80039c2:	e011      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	2101      	movs	r1, #1
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 f8f9 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 80039da:	4603      	mov	r3, r0
 80039dc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80039e4:	7cfb      	ldrb	r3, [r7, #19]
 80039e6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d04d      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039fc:	d108      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80039fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a04:	4a18      	ldr	r2, [pc, #96]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a0a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a0e:	e012      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003a10:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a16:	4a14      	ldr	r2, [pc, #80]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a1c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a2e:	490e      	ldr	r1, [pc, #56]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a3e:	d106      	bne.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a40:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	4a08      	ldr	r2, [pc, #32]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a4a:	60d3      	str	r3, [r2, #12]
 8003a4c:	e020      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a56:	d109      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a58:	4b03      	ldr	r3, [pc, #12]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a02      	ldr	r2, [pc, #8]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a62:	60d3      	str	r3, [r2, #12]
 8003a64:	e014      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003a66:	bf00      	nop
 8003a68:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 f8a5 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 8003a82:	4603      	mov	r3, r0
 8003a84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a86:	7cfb      	ldrb	r3, [r7, #19]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003a8c:	7cfb      	ldrb	r3, [r7, #19]
 8003a8e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d028      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a9c:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003aaa:	4947      	ldr	r1, [pc, #284]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ab6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003aba:	d106      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003abc:	4b42      	ldr	r3, [pc, #264]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4a41      	ldr	r2, [pc, #260]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ac6:	60d3      	str	r3, [r2, #12]
 8003ac8:	e011      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ace:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ad2:	d10c      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	2101      	movs	r1, #1
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 f876 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003aea:	7cfb      	ldrb	r3, [r7, #19]
 8003aec:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d01e      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003afa:	4b33      	ldr	r3, [pc, #204]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b00:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0a:	492f      	ldr	r1, [pc, #188]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3304      	adds	r3, #4
 8003b22:	2102      	movs	r1, #2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 f851 	bl	8003bcc <RCCEx_PLLSAI1_Config>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00b      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b44:	4b20      	ldr	r3, [pc, #128]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b4a:	f023 0204 	bic.w	r2, r3, #4
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b54:	491c      	ldr	r1, [pc, #112]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00b      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003b68:	4b17      	ldr	r3, [pc, #92]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b6e:	f023 0218 	bic.w	r2, r3, #24
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b78:	4913      	ldr	r1, [pc, #76]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d017      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b9c:	490a      	ldr	r1, [pc, #40]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003baa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bae:	d105      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bb0:	4b05      	ldr	r3, [pc, #20]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	4a04      	ldr	r2, [pc, #16]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bbc:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40021000 	.word	0x40021000

08003bcc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bda:	4b72      	ldr	r3, [pc, #456]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00e      	beq.n	8003c04 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003be6:	4b6f      	ldr	r3, [pc, #444]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f003 0203 	and.w	r2, r3, #3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d103      	bne.n	8003bfe <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
       ||
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d142      	bne.n	8003c84 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
 8003c02:	e03f      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d018      	beq.n	8003c3e <RCCEx_PLLSAI1_Config+0x72>
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d825      	bhi.n	8003c5c <RCCEx_PLLSAI1_Config+0x90>
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d002      	beq.n	8003c1a <RCCEx_PLLSAI1_Config+0x4e>
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d009      	beq.n	8003c2c <RCCEx_PLLSAI1_Config+0x60>
 8003c18:	e020      	b.n	8003c5c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c1a:	4b62      	ldr	r3, [pc, #392]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d11d      	bne.n	8003c62 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2a:	e01a      	b.n	8003c62 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c2c:	4b5d      	ldr	r3, [pc, #372]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d116      	bne.n	8003c66 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c3c:	e013      	b.n	8003c66 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c3e:	4b59      	ldr	r3, [pc, #356]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10f      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c4a:	4b56      	ldr	r3, [pc, #344]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d109      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c5a:	e006      	b.n	8003c6a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c60:	e004      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c62:	bf00      	nop
 8003c64:	e002      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c66:	bf00      	nop
 8003c68:	e000      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003c6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d108      	bne.n	8003c84 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003c72:	4b4c      	ldr	r3, [pc, #304]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f023 0203 	bic.w	r2, r3, #3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4949      	ldr	r1, [pc, #292]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f040 8086 	bne.w	8003d98 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c8c:	4b45      	ldr	r3, [pc, #276]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a44      	ldr	r2, [pc, #272]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c98:	f7fd fbd4 	bl	8001444 <HAL_GetTick>
 8003c9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c9e:	e009      	b.n	8003cb4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ca0:	f7fd fbd0 	bl	8001444 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d902      	bls.n	8003cb4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	73fb      	strb	r3, [r7, #15]
        break;
 8003cb2:	e005      	b.n	8003cc0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1ef      	bne.n	8003ca0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d168      	bne.n	8003d98 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d113      	bne.n	8003cf4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ccc:	4b35      	ldr	r3, [pc, #212]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	4b35      	ldr	r3, [pc, #212]	@ (8003da8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6892      	ldr	r2, [r2, #8]
 8003cd8:	0211      	lsls	r1, r2, #8
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68d2      	ldr	r2, [r2, #12]
 8003cde:	06d2      	lsls	r2, r2, #27
 8003ce0:	4311      	orrs	r1, r2
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6852      	ldr	r2, [r2, #4]
 8003ce6:	3a01      	subs	r2, #1
 8003ce8:	0112      	lsls	r2, r2, #4
 8003cea:	430a      	orrs	r2, r1
 8003cec:	492d      	ldr	r1, [pc, #180]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	610b      	str	r3, [r1, #16]
 8003cf2:	e02d      	b.n	8003d50 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d115      	bne.n	8003d26 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cfc:	691a      	ldr	r2, [r3, #16]
 8003cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8003dac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6892      	ldr	r2, [r2, #8]
 8003d06:	0211      	lsls	r1, r2, #8
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6912      	ldr	r2, [r2, #16]
 8003d0c:	0852      	lsrs	r2, r2, #1
 8003d0e:	3a01      	subs	r2, #1
 8003d10:	0552      	lsls	r2, r2, #21
 8003d12:	4311      	orrs	r1, r2
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6852      	ldr	r2, [r2, #4]
 8003d18:	3a01      	subs	r2, #1
 8003d1a:	0112      	lsls	r2, r2, #4
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	4921      	ldr	r1, [pc, #132]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	610b      	str	r3, [r1, #16]
 8003d24:	e014      	b.n	8003d50 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d26:	4b1f      	ldr	r3, [pc, #124]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d28:	691a      	ldr	r2, [r3, #16]
 8003d2a:	4b21      	ldr	r3, [pc, #132]	@ (8003db0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6892      	ldr	r2, [r2, #8]
 8003d32:	0211      	lsls	r1, r2, #8
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6952      	ldr	r2, [r2, #20]
 8003d38:	0852      	lsrs	r2, r2, #1
 8003d3a:	3a01      	subs	r2, #1
 8003d3c:	0652      	lsls	r2, r2, #25
 8003d3e:	4311      	orrs	r1, r2
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6852      	ldr	r2, [r2, #4]
 8003d44:	3a01      	subs	r2, #1
 8003d46:	0112      	lsls	r2, r2, #4
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	4916      	ldr	r1, [pc, #88]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d50:	4b14      	ldr	r3, [pc, #80]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a13      	ldr	r2, [pc, #76]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d5a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5c:	f7fd fb72 	bl	8001444 <HAL_GetTick>
 8003d60:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d62:	e009      	b.n	8003d78 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d64:	f7fd fb6e 	bl	8001444 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d902      	bls.n	8003d78 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	73fb      	strb	r3, [r7, #15]
          break;
 8003d76:	e005      	b.n	8003d84 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d78:	4b0a      	ldr	r3, [pc, #40]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0ef      	beq.n	8003d64 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d8a:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d8c:	691a      	ldr	r2, [r3, #16]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	4904      	ldr	r1, [pc, #16]	@ (8003da4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40021000 	.word	0x40021000
 8003da8:	07ff800f 	.word	0x07ff800f
 8003dac:	ff9f800f 	.word	0xff9f800f
 8003db0:	f9ff800f 	.word	0xf9ff800f

08003db4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dc2:	4b72      	ldr	r3, [pc, #456]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00e      	beq.n	8003dec <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dce:	4b6f      	ldr	r3, [pc, #444]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f003 0203 	and.w	r2, r3, #3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d103      	bne.n	8003de6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
       ||
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d142      	bne.n	8003e6c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
 8003dea:	e03f      	b.n	8003e6c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d018      	beq.n	8003e26 <RCCEx_PLLSAI2_Config+0x72>
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d825      	bhi.n	8003e44 <RCCEx_PLLSAI2_Config+0x90>
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d002      	beq.n	8003e02 <RCCEx_PLLSAI2_Config+0x4e>
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d009      	beq.n	8003e14 <RCCEx_PLLSAI2_Config+0x60>
 8003e00:	e020      	b.n	8003e44 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e02:	4b62      	ldr	r3, [pc, #392]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d11d      	bne.n	8003e4a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e12:	e01a      	b.n	8003e4a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e14:	4b5d      	ldr	r3, [pc, #372]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d116      	bne.n	8003e4e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e24:	e013      	b.n	8003e4e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e26:	4b59      	ldr	r3, [pc, #356]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10f      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e32:	4b56      	ldr	r3, [pc, #344]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d109      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e42:	e006      	b.n	8003e52 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]
      break;
 8003e48:	e004      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e002      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003e52:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d108      	bne.n	8003e6c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003e5a:	4b4c      	ldr	r3, [pc, #304]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f023 0203 	bic.w	r2, r3, #3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4949      	ldr	r1, [pc, #292]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f040 8086 	bne.w	8003f80 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003e74:	4b45      	ldr	r3, [pc, #276]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a44      	ldr	r2, [pc, #272]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e80:	f7fd fae0 	bl	8001444 <HAL_GetTick>
 8003e84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e86:	e009      	b.n	8003e9c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e88:	f7fd fadc 	bl	8001444 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d902      	bls.n	8003e9c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	73fb      	strb	r3, [r7, #15]
        break;
 8003e9a:	e005      	b.n	8003ea8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1ef      	bne.n	8003e88 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d168      	bne.n	8003f80 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d113      	bne.n	8003edc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003eb4:	4b35      	ldr	r3, [pc, #212]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eb6:	695a      	ldr	r2, [r3, #20]
 8003eb8:	4b35      	ldr	r3, [pc, #212]	@ (8003f90 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6892      	ldr	r2, [r2, #8]
 8003ec0:	0211      	lsls	r1, r2, #8
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68d2      	ldr	r2, [r2, #12]
 8003ec6:	06d2      	lsls	r2, r2, #27
 8003ec8:	4311      	orrs	r1, r2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6852      	ldr	r2, [r2, #4]
 8003ece:	3a01      	subs	r2, #1
 8003ed0:	0112      	lsls	r2, r2, #4
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	492d      	ldr	r1, [pc, #180]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	614b      	str	r3, [r1, #20]
 8003eda:	e02d      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d115      	bne.n	8003f0e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ee4:	695a      	ldr	r2, [r3, #20]
 8003ee6:	4b2b      	ldr	r3, [pc, #172]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6892      	ldr	r2, [r2, #8]
 8003eee:	0211      	lsls	r1, r2, #8
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6912      	ldr	r2, [r2, #16]
 8003ef4:	0852      	lsrs	r2, r2, #1
 8003ef6:	3a01      	subs	r2, #1
 8003ef8:	0552      	lsls	r2, r2, #21
 8003efa:	4311      	orrs	r1, r2
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	6852      	ldr	r2, [r2, #4]
 8003f00:	3a01      	subs	r2, #1
 8003f02:	0112      	lsls	r2, r2, #4
 8003f04:	430a      	orrs	r2, r1
 8003f06:	4921      	ldr	r1, [pc, #132]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	614b      	str	r3, [r1, #20]
 8003f0c:	e014      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f10:	695a      	ldr	r2, [r3, #20]
 8003f12:	4b21      	ldr	r3, [pc, #132]	@ (8003f98 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003f14:	4013      	ands	r3, r2
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	6892      	ldr	r2, [r2, #8]
 8003f1a:	0211      	lsls	r1, r2, #8
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6952      	ldr	r2, [r2, #20]
 8003f20:	0852      	lsrs	r2, r2, #1
 8003f22:	3a01      	subs	r2, #1
 8003f24:	0652      	lsls	r2, r2, #25
 8003f26:	4311      	orrs	r1, r2
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6852      	ldr	r2, [r2, #4]
 8003f2c:	3a01      	subs	r2, #1
 8003f2e:	0112      	lsls	r2, r2, #4
 8003f30:	430a      	orrs	r2, r1
 8003f32:	4916      	ldr	r1, [pc, #88]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f38:	4b14      	ldr	r3, [pc, #80]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a13      	ldr	r2, [pc, #76]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f44:	f7fd fa7e 	bl	8001444 <HAL_GetTick>
 8003f48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f4a:	e009      	b.n	8003f60 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f4c:	f7fd fa7a 	bl	8001444 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d902      	bls.n	8003f60 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	73fb      	strb	r3, [r7, #15]
          break;
 8003f5e:	e005      	b.n	8003f6c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f60:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0ef      	beq.n	8003f4c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003f6c:	7bfb      	ldrb	r3, [r7, #15]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f72:	4b06      	ldr	r3, [pc, #24]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f74:	695a      	ldr	r2, [r3, #20]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	4904      	ldr	r1, [pc, #16]	@ (8003f8c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	07ff800f 	.word	0x07ff800f
 8003f94:	ff9f800f 	.word	0xff9f800f
 8003f98:	f9ff800f 	.word	0xf9ff800f

08003f9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e095      	b.n	80040da <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d108      	bne.n	8003fc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fbe:	d009      	beq.n	8003fd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	61da      	str	r2, [r3, #28]
 8003fc6:	e005      	b.n	8003fd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d106      	bne.n	8003ff4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7fd f874 	bl	80010dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800400a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004014:	d902      	bls.n	800401c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004016:	2300      	movs	r3, #0
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	e002      	b.n	8004022 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800401c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004020:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800402a:	d007      	beq.n	800403c <HAL_SPI_Init+0xa0>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004034:	d002      	beq.n	800403c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800404c:	431a      	orrs	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406a:	431a      	orrs	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004074:	431a      	orrs	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407e:	ea42 0103 	orr.w	r1, r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004086:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	0c1b      	lsrs	r3, r3, #16
 8004098:	f003 0204 	and.w	r2, r3, #4
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040b8:	ea42 0103 	orr.w	r1, r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b088      	sub	sp, #32
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	60f8      	str	r0, [r7, #12]
 80040ea:	60b9      	str	r1, [r7, #8]
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4613      	mov	r3, r2
 80040f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040f2:	f7fd f9a7 	bl	8001444 <HAL_GetTick>
 80040f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b01      	cmp	r3, #1
 8004106:	d001      	beq.n	800410c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004108:	2302      	movs	r3, #2
 800410a:	e15c      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_SPI_Transmit+0x36>
 8004112:	88fb      	ldrh	r3, [r7, #6]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e154      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004122:	2b01      	cmp	r3, #1
 8004124:	d101      	bne.n	800412a <HAL_SPI_Transmit+0x48>
 8004126:	2302      	movs	r3, #2
 8004128:	e14d      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2203      	movs	r2, #3
 8004136:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	88fa      	ldrh	r2, [r7, #6]
 800414a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	88fa      	ldrh	r2, [r7, #6]
 8004150:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800417c:	d10f      	bne.n	800419e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800418c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800419c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a8:	2b40      	cmp	r3, #64	@ 0x40
 80041aa:	d007      	beq.n	80041bc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80041c4:	d952      	bls.n	800426c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_SPI_Transmit+0xf2>
 80041ce:	8b7b      	ldrh	r3, [r7, #26]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d145      	bne.n	8004260 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d8:	881a      	ldrh	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e4:	1c9a      	adds	r2, r3, #2
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041f8:	e032      	b.n	8004260 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b02      	cmp	r3, #2
 8004206:	d112      	bne.n	800422e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420c:	881a      	ldrh	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004218:	1c9a      	adds	r2, r3, #2
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004222:	b29b      	uxth	r3, r3
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800422c:	e018      	b.n	8004260 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800422e:	f7fd f909 	bl	8001444 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	429a      	cmp	r2, r3
 800423c:	d803      	bhi.n	8004246 <HAL_SPI_Transmit+0x164>
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004244:	d102      	bne.n	800424c <HAL_SPI_Transmit+0x16a>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e0b2      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1c7      	bne.n	80041fa <HAL_SPI_Transmit+0x118>
 800426a:	e083      	b.n	8004374 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <HAL_SPI_Transmit+0x198>
 8004274:	8b7b      	ldrh	r3, [r7, #26]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d177      	bne.n	800436a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b01      	cmp	r3, #1
 8004282:	d912      	bls.n	80042aa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	881a      	ldrh	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	1c9a      	adds	r2, r3, #2
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429e:	b29b      	uxth	r3, r3
 80042a0:	3b02      	subs	r3, #2
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042a8:	e05f      	b.n	800436a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	330c      	adds	r3, #12
 80042b4:	7812      	ldrb	r2, [r2, #0]
 80042b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	3b01      	subs	r3, #1
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042d0:	e04b      	b.n	800436a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d12b      	bne.n	8004338 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d912      	bls.n	8004310 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ee:	881a      	ldrh	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fa:	1c9a      	adds	r2, r3, #2
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b02      	subs	r3, #2
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800430e:	e02c      	b.n	800436a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	330c      	adds	r3, #12
 800431a:	7812      	ldrb	r2, [r2, #0]
 800431c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004336:	e018      	b.n	800436a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004338:	f7fd f884 	bl	8001444 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d803      	bhi.n	8004350 <HAL_SPI_Transmit+0x26e>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800434e:	d102      	bne.n	8004356 <HAL_SPI_Transmit+0x274>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d109      	bne.n	800436a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e02d      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1ae      	bne.n	80042d2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	6839      	ldr	r1, [r7, #0]
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 fb65 	bl	8004a48 <SPI_EndRxTxTransaction>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2220      	movs	r2, #32
 8004388:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10a      	bne.n	80043a8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80043c4:	2300      	movs	r3, #0
  }
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b08a      	sub	sp, #40	@ 0x28
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	60f8      	str	r0, [r7, #12]
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043dc:	2301      	movs	r3, #1
 80043de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043e0:	f7fd f830 	bl	8001444 <HAL_GetTick>
 80043e4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043ec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043f4:	887b      	ldrh	r3, [r7, #2]
 80043f6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80043f8:	887b      	ldrh	r3, [r7, #2]
 80043fa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043fc:	7ffb      	ldrb	r3, [r7, #31]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d00c      	beq.n	800441c <HAL_SPI_TransmitReceive+0x4e>
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004408:	d106      	bne.n	8004418 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d102      	bne.n	8004418 <HAL_SPI_TransmitReceive+0x4a>
 8004412:	7ffb      	ldrb	r3, [r7, #31]
 8004414:	2b04      	cmp	r3, #4
 8004416:	d001      	beq.n	800441c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004418:	2302      	movs	r3, #2
 800441a:	e1f3      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d005      	beq.n	800442e <HAL_SPI_TransmitReceive+0x60>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_SPI_TransmitReceive+0x60>
 8004428:	887b      	ldrh	r3, [r7, #2]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e1e8      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004438:	2b01      	cmp	r3, #1
 800443a:	d101      	bne.n	8004440 <HAL_SPI_TransmitReceive+0x72>
 800443c:	2302      	movs	r3, #2
 800443e:	e1e1      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b04      	cmp	r3, #4
 8004452:	d003      	beq.n	800445c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2205      	movs	r2, #5
 8004458:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	887a      	ldrh	r2, [r7, #2]
 800446c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	887a      	ldrh	r2, [r7, #2]
 8004482:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	887a      	ldrh	r2, [r7, #2]
 8004488:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800449e:	d802      	bhi.n	80044a6 <HAL_SPI_TransmitReceive+0xd8>
 80044a0:	8abb      	ldrh	r3, [r7, #20]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d908      	bls.n	80044b8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	e007      	b.n	80044c8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d2:	2b40      	cmp	r3, #64	@ 0x40
 80044d4:	d007      	beq.n	80044e6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044ee:	f240 8083 	bls.w	80045f8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <HAL_SPI_TransmitReceive+0x132>
 80044fa:	8afb      	ldrh	r3, [r7, #22]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d16f      	bne.n	80045e0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004504:	881a      	ldrh	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	1c9a      	adds	r2, r3, #2
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004524:	e05c      	b.n	80045e0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b02      	cmp	r3, #2
 8004532:	d11b      	bne.n	800456c <HAL_SPI_TransmitReceive+0x19e>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d016      	beq.n	800456c <HAL_SPI_TransmitReceive+0x19e>
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	2b01      	cmp	r3, #1
 8004542:	d113      	bne.n	800456c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004548:	881a      	ldrh	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004554:	1c9a      	adds	r2, r3, #2
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b01      	cmp	r3, #1
 8004578:	d11c      	bne.n	80045b4 <HAL_SPI_TransmitReceive+0x1e6>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d016      	beq.n	80045b4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004590:	b292      	uxth	r2, r2
 8004592:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004598:	1c9a      	adds	r2, r3, #2
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045b0:	2301      	movs	r3, #1
 80045b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045b4:	f7fc ff46 	bl	8001444 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d80d      	bhi.n	80045e0 <HAL_SPI_TransmitReceive+0x212>
 80045c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045ca:	d009      	beq.n	80045e0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e111      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d19d      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x158>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d197      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x158>
 80045f6:	e0e5      	b.n	80047c4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <HAL_SPI_TransmitReceive+0x23a>
 8004600:	8afb      	ldrh	r3, [r7, #22]
 8004602:	2b01      	cmp	r3, #1
 8004604:	f040 80d1 	bne.w	80047aa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b01      	cmp	r3, #1
 8004610:	d912      	bls.n	8004638 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004616:	881a      	ldrh	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	1c9a      	adds	r2, r3, #2
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b02      	subs	r3, #2
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004636:	e0b8      	b.n	80047aa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	330c      	adds	r3, #12
 8004642:	7812      	ldrb	r2, [r2, #0]
 8004644:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464a:	1c5a      	adds	r2, r3, #1
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004654:	b29b      	uxth	r3, r3
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800465e:	e0a4      	b.n	80047aa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b02      	cmp	r3, #2
 800466c:	d134      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x30a>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004672:	b29b      	uxth	r3, r3
 8004674:	2b00      	cmp	r3, #0
 8004676:	d02f      	beq.n	80046d8 <HAL_SPI_TransmitReceive+0x30a>
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	2b01      	cmp	r3, #1
 800467c:	d12c      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004682:	b29b      	uxth	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d912      	bls.n	80046ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	881a      	ldrh	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	1c9a      	adds	r2, r3, #2
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b02      	subs	r3, #2
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046ac:	e012      	b.n	80046d4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	330c      	adds	r3, #12
 80046b8:	7812      	ldrb	r2, [r2, #0]
 80046ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d148      	bne.n	8004778 <HAL_SPI_TransmitReceive+0x3aa>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d042      	beq.n	8004778 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d923      	bls.n	8004746 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	b292      	uxth	r2, r2
 800470a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	1c9a      	adds	r2, r3, #2
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b02      	subs	r3, #2
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b01      	cmp	r3, #1
 8004732:	d81f      	bhi.n	8004774 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004742:	605a      	str	r2, [r3, #4]
 8004744:	e016      	b.n	8004774 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f103 020c 	add.w	r2, r3, #12
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	7812      	ldrb	r2, [r2, #0]
 8004754:	b2d2      	uxtb	r2, r2
 8004756:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004768:	b29b      	uxth	r3, r3
 800476a:	3b01      	subs	r3, #1
 800476c:	b29a      	uxth	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004774:	2301      	movs	r3, #1
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004778:	f7fc fe64 	bl	8001444 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004784:	429a      	cmp	r2, r3
 8004786:	d803      	bhi.n	8004790 <HAL_SPI_TransmitReceive+0x3c2>
 8004788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800478e:	d102      	bne.n	8004796 <HAL_SPI_TransmitReceive+0x3c8>
 8004790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004792:	2b00      	cmp	r3, #0
 8004794:	d109      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e02c      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f47f af55 	bne.w	8004660 <HAL_SPI_TransmitReceive+0x292>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f47f af4e 	bne.w	8004660 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c4:	6a3a      	ldr	r2, [r7, #32]
 80047c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 f93d 	bl	8004a48 <SPI_EndRxTxTransaction>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d008      	beq.n	80047e6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2220      	movs	r2, #32
 80047d8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e00e      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004802:	2300      	movs	r3, #0
  }
}
 8004804:	4618      	mov	r0, r3
 8004806:	3728      	adds	r7, #40	@ 0x28
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	4613      	mov	r3, r2
 800481a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800481c:	f7fc fe12 	bl	8001444 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	4413      	add	r3, r2
 800482a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800482c:	f7fc fe0a 	bl	8001444 <HAL_GetTick>
 8004830:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004832:	4b39      	ldr	r3, [pc, #228]	@ (8004918 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	015b      	lsls	r3, r3, #5
 8004838:	0d1b      	lsrs	r3, r3, #20
 800483a:	69fa      	ldr	r2, [r7, #28]
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004842:	e054      	b.n	80048ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800484a:	d050      	beq.n	80048ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800484c:	f7fc fdfa 	bl	8001444 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	429a      	cmp	r2, r3
 800485a:	d902      	bls.n	8004862 <SPI_WaitFlagStateUntilTimeout+0x56>
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d13d      	bne.n	80048de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800487a:	d111      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004884:	d004      	beq.n	8004890 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800488e:	d107      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800489e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048a8:	d10f      	bne.n	80048ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e017      	b.n	800490e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3b01      	subs	r3, #1
 80048ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	4013      	ands	r3, r2
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	bf0c      	ite	eq
 80048fe:	2301      	moveq	r3, #1
 8004900:	2300      	movne	r3, #0
 8004902:	b2db      	uxtb	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	429a      	cmp	r2, r3
 800490a:	d19b      	bne.n	8004844 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20040000 	.word	0x20040000

0800491c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	@ 0x28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800492e:	f7fc fd89 	bl	8001444 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	4413      	add	r3, r2
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800493e:	f7fc fd81 	bl	8001444 <HAL_GetTick>
 8004942:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800494c:	4b3d      	ldr	r3, [pc, #244]	@ (8004a44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	4613      	mov	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	00da      	lsls	r2, r3, #3
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	0d1b      	lsrs	r3, r3, #20
 800495c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800495e:	fb02 f303 	mul.w	r3, r2, r3
 8004962:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004964:	e060      	b.n	8004a28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800496c:	d107      	bne.n	800497e <SPI_WaitFifoStateUntilTimeout+0x62>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d104      	bne.n	800497e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	b2db      	uxtb	r3, r3
 800497a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800497c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004984:	d050      	beq.n	8004a28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004986:	f7fc fd5d 	bl	8001444 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	6a3b      	ldr	r3, [r7, #32]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004992:	429a      	cmp	r2, r3
 8004994:	d902      	bls.n	800499c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	2b00      	cmp	r3, #0
 800499a:	d13d      	bne.n	8004a18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049b4:	d111      	bne.n	80049da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049be:	d004      	beq.n	80049ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c8:	d107      	bne.n	80049da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049e2:	d10f      	bne.n	8004a04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e010      	b.n	8004a3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a18:	69bb      	ldr	r3, [r7, #24]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	3b01      	subs	r3, #1
 8004a26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689a      	ldr	r2, [r3, #8]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	4013      	ands	r3, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d196      	bne.n	8004966 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	@ 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20040000 	.word	0x20040000

08004a48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f7ff ff5b 	bl	800491c <SPI_WaitFifoStateUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d007      	beq.n	8004a7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a70:	f043 0220 	orr.w	r2, r3, #32
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e027      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2200      	movs	r2, #0
 8004a84:	2180      	movs	r1, #128	@ 0x80
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f7ff fec0 	bl	800480c <SPI_WaitFlagStateUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d007      	beq.n	8004aa2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a96:	f043 0220 	orr.w	r2, r3, #32
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e014      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f7ff ff34 	bl	800491c <SPI_WaitFifoStateUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d007      	beq.n	8004aca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	f043 0220 	orr.w	r2, r3, #32
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e000      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e049      	b.n	8004b7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d106      	bne.n	8004b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7fc fb50 	bl	80011a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	3304      	adds	r3, #4
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f000 f968 	bl	8004de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d001      	beq.n	8004b9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e047      	b.n	8004c2c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a23      	ldr	r2, [pc, #140]	@ (8004c38 <HAL_TIM_Base_Start+0xb4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d01d      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb6:	d018      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8004c3c <HAL_TIM_Base_Start+0xb8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d013      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8004c40 <HAL_TIM_Base_Start+0xbc>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d00e      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c44 <HAL_TIM_Base_Start+0xc0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d009      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a1b      	ldr	r2, [pc, #108]	@ (8004c48 <HAL_TIM_Base_Start+0xc4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d004      	beq.n	8004bea <HAL_TIM_Base_Start+0x66>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a19      	ldr	r2, [pc, #100]	@ (8004c4c <HAL_TIM_Base_Start+0xc8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d115      	bne.n	8004c16 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	4b17      	ldr	r3, [pc, #92]	@ (8004c50 <HAL_TIM_Base_Start+0xcc>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b06      	cmp	r3, #6
 8004bfa:	d015      	beq.n	8004c28 <HAL_TIM_Base_Start+0xa4>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c02:	d011      	beq.n	8004c28 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c14:	e008      	b.n	8004c28 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0201 	orr.w	r2, r2, #1
 8004c24:	601a      	str	r2, [r3, #0]
 8004c26:	e000      	b.n	8004c2a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr
 8004c38:	40012c00 	.word	0x40012c00
 8004c3c:	40000400 	.word	0x40000400
 8004c40:	40000800 	.word	0x40000800
 8004c44:	40000c00 	.word	0x40000c00
 8004c48:	40013400 	.word	0x40013400
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	00010007 	.word	0x00010007

08004c54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_TIM_ConfigClockSource+0x1c>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e0b6      	b.n	8004dde <HAL_TIM_ConfigClockSource+0x18a>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cac:	d03e      	beq.n	8004d2c <HAL_TIM_ConfigClockSource+0xd8>
 8004cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb2:	f200 8087 	bhi.w	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cba:	f000 8086 	beq.w	8004dca <HAL_TIM_ConfigClockSource+0x176>
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc2:	d87f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cc4:	2b70      	cmp	r3, #112	@ 0x70
 8004cc6:	d01a      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0xaa>
 8004cc8:	2b70      	cmp	r3, #112	@ 0x70
 8004cca:	d87b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004ccc:	2b60      	cmp	r3, #96	@ 0x60
 8004cce:	d050      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x11e>
 8004cd0:	2b60      	cmp	r3, #96	@ 0x60
 8004cd2:	d877      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cd4:	2b50      	cmp	r3, #80	@ 0x50
 8004cd6:	d03c      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xfe>
 8004cd8:	2b50      	cmp	r3, #80	@ 0x50
 8004cda:	d873      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cdc:	2b40      	cmp	r3, #64	@ 0x40
 8004cde:	d058      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x13e>
 8004ce0:	2b40      	cmp	r3, #64	@ 0x40
 8004ce2:	d86f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004ce4:	2b30      	cmp	r3, #48	@ 0x30
 8004ce6:	d064      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15e>
 8004ce8:	2b30      	cmp	r3, #48	@ 0x30
 8004cea:	d86b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d060      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15e>
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d867      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d05c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15e>
 8004cf8:	2b10      	cmp	r3, #16
 8004cfa:	d05a      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15e>
 8004cfc:	e062      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d0e:	f000 f98b 	bl	8005028 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68ba      	ldr	r2, [r7, #8]
 8004d28:	609a      	str	r2, [r3, #8]
      break;
 8004d2a:	e04f      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d3c:	f000 f974 	bl	8005028 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e03c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f000 f8e8 	bl	8004f34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2150      	movs	r1, #80	@ 0x50
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 f941 	bl	8004ff2 <TIM_ITRx_SetConfig>
      break;
 8004d70:	e02c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f000 f907 	bl	8004f92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2160      	movs	r1, #96	@ 0x60
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f931 	bl	8004ff2 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e01c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f000 f8c8 	bl	8004f34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2140      	movs	r1, #64	@ 0x40
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 f921 	bl	8004ff2 <TIM_ITRx_SetConfig>
      break;
 8004db0:	e00c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f000 f918 	bl	8004ff2 <TIM_ITRx_SetConfig>
      break;
 8004dc2:	e003      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e000      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
	...

08004de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a46      	ldr	r2, [pc, #280]	@ (8004f14 <TIM_Base_SetConfig+0x12c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d013      	beq.n	8004e28 <TIM_Base_SetConfig+0x40>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e06:	d00f      	beq.n	8004e28 <TIM_Base_SetConfig+0x40>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a43      	ldr	r2, [pc, #268]	@ (8004f18 <TIM_Base_SetConfig+0x130>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d00b      	beq.n	8004e28 <TIM_Base_SetConfig+0x40>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a42      	ldr	r2, [pc, #264]	@ (8004f1c <TIM_Base_SetConfig+0x134>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d007      	beq.n	8004e28 <TIM_Base_SetConfig+0x40>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a41      	ldr	r2, [pc, #260]	@ (8004f20 <TIM_Base_SetConfig+0x138>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d003      	beq.n	8004e28 <TIM_Base_SetConfig+0x40>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a40      	ldr	r2, [pc, #256]	@ (8004f24 <TIM_Base_SetConfig+0x13c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d108      	bne.n	8004e3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a35      	ldr	r2, [pc, #212]	@ (8004f14 <TIM_Base_SetConfig+0x12c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d01f      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e48:	d01b      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a32      	ldr	r2, [pc, #200]	@ (8004f18 <TIM_Base_SetConfig+0x130>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d017      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a31      	ldr	r2, [pc, #196]	@ (8004f1c <TIM_Base_SetConfig+0x134>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d013      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a30      	ldr	r2, [pc, #192]	@ (8004f20 <TIM_Base_SetConfig+0x138>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00f      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a2f      	ldr	r2, [pc, #188]	@ (8004f24 <TIM_Base_SetConfig+0x13c>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d00b      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8004f28 <TIM_Base_SetConfig+0x140>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d007      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a2d      	ldr	r2, [pc, #180]	@ (8004f2c <TIM_Base_SetConfig+0x144>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d003      	beq.n	8004e82 <TIM_Base_SetConfig+0x9a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8004f30 <TIM_Base_SetConfig+0x148>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d108      	bne.n	8004e94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a16      	ldr	r2, [pc, #88]	@ (8004f14 <TIM_Base_SetConfig+0x12c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d00f      	beq.n	8004ee0 <TIM_Base_SetConfig+0xf8>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a18      	ldr	r2, [pc, #96]	@ (8004f24 <TIM_Base_SetConfig+0x13c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00b      	beq.n	8004ee0 <TIM_Base_SetConfig+0xf8>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a17      	ldr	r2, [pc, #92]	@ (8004f28 <TIM_Base_SetConfig+0x140>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d007      	beq.n	8004ee0 <TIM_Base_SetConfig+0xf8>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a16      	ldr	r2, [pc, #88]	@ (8004f2c <TIM_Base_SetConfig+0x144>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d003      	beq.n	8004ee0 <TIM_Base_SetConfig+0xf8>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a15      	ldr	r2, [pc, #84]	@ (8004f30 <TIM_Base_SetConfig+0x148>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d103      	bne.n	8004ee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d105      	bne.n	8004f06 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	f023 0201 	bic.w	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	611a      	str	r2, [r3, #16]
  }
}
 8004f06:	bf00      	nop
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40012c00 	.word	0x40012c00
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800
 8004f20:	40000c00 	.word	0x40000c00
 8004f24:	40013400 	.word	0x40013400
 8004f28:	40014000 	.word	0x40014000
 8004f2c:	40014400 	.word	0x40014400
 8004f30:	40014800 	.word	0x40014800

08004f34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f023 0201 	bic.w	r2, r3, #1
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	011b      	lsls	r3, r3, #4
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f023 030a 	bic.w	r3, r3, #10
 8004f70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	621a      	str	r2, [r3, #32]
}
 8004f86:	bf00      	nop
 8004f88:	371c      	adds	r7, #28
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b087      	sub	sp, #28
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	60f8      	str	r0, [r7, #12]
 8004f9a:	60b9      	str	r1, [r7, #8]
 8004f9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f023 0210 	bic.w	r2, r3, #16
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	031b      	lsls	r3, r3, #12
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	621a      	str	r2, [r3, #32]
}
 8004fe6:	bf00      	nop
 8004fe8:	371c      	adds	r7, #28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b085      	sub	sp, #20
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
 8004ffa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005008:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	f043 0307 	orr.w	r3, r3, #7
 8005014:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	609a      	str	r2, [r3, #8]
}
 800501c:	bf00      	nop
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005042:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	021a      	lsls	r2, r3, #8
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	431a      	orrs	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4313      	orrs	r3, r2
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	609a      	str	r2, [r3, #8]
}
 800505c:	bf00      	nop
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005078:	2b01      	cmp	r3, #1
 800507a:	d101      	bne.n	8005080 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800507c:	2302      	movs	r3, #2
 800507e:	e068      	b.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2202      	movs	r2, #2
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d004      	beq.n	80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a2d      	ldr	r2, [pc, #180]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d108      	bne.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80050ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d01d      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f2:	d018      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d013      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1a      	ldr	r2, [pc, #104]	@ (800516c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00e      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a18      	ldr	r2, [pc, #96]	@ (8005170 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d009      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a13      	ldr	r2, [pc, #76]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d004      	beq.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a14      	ldr	r2, [pc, #80]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d10c      	bne.n	8005140 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800512c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	4313      	orrs	r3, r2
 8005136:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40012c00 	.word	0x40012c00
 8005164:	40013400 	.word	0x40013400
 8005168:	40000400 	.word	0x40000400
 800516c:	40000800 	.word	0x40000800
 8005170:	40000c00 	.word	0x40000c00
 8005174:	40014000 	.word	0x40014000

08005178 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e042      	b.n	8005210 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005190:	2b00      	cmp	r3, #0
 8005192:	d106      	bne.n	80051a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f7fb ff07 	bl	8000fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2224      	movs	r2, #36	@ 0x24
 80051a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 ff6a 	bl	800609c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fc6b 	bl	8005aa4 <UART_SetConfig>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e01b      	b.n	8005210 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689a      	ldr	r2, [r3, #8]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0201 	orr.w	r2, r2, #1
 8005206:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 ffe9 	bl	80061e0 <UART_CheckIdleState>
 800520e:	4603      	mov	r3, r0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	@ 0x28
 800521c:	af02      	add	r7, sp, #8
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	603b      	str	r3, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522e:	2b20      	cmp	r3, #32
 8005230:	d17b      	bne.n	800532a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_UART_Transmit+0x26>
 8005238:	88fb      	ldrh	r3, [r7, #6]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e074      	b.n	800532c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2221      	movs	r2, #33	@ 0x21
 800524e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005252:	f7fc f8f7 	bl	8001444 <HAL_GetTick>
 8005256:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	88fa      	ldrh	r2, [r7, #6]
 800525c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	88fa      	ldrh	r2, [r7, #6]
 8005264:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005270:	d108      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d104      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	e003      	b.n	800528c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800528c:	e030      	b.n	80052f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2200      	movs	r2, #0
 8005296:	2180      	movs	r1, #128	@ 0x80
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f001 f84b 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e03d      	b.n	800532c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10b      	bne.n	80052ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	881a      	ldrh	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052c2:	b292      	uxth	r2, r2
 80052c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	3302      	adds	r3, #2
 80052ca:	61bb      	str	r3, [r7, #24]
 80052cc:	e007      	b.n	80052de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	781a      	ldrb	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	3301      	adds	r3, #1
 80052dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1c8      	bne.n	800528e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	2200      	movs	r2, #0
 8005304:	2140      	movs	r1, #64	@ 0x40
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f001 f814 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2220      	movs	r2, #32
 8005316:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e006      	b.n	800532c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005326:	2300      	movs	r3, #0
 8005328:	e000      	b.n	800532c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800532a:	2302      	movs	r3, #2
  }
}
 800532c:	4618      	mov	r0, r3
 800532e:	3720      	adds	r7, #32
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08a      	sub	sp, #40	@ 0x28
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	4613      	mov	r3, r2
 8005340:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005348:	2b20      	cmp	r3, #32
 800534a:	d137      	bne.n	80053bc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d002      	beq.n	8005358 <HAL_UART_Receive_DMA+0x24>
 8005352:	88fb      	ldrh	r3, [r7, #6]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e030      	b.n	80053be <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a18      	ldr	r2, [pc, #96]	@ (80053c8 <HAL_UART_Receive_DMA+0x94>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d01f      	beq.n	80053ac <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d018      	beq.n	80053ac <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	613b      	str	r3, [r7, #16]
   return(result);
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800538e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	461a      	mov	r2, r3
 8005396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005398:	623b      	str	r3, [r7, #32]
 800539a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	69f9      	ldr	r1, [r7, #28]
 800539e:	6a3a      	ldr	r2, [r7, #32]
 80053a0:	e841 2300 	strex	r3, r2, [r1]
 80053a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e6      	bne.n	800537a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80053ac:	88fb      	ldrh	r3, [r7, #6]
 80053ae:	461a      	mov	r2, r3
 80053b0:	68b9      	ldr	r1, [r7, #8]
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f001 f82c 	bl	8006410 <UART_Start_Receive_DMA>
 80053b8:	4603      	mov	r3, r0
 80053ba:	e000      	b.n	80053be <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053bc:	2302      	movs	r3, #2
  }
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3728      	adds	r7, #40	@ 0x28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40008000 	.word	0x40008000

080053cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b0ba      	sub	sp, #232	@ 0xe8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053fa:	4013      	ands	r3, r2
 80053fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005400:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005404:	2b00      	cmp	r3, #0
 8005406:	d11b      	bne.n	8005440 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b00      	cmp	r3, #0
 8005412:	d015      	beq.n	8005440 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d105      	bne.n	800542c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005420:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d009      	beq.n	8005440 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 8300 	beq.w	8005a36 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	4798      	blx	r3
      }
      return;
 800543e:	e2fa      	b.n	8005a36 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005440:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8123 	beq.w	8005690 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800544a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800544e:	4b8d      	ldr	r3, [pc, #564]	@ (8005684 <HAL_UART_IRQHandler+0x2b8>)
 8005450:	4013      	ands	r3, r2
 8005452:	2b00      	cmp	r3, #0
 8005454:	d106      	bne.n	8005464 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005456:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800545a:	4b8b      	ldr	r3, [pc, #556]	@ (8005688 <HAL_UART_IRQHandler+0x2bc>)
 800545c:	4013      	ands	r3, r2
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 8116 	beq.w	8005690 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b00      	cmp	r3, #0
 800546e:	d011      	beq.n	8005494 <HAL_UART_IRQHandler+0xc8>
 8005470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00b      	beq.n	8005494 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2201      	movs	r2, #1
 8005482:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548a:	f043 0201 	orr.w	r2, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d011      	beq.n	80054c4 <HAL_UART_IRQHandler+0xf8>
 80054a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00b      	beq.n	80054c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2202      	movs	r2, #2
 80054b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ba:	f043 0204 	orr.w	r2, r3, #4
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d011      	beq.n	80054f4 <HAL_UART_IRQHandler+0x128>
 80054d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00b      	beq.n	80054f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2204      	movs	r2, #4
 80054e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ea:	f043 0202 	orr.w	r2, r3, #2
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f8:	f003 0308 	and.w	r3, r3, #8
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d017      	beq.n	8005530 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d105      	bne.n	8005518 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800550c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005510:	4b5c      	ldr	r3, [pc, #368]	@ (8005684 <HAL_UART_IRQHandler+0x2b8>)
 8005512:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00b      	beq.n	8005530 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2208      	movs	r2, #8
 800551e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005526:	f043 0208 	orr.w	r2, r3, #8
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005538:	2b00      	cmp	r3, #0
 800553a:	d012      	beq.n	8005562 <HAL_UART_IRQHandler+0x196>
 800553c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005540:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005550:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005558:	f043 0220 	orr.w	r2, r3, #32
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 8266 	beq.w	8005a3a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800556e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005572:	f003 0320 	and.w	r3, r3, #32
 8005576:	2b00      	cmp	r3, #0
 8005578:	d013      	beq.n	80055a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800557a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800557e:	f003 0320 	and.w	r3, r3, #32
 8005582:	2b00      	cmp	r3, #0
 8005584:	d105      	bne.n	8005592 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800558a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d007      	beq.n	80055a2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b6:	2b40      	cmp	r3, #64	@ 0x40
 80055b8:	d005      	beq.n	80055c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d054      	beq.n	8005670 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f001 f809 	bl	80065de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d6:	2b40      	cmp	r3, #64	@ 0x40
 80055d8:	d146      	bne.n	8005668 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3308      	adds	r3, #8
 80055e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055e8:	e853 3f00 	ldrex	r3, [r3]
 80055ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3308      	adds	r3, #8
 8005602:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005606:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800560a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005612:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005616:	e841 2300 	strex	r3, r2, [r1]
 800561a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800561e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1d9      	bne.n	80055da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800562c:	2b00      	cmp	r3, #0
 800562e:	d017      	beq.n	8005660 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005636:	4a15      	ldr	r2, [pc, #84]	@ (800568c <HAL_UART_IRQHandler+0x2c0>)
 8005638:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005640:	4618      	mov	r0, r3
 8005642:	f7fc fc8e 	bl	8001f62 <HAL_DMA_Abort_IT>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d019      	beq.n	8005680 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800565a:	4610      	mov	r0, r2
 800565c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565e:	e00f      	b.n	8005680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fa09 	bl	8005a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005666:	e00b      	b.n	8005680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 fa05 	bl	8005a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566e:	e007      	b.n	8005680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fa01 	bl	8005a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800567e:	e1dc      	b.n	8005a3a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005680:	bf00      	nop
    return;
 8005682:	e1da      	b.n	8005a3a <HAL_UART_IRQHandler+0x66e>
 8005684:	10000001 	.word	0x10000001
 8005688:	04000120 	.word	0x04000120
 800568c:	08006895 	.word	0x08006895

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005694:	2b01      	cmp	r3, #1
 8005696:	f040 8170 	bne.w	800597a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800569a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 8169 	beq.w	800597a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80056a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ac:	f003 0310 	and.w	r3, r3, #16
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 8162 	beq.w	800597a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2210      	movs	r2, #16
 80056bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c8:	2b40      	cmp	r3, #64	@ 0x40
 80056ca:	f040 80d8 	bne.w	800587e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80af 	beq.w	8005844 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056f0:	429a      	cmp	r2, r3
 80056f2:	f080 80a7 	bcs.w	8005844 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0320 	and.w	r3, r3, #32
 800570e:	2b00      	cmp	r3, #0
 8005710:	f040 8087 	bne.w	8005822 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005728:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800572c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005730:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800573e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005742:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005746:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800574a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800574e:	e841 2300 	strex	r3, r2, [r1]
 8005752:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005756:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1da      	bne.n	8005714 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3308      	adds	r3, #8
 8005764:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005766:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005768:	e853 3f00 	ldrex	r3, [r3]
 800576c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800576e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005770:	f023 0301 	bic.w	r3, r3, #1
 8005774:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3308      	adds	r3, #8
 800577e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005782:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005786:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005788:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800578a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800578e:	e841 2300 	strex	r3, r2, [r1]
 8005792:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005794:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1e1      	bne.n	800575e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	3308      	adds	r3, #8
 80057a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057a4:	e853 3f00 	ldrex	r3, [r3]
 80057a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3308      	adds	r3, #8
 80057ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057c6:	e841 2300 	strex	r3, r2, [r1]
 80057ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1e3      	bne.n	800579a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057e8:	e853 3f00 	ldrex	r3, [r3]
 80057ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057f0:	f023 0310 	bic.w	r3, r3, #16
 80057f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	461a      	mov	r2, r3
 80057fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005802:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005804:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800580a:	e841 2300 	strex	r3, r2, [r1]
 800580e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1e4      	bne.n	80057e0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800581c:	4618      	mov	r0, r3
 800581e:	f7fc fb44 	bl	8001eaa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2202      	movs	r2, #2
 8005826:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005834:	b29b      	uxth	r3, r3
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	b29b      	uxth	r3, r3
 800583a:	4619      	mov	r1, r3
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 f925 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005842:	e0fc      	b.n	8005a3e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800584a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800584e:	429a      	cmp	r2, r3
 8005850:	f040 80f5 	bne.w	8005a3e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0320 	and.w	r3, r3, #32
 8005862:	2b20      	cmp	r3, #32
 8005864:	f040 80eb 	bne.w	8005a3e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005874:	4619      	mov	r1, r3
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f908 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
      return;
 800587c:	e0df      	b.n	8005a3e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800588a:	b29b      	uxth	r3, r3
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005898:	b29b      	uxth	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 80d1 	beq.w	8005a42 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80058a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 80cc 	beq.w	8005a42 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b2:	e853 3f00 	ldrex	r3, [r3]
 80058b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80058cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80058ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058d4:	e841 2300 	strex	r3, r2, [r1]
 80058d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e4      	bne.n	80058aa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3308      	adds	r3, #8
 80058e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	623b      	str	r3, [r7, #32]
   return(result);
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058f6:	f023 0301 	bic.w	r3, r3, #1
 80058fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3308      	adds	r3, #8
 8005904:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005908:	633a      	str	r2, [r7, #48]	@ 0x30
 800590a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800590e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e1      	bne.n	80058e0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2220      	movs	r2, #32
 8005920:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	e853 3f00 	ldrex	r3, [r3]
 800593c:	60fb      	str	r3, [r7, #12]
   return(result);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f023 0310 	bic.w	r3, r3, #16
 8005944:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	461a      	mov	r2, r3
 800594e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005952:	61fb      	str	r3, [r7, #28]
 8005954:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005956:	69b9      	ldr	r1, [r7, #24]
 8005958:	69fa      	ldr	r2, [r7, #28]
 800595a:	e841 2300 	strex	r3, r2, [r1]
 800595e:	617b      	str	r3, [r7, #20]
   return(result);
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1e4      	bne.n	8005930 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800596c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005970:	4619      	mov	r1, r3
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f88a 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005978:	e063      	b.n	8005a42 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800597a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800597e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00e      	beq.n	80059a4 <HAL_UART_IRQHandler+0x5d8>
 8005986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800598a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d008      	beq.n	80059a4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800599a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 ffba 	bl	8006916 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059a2:	e051      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d014      	beq.n	80059da <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80059b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d105      	bne.n	80059c8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80059bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d008      	beq.n	80059da <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d03a      	beq.n	8005a46 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	4798      	blx	r3
    }
    return;
 80059d8:	e035      	b.n	8005a46 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d009      	beq.n	80059fa <HAL_UART_IRQHandler+0x62e>
 80059e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 ff64 	bl	80068c0 <UART_EndTransmit_IT>
    return;
 80059f8:	e026      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80059fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d009      	beq.n	8005a1a <HAL_UART_IRQHandler+0x64e>
 8005a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d003      	beq.n	8005a1a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 ff93 	bl	800693e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a18:	e016      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d010      	beq.n	8005a48 <HAL_UART_IRQHandler+0x67c>
 8005a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	da0c      	bge.n	8005a48 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 ff7b 	bl	800692a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a34:	e008      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a36:	bf00      	nop
 8005a38:	e006      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
    return;
 8005a3a:	bf00      	nop
 8005a3c:	e004      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a3e:	bf00      	nop
 8005a40:	e002      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a42:	bf00      	nop
 8005a44:	e000      	b.n	8005a48 <HAL_UART_IRQHandler+0x67c>
    return;
 8005a46:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005a48:	37e8      	adds	r7, #232	@ 0xe8
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop

08005a50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aa8:	b08c      	sub	sp, #48	@ 0x30
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	431a      	orrs	r2, r3
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	69db      	ldr	r3, [r3, #28]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	4baa      	ldr	r3, [pc, #680]	@ (8005d7c <UART_SetConfig+0x2d8>)
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	6812      	ldr	r2, [r2, #0]
 8005ada:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005adc:	430b      	orrs	r3, r1
 8005ade:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a9f      	ldr	r2, [pc, #636]	@ (8005d80 <UART_SetConfig+0x2dc>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d004      	beq.n	8005b10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	6812      	ldr	r2, [r2, #0]
 8005b22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b24:	430b      	orrs	r3, r1
 8005b26:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2e:	f023 010f 	bic.w	r1, r3, #15
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a90      	ldr	r2, [pc, #576]	@ (8005d84 <UART_SetConfig+0x2e0>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d125      	bne.n	8005b94 <UART_SetConfig+0xf0>
 8005b48:	4b8f      	ldr	r3, [pc, #572]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4e:	f003 0303 	and.w	r3, r3, #3
 8005b52:	2b03      	cmp	r3, #3
 8005b54:	d81a      	bhi.n	8005b8c <UART_SetConfig+0xe8>
 8005b56:	a201      	add	r2, pc, #4	@ (adr r2, 8005b5c <UART_SetConfig+0xb8>)
 8005b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5c:	08005b6d 	.word	0x08005b6d
 8005b60:	08005b7d 	.word	0x08005b7d
 8005b64:	08005b75 	.word	0x08005b75
 8005b68:	08005b85 	.word	0x08005b85
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b72:	e116      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005b74:	2302      	movs	r3, #2
 8005b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b7a:	e112      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005b7c:	2304      	movs	r3, #4
 8005b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b82:	e10e      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005b84:	2308      	movs	r3, #8
 8005b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b8a:	e10a      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005b8c:	2310      	movs	r3, #16
 8005b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b92:	e106      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a7c      	ldr	r2, [pc, #496]	@ (8005d8c <UART_SetConfig+0x2e8>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d138      	bne.n	8005c10 <UART_SetConfig+0x16c>
 8005b9e:	4b7a      	ldr	r3, [pc, #488]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba4:	f003 030c 	and.w	r3, r3, #12
 8005ba8:	2b0c      	cmp	r3, #12
 8005baa:	d82d      	bhi.n	8005c08 <UART_SetConfig+0x164>
 8005bac:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb4 <UART_SetConfig+0x110>)
 8005bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb2:	bf00      	nop
 8005bb4:	08005be9 	.word	0x08005be9
 8005bb8:	08005c09 	.word	0x08005c09
 8005bbc:	08005c09 	.word	0x08005c09
 8005bc0:	08005c09 	.word	0x08005c09
 8005bc4:	08005bf9 	.word	0x08005bf9
 8005bc8:	08005c09 	.word	0x08005c09
 8005bcc:	08005c09 	.word	0x08005c09
 8005bd0:	08005c09 	.word	0x08005c09
 8005bd4:	08005bf1 	.word	0x08005bf1
 8005bd8:	08005c09 	.word	0x08005c09
 8005bdc:	08005c09 	.word	0x08005c09
 8005be0:	08005c09 	.word	0x08005c09
 8005be4:	08005c01 	.word	0x08005c01
 8005be8:	2300      	movs	r3, #0
 8005bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bee:	e0d8      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf6:	e0d4      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005bf8:	2304      	movs	r3, #4
 8005bfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bfe:	e0d0      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c00:	2308      	movs	r3, #8
 8005c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c06:	e0cc      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c08:	2310      	movs	r3, #16
 8005c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c0e:	e0c8      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a5e      	ldr	r2, [pc, #376]	@ (8005d90 <UART_SetConfig+0x2ec>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d125      	bne.n	8005c66 <UART_SetConfig+0x1c2>
 8005c1a:	4b5b      	ldr	r3, [pc, #364]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c24:	2b30      	cmp	r3, #48	@ 0x30
 8005c26:	d016      	beq.n	8005c56 <UART_SetConfig+0x1b2>
 8005c28:	2b30      	cmp	r3, #48	@ 0x30
 8005c2a:	d818      	bhi.n	8005c5e <UART_SetConfig+0x1ba>
 8005c2c:	2b20      	cmp	r3, #32
 8005c2e:	d00a      	beq.n	8005c46 <UART_SetConfig+0x1a2>
 8005c30:	2b20      	cmp	r3, #32
 8005c32:	d814      	bhi.n	8005c5e <UART_SetConfig+0x1ba>
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <UART_SetConfig+0x19a>
 8005c38:	2b10      	cmp	r3, #16
 8005c3a:	d008      	beq.n	8005c4e <UART_SetConfig+0x1aa>
 8005c3c:	e00f      	b.n	8005c5e <UART_SetConfig+0x1ba>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c44:	e0ad      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c46:	2302      	movs	r3, #2
 8005c48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4c:	e0a9      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c4e:	2304      	movs	r3, #4
 8005c50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c54:	e0a5      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c56:	2308      	movs	r3, #8
 8005c58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c5c:	e0a1      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c5e:	2310      	movs	r3, #16
 8005c60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c64:	e09d      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a4a      	ldr	r2, [pc, #296]	@ (8005d94 <UART_SetConfig+0x2f0>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d125      	bne.n	8005cbc <UART_SetConfig+0x218>
 8005c70:	4b45      	ldr	r3, [pc, #276]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c7c:	d016      	beq.n	8005cac <UART_SetConfig+0x208>
 8005c7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c80:	d818      	bhi.n	8005cb4 <UART_SetConfig+0x210>
 8005c82:	2b80      	cmp	r3, #128	@ 0x80
 8005c84:	d00a      	beq.n	8005c9c <UART_SetConfig+0x1f8>
 8005c86:	2b80      	cmp	r3, #128	@ 0x80
 8005c88:	d814      	bhi.n	8005cb4 <UART_SetConfig+0x210>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <UART_SetConfig+0x1f0>
 8005c8e:	2b40      	cmp	r3, #64	@ 0x40
 8005c90:	d008      	beq.n	8005ca4 <UART_SetConfig+0x200>
 8005c92:	e00f      	b.n	8005cb4 <UART_SetConfig+0x210>
 8005c94:	2300      	movs	r3, #0
 8005c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c9a:	e082      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca2:	e07e      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005caa:	e07a      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005cac:	2308      	movs	r3, #8
 8005cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb2:	e076      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cba:	e072      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a35      	ldr	r2, [pc, #212]	@ (8005d98 <UART_SetConfig+0x2f4>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d12a      	bne.n	8005d1c <UART_SetConfig+0x278>
 8005cc6:	4b30      	ldr	r3, [pc, #192]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ccc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cd4:	d01a      	beq.n	8005d0c <UART_SetConfig+0x268>
 8005cd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cda:	d81b      	bhi.n	8005d14 <UART_SetConfig+0x270>
 8005cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce0:	d00c      	beq.n	8005cfc <UART_SetConfig+0x258>
 8005ce2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce6:	d815      	bhi.n	8005d14 <UART_SetConfig+0x270>
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <UART_SetConfig+0x250>
 8005cec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf0:	d008      	beq.n	8005d04 <UART_SetConfig+0x260>
 8005cf2:	e00f      	b.n	8005d14 <UART_SetConfig+0x270>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfa:	e052      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d02:	e04e      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d04:	2304      	movs	r3, #4
 8005d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d0a:	e04a      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d0c:	2308      	movs	r3, #8
 8005d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d12:	e046      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d14:	2310      	movs	r3, #16
 8005d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d1a:	e042      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a17      	ldr	r2, [pc, #92]	@ (8005d80 <UART_SetConfig+0x2dc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d13a      	bne.n	8005d9c <UART_SetConfig+0x2f8>
 8005d26:	4b18      	ldr	r3, [pc, #96]	@ (8005d88 <UART_SetConfig+0x2e4>)
 8005d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d34:	d01a      	beq.n	8005d6c <UART_SetConfig+0x2c8>
 8005d36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d3a:	d81b      	bhi.n	8005d74 <UART_SetConfig+0x2d0>
 8005d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d40:	d00c      	beq.n	8005d5c <UART_SetConfig+0x2b8>
 8005d42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d46:	d815      	bhi.n	8005d74 <UART_SetConfig+0x2d0>
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <UART_SetConfig+0x2b0>
 8005d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d50:	d008      	beq.n	8005d64 <UART_SetConfig+0x2c0>
 8005d52:	e00f      	b.n	8005d74 <UART_SetConfig+0x2d0>
 8005d54:	2300      	movs	r3, #0
 8005d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5a:	e022      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d62:	e01e      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d64:	2304      	movs	r3, #4
 8005d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d6a:	e01a      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d6c:	2308      	movs	r3, #8
 8005d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d72:	e016      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d74:	2310      	movs	r3, #16
 8005d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d7a:	e012      	b.n	8005da2 <UART_SetConfig+0x2fe>
 8005d7c:	cfff69f3 	.word	0xcfff69f3
 8005d80:	40008000 	.word	0x40008000
 8005d84:	40013800 	.word	0x40013800
 8005d88:	40021000 	.word	0x40021000
 8005d8c:	40004400 	.word	0x40004400
 8005d90:	40004800 	.word	0x40004800
 8005d94:	40004c00 	.word	0x40004c00
 8005d98:	40005000 	.word	0x40005000
 8005d9c:	2310      	movs	r3, #16
 8005d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4aae      	ldr	r2, [pc, #696]	@ (8006060 <UART_SetConfig+0x5bc>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	f040 8097 	bne.w	8005edc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d823      	bhi.n	8005dfe <UART_SetConfig+0x35a>
 8005db6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dbc <UART_SetConfig+0x318>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005de1 	.word	0x08005de1
 8005dc0:	08005dff 	.word	0x08005dff
 8005dc4:	08005de9 	.word	0x08005de9
 8005dc8:	08005dff 	.word	0x08005dff
 8005dcc:	08005def 	.word	0x08005def
 8005dd0:	08005dff 	.word	0x08005dff
 8005dd4:	08005dff 	.word	0x08005dff
 8005dd8:	08005dff 	.word	0x08005dff
 8005ddc:	08005df7 	.word	0x08005df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005de0:	f7fd fad8 	bl	8003394 <HAL_RCC_GetPCLK1Freq>
 8005de4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005de6:	e010      	b.n	8005e0a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de8:	4b9e      	ldr	r3, [pc, #632]	@ (8006064 <UART_SetConfig+0x5c0>)
 8005dea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dec:	e00d      	b.n	8005e0a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dee:	f7fd fa39 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8005df2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005df4:	e009      	b.n	8005e0a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dfc:	e005      	b.n	8005e0a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 8130 	beq.w	8006072 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e16:	4a94      	ldr	r2, [pc, #592]	@ (8006068 <UART_SetConfig+0x5c4>)
 8005e18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e24:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	005b      	lsls	r3, r3, #1
 8005e2e:	4413      	add	r3, r2
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d305      	bcc.n	8005e42 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d903      	bls.n	8005e4a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e48:	e113      	b.n	8006072 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	60bb      	str	r3, [r7, #8]
 8005e50:	60fa      	str	r2, [r7, #12]
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e56:	4a84      	ldr	r2, [pc, #528]	@ (8006068 <UART_SetConfig+0x5c4>)
 8005e58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	2200      	movs	r2, #0
 8005e60:	603b      	str	r3, [r7, #0]
 8005e62:	607a      	str	r2, [r7, #4]
 8005e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e68:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e6c:	f7fa f9c6 	bl	80001fc <__aeabi_uldivmod>
 8005e70:	4602      	mov	r2, r0
 8005e72:	460b      	mov	r3, r1
 8005e74:	4610      	mov	r0, r2
 8005e76:	4619      	mov	r1, r3
 8005e78:	f04f 0200 	mov.w	r2, #0
 8005e7c:	f04f 0300 	mov.w	r3, #0
 8005e80:	020b      	lsls	r3, r1, #8
 8005e82:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e86:	0202      	lsls	r2, r0, #8
 8005e88:	6979      	ldr	r1, [r7, #20]
 8005e8a:	6849      	ldr	r1, [r1, #4]
 8005e8c:	0849      	lsrs	r1, r1, #1
 8005e8e:	2000      	movs	r0, #0
 8005e90:	460c      	mov	r4, r1
 8005e92:	4605      	mov	r5, r0
 8005e94:	eb12 0804 	adds.w	r8, r2, r4
 8005e98:	eb43 0905 	adc.w	r9, r3, r5
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	469a      	mov	sl, r3
 8005ea4:	4693      	mov	fp, r2
 8005ea6:	4652      	mov	r2, sl
 8005ea8:	465b      	mov	r3, fp
 8005eaa:	4640      	mov	r0, r8
 8005eac:	4649      	mov	r1, r9
 8005eae:	f7fa f9a5 	bl	80001fc <__aeabi_uldivmod>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ec0:	d308      	bcc.n	8005ed4 <UART_SetConfig+0x430>
 8005ec2:	6a3b      	ldr	r3, [r7, #32]
 8005ec4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ec8:	d204      	bcs.n	8005ed4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6a3a      	ldr	r2, [r7, #32]
 8005ed0:	60da      	str	r2, [r3, #12]
 8005ed2:	e0ce      	b.n	8006072 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005eda:	e0ca      	b.n	8006072 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	69db      	ldr	r3, [r3, #28]
 8005ee0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ee4:	d166      	bne.n	8005fb4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ee6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d827      	bhi.n	8005f3e <UART_SetConfig+0x49a>
 8005eee:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef4 <UART_SetConfig+0x450>)
 8005ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef4:	08005f19 	.word	0x08005f19
 8005ef8:	08005f21 	.word	0x08005f21
 8005efc:	08005f29 	.word	0x08005f29
 8005f00:	08005f3f 	.word	0x08005f3f
 8005f04:	08005f2f 	.word	0x08005f2f
 8005f08:	08005f3f 	.word	0x08005f3f
 8005f0c:	08005f3f 	.word	0x08005f3f
 8005f10:	08005f3f 	.word	0x08005f3f
 8005f14:	08005f37 	.word	0x08005f37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f18:	f7fd fa3c 	bl	8003394 <HAL_RCC_GetPCLK1Freq>
 8005f1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f1e:	e014      	b.n	8005f4a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f20:	f7fd fa4e 	bl	80033c0 <HAL_RCC_GetPCLK2Freq>
 8005f24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f26:	e010      	b.n	8005f4a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f28:	4b4e      	ldr	r3, [pc, #312]	@ (8006064 <UART_SetConfig+0x5c0>)
 8005f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f2c:	e00d      	b.n	8005f4a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f2e:	f7fd f999 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8005f32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f34:	e009      	b.n	8005f4a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f3c:	e005      	b.n	8005f4a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 8090 	beq.w	8006072 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f56:	4a44      	ldr	r2, [pc, #272]	@ (8006068 <UART_SetConfig+0x5c4>)
 8005f58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f64:	005a      	lsls	r2, r3, #1
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	441a      	add	r2, r3
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f76:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	2b0f      	cmp	r3, #15
 8005f7c:	d916      	bls.n	8005fac <UART_SetConfig+0x508>
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f84:	d212      	bcs.n	8005fac <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f86:	6a3b      	ldr	r3, [r7, #32]
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	f023 030f 	bic.w	r3, r3, #15
 8005f8e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	085b      	lsrs	r3, r3, #1
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	f003 0307 	and.w	r3, r3, #7
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	8bfb      	ldrh	r3, [r7, #30]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	8bfa      	ldrh	r2, [r7, #30]
 8005fa8:	60da      	str	r2, [r3, #12]
 8005faa:	e062      	b.n	8006072 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fb2:	e05e      	b.n	8006072 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fb4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d828      	bhi.n	800600e <UART_SetConfig+0x56a>
 8005fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005fc4 <UART_SetConfig+0x520>)
 8005fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc2:	bf00      	nop
 8005fc4:	08005fe9 	.word	0x08005fe9
 8005fc8:	08005ff1 	.word	0x08005ff1
 8005fcc:	08005ff9 	.word	0x08005ff9
 8005fd0:	0800600f 	.word	0x0800600f
 8005fd4:	08005fff 	.word	0x08005fff
 8005fd8:	0800600f 	.word	0x0800600f
 8005fdc:	0800600f 	.word	0x0800600f
 8005fe0:	0800600f 	.word	0x0800600f
 8005fe4:	08006007 	.word	0x08006007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fe8:	f7fd f9d4 	bl	8003394 <HAL_RCC_GetPCLK1Freq>
 8005fec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fee:	e014      	b.n	800601a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ff0:	f7fd f9e6 	bl	80033c0 <HAL_RCC_GetPCLK2Freq>
 8005ff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ff6:	e010      	b.n	800601a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8006064 <UART_SetConfig+0x5c0>)
 8005ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ffc:	e00d      	b.n	800601a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ffe:	f7fd f931 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8006002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006004:	e009      	b.n	800601a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800600a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800600c:	e005      	b.n	800601a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006018:	bf00      	nop
    }

    if (pclk != 0U)
 800601a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601c:	2b00      	cmp	r3, #0
 800601e:	d028      	beq.n	8006072 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	4a10      	ldr	r2, [pc, #64]	@ (8006068 <UART_SetConfig+0x5c4>)
 8006026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800602a:	461a      	mov	r2, r3
 800602c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	085b      	lsrs	r3, r3, #1
 8006038:	441a      	add	r2, r3
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006042:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	2b0f      	cmp	r3, #15
 8006048:	d910      	bls.n	800606c <UART_SetConfig+0x5c8>
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006050:	d20c      	bcs.n	800606c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	b29a      	uxth	r2, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60da      	str	r2, [r3, #12]
 800605c:	e009      	b.n	8006072 <UART_SetConfig+0x5ce>
 800605e:	bf00      	nop
 8006060:	40008000 	.word	0x40008000
 8006064:	00f42400 	.word	0x00f42400
 8006068:	08009be4 	.word	0x08009be4
      }
      else
      {
        ret = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2201      	movs	r2, #1
 8006076:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2201      	movs	r2, #1
 800607e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2200      	movs	r2, #0
 8006086:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	2200      	movs	r2, #0
 800608c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800608e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006092:	4618      	mov	r0, r3
 8006094:	3730      	adds	r7, #48	@ 0x30
 8006096:	46bd      	mov	sp, r7
 8006098:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800609c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a8:	f003 0308 	and.w	r3, r3, #8
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00a      	beq.n	80060c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00a      	beq.n	80060e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00a      	beq.n	800610a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	430a      	orrs	r2, r1
 8006108:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610e:	f003 0304 	and.w	r3, r3, #4
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00a      	beq.n	800612c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00a      	beq.n	800614e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	430a      	orrs	r2, r1
 800614c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00a      	beq.n	8006170 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b00      	cmp	r3, #0
 800617a:	d01a      	beq.n	80061b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800619a:	d10a      	bne.n	80061b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00a      	beq.n	80061d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	605a      	str	r2, [r3, #4]
  }
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b098      	sub	sp, #96	@ 0x60
 80061e4:	af02      	add	r7, sp, #8
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061f0:	f7fb f928 	bl	8001444 <HAL_GetTick>
 80061f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0308 	and.w	r3, r3, #8
 8006200:	2b08      	cmp	r3, #8
 8006202:	d12f      	bne.n	8006264 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006204:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006208:	9300      	str	r3, [sp, #0]
 800620a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800620c:	2200      	movs	r2, #0
 800620e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 f88e 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d022      	beq.n	8006264 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800622c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006232:	653b      	str	r3, [r7, #80]	@ 0x50
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	461a      	mov	r2, r3
 800623a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800623c:	647b      	str	r3, [r7, #68]	@ 0x44
 800623e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006240:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006242:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006244:	e841 2300 	strex	r3, r2, [r1]
 8006248:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800624a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1e6      	bne.n	800621e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2220      	movs	r2, #32
 8006254:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e063      	b.n	800632c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0304 	and.w	r3, r3, #4
 800626e:	2b04      	cmp	r3, #4
 8006270:	d149      	bne.n	8006306 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006272:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800627a:	2200      	movs	r2, #0
 800627c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f857 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d03c      	beq.n	8006306 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	623b      	str	r3, [r7, #32]
   return(result);
 800629a:	6a3b      	ldr	r3, [r7, #32]
 800629c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	461a      	mov	r2, r3
 80062a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80062ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062b2:	e841 2300 	strex	r3, r2, [r1]
 80062b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1e6      	bne.n	800628c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	3308      	adds	r3, #8
 80062c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	e853 3f00 	ldrex	r3, [r3]
 80062cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f023 0301 	bic.w	r3, r3, #1
 80062d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3308      	adds	r3, #8
 80062dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062de:	61fa      	str	r2, [r7, #28]
 80062e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e2:	69b9      	ldr	r1, [r7, #24]
 80062e4:	69fa      	ldr	r2, [r7, #28]
 80062e6:	e841 2300 	strex	r3, r2, [r1]
 80062ea:	617b      	str	r3, [r7, #20]
   return(result);
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1e5      	bne.n	80062be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e012      	b.n	800632c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2220      	movs	r2, #32
 800630a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2220      	movs	r2, #32
 8006312:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3758      	adds	r7, #88	@ 0x58
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006344:	e04f      	b.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800634c:	d04b      	beq.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800634e:	f7fb f879 	bl	8001444 <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	429a      	cmp	r2, r3
 800635c:	d302      	bcc.n	8006364 <UART_WaitOnFlagUntilTimeout+0x30>
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e04e      	b.n	8006406 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0304 	and.w	r3, r3, #4
 8006372:	2b00      	cmp	r3, #0
 8006374:	d037      	beq.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b80      	cmp	r3, #128	@ 0x80
 800637a:	d034      	beq.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b40      	cmp	r3, #64	@ 0x40
 8006380:	d031      	beq.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69db      	ldr	r3, [r3, #28]
 8006388:	f003 0308 	and.w	r3, r3, #8
 800638c:	2b08      	cmp	r3, #8
 800638e:	d110      	bne.n	80063b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2208      	movs	r2, #8
 8006396:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f000 f920 	bl	80065de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2208      	movs	r2, #8
 80063a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e029      	b.n	8006406 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063c0:	d111      	bne.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 f906 	bl	80065de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2220      	movs	r2, #32
 80063d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e00f      	b.n	8006406 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	4013      	ands	r3, r2
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	bf0c      	ite	eq
 80063f6:	2301      	moveq	r3, #1
 80063f8:	2300      	movne	r3, #0
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	461a      	mov	r2, r3
 80063fe:	79fb      	ldrb	r3, [r7, #7]
 8006400:	429a      	cmp	r2, r3
 8006402:	d0a0      	beq.n	8006346 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
	...

08006410 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b096      	sub	sp, #88	@ 0x58
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	88fa      	ldrh	r2, [r7, #6]
 8006428:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2222      	movs	r2, #34	@ 0x22
 8006438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006442:	2b00      	cmp	r3, #0
 8006444:	d02d      	beq.n	80064a2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800644c:	4a40      	ldr	r2, [pc, #256]	@ (8006550 <UART_Start_Receive_DMA+0x140>)
 800644e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006456:	4a3f      	ldr	r2, [pc, #252]	@ (8006554 <UART_Start_Receive_DMA+0x144>)
 8006458:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006460:	4a3d      	ldr	r2, [pc, #244]	@ (8006558 <UART_Start_Receive_DMA+0x148>)
 8006462:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800646a:	2200      	movs	r2, #0
 800646c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3324      	adds	r3, #36	@ 0x24
 800647a:	4619      	mov	r1, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006480:	461a      	mov	r2, r3
 8006482:	88fb      	ldrh	r3, [r7, #6]
 8006484:	f7fb fc96 	bl	8001db4 <HAL_DMA_Start_IT>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d009      	beq.n	80064a2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2210      	movs	r2, #16
 8006492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2220      	movs	r2, #32
 800649a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e051      	b.n	8006546 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d018      	beq.n	80064dc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064be:	657b      	str	r3, [r7, #84]	@ 0x54
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	461a      	mov	r2, r3
 80064c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80064ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80064d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e6      	bne.n	80064aa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	3308      	adds	r3, #8
 80064e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	e853 3f00 	ldrex	r3, [r3]
 80064ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ee:	f043 0301 	orr.w	r3, r3, #1
 80064f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3308      	adds	r3, #8
 80064fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80064fc:	637a      	str	r2, [r7, #52]	@ 0x34
 80064fe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006500:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006502:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006504:	e841 2300 	strex	r3, r2, [r1]
 8006508:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800650a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1e5      	bne.n	80064dc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3308      	adds	r3, #8
 8006516:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	613b      	str	r3, [r7, #16]
   return(result);
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	3308      	adds	r3, #8
 800652e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006530:	623a      	str	r2, [r7, #32]
 8006532:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006534:	69f9      	ldr	r1, [r7, #28]
 8006536:	6a3a      	ldr	r2, [r7, #32]
 8006538:	e841 2300 	strex	r3, r2, [r1]
 800653c:	61bb      	str	r3, [r7, #24]
   return(result);
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e5      	bne.n	8006510 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3758      	adds	r7, #88	@ 0x58
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	080066ab 	.word	0x080066ab
 8006554:	080067d7 	.word	0x080067d7
 8006558:	08006815 	.word	0x08006815

0800655c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800655c:	b480      	push	{r7}
 800655e:	b08f      	sub	sp, #60	@ 0x3c
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	e853 3f00 	ldrex	r3, [r3]
 8006570:	61fb      	str	r3, [r7, #28]
   return(result);
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006578:	637b      	str	r3, [r7, #52]	@ 0x34
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006584:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006586:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800658a:	e841 2300 	strex	r3, r2, [r1]
 800658e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1e6      	bne.n	8006564 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	3308      	adds	r3, #8
 800659c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80065ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3308      	adds	r3, #8
 80065b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065b6:	61ba      	str	r2, [r7, #24]
 80065b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ba:	6979      	ldr	r1, [r7, #20]
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	e841 2300 	strex	r3, r2, [r1]
 80065c2:	613b      	str	r3, [r7, #16]
   return(result);
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1e5      	bne.n	8006596 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80065d2:	bf00      	nop
 80065d4:	373c      	adds	r7, #60	@ 0x3c
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr

080065de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065de:	b480      	push	{r7}
 80065e0:	b095      	sub	sp, #84	@ 0x54
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ee:	e853 3f00 	ldrex	r3, [r3]
 80065f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	461a      	mov	r2, r3
 8006602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006604:	643b      	str	r3, [r7, #64]	@ 0x40
 8006606:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800660a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800660c:	e841 2300 	strex	r3, r2, [r1]
 8006610:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1e6      	bne.n	80065e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3308      	adds	r3, #8
 800661e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	61fb      	str	r3, [r7, #28]
   return(result);
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800662e:	f023 0301 	bic.w	r3, r3, #1
 8006632:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3308      	adds	r3, #8
 800663a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800663c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800663e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006640:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006644:	e841 2300 	strex	r3, r2, [r1]
 8006648:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800664a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e3      	bne.n	8006618 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006654:	2b01      	cmp	r3, #1
 8006656:	d118      	bne.n	800668a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	60bb      	str	r3, [r7, #8]
   return(result);
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	f023 0310 	bic.w	r3, r3, #16
 800666c:	647b      	str	r3, [r7, #68]	@ 0x44
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006676:	61bb      	str	r3, [r7, #24]
 8006678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667a:	6979      	ldr	r1, [r7, #20]
 800667c:	69ba      	ldr	r2, [r7, #24]
 800667e:	e841 2300 	strex	r3, r2, [r1]
 8006682:	613b      	str	r3, [r7, #16]
   return(result);
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1e6      	bne.n	8006658 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2220      	movs	r2, #32
 800668e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800669e:	bf00      	nop
 80066a0:	3754      	adds	r7, #84	@ 0x54
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b09c      	sub	sp, #112	@ 0x70
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0320 	and.w	r3, r3, #32
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d171      	bne.n	80067aa <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80066c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066c8:	2200      	movs	r2, #0
 80066ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	461a      	mov	r2, r3
 80066ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066ee:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e6      	bne.n	80066ce <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006700:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	3308      	adds	r3, #8
 8006706:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670a:	e853 3f00 	ldrex	r3, [r3]
 800670e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006712:	f023 0301 	bic.w	r3, r3, #1
 8006716:	667b      	str	r3, [r7, #100]	@ 0x64
 8006718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3308      	adds	r3, #8
 800671e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006720:	647a      	str	r2, [r7, #68]	@ 0x44
 8006722:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006728:	e841 2300 	strex	r3, r2, [r1]
 800672c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800672e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1e5      	bne.n	8006700 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006734:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	3308      	adds	r3, #8
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	e853 3f00 	ldrex	r3, [r3]
 8006742:	623b      	str	r3, [r7, #32]
   return(result);
 8006744:	6a3b      	ldr	r3, [r7, #32]
 8006746:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800674a:	663b      	str	r3, [r7, #96]	@ 0x60
 800674c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3308      	adds	r3, #8
 8006752:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006754:	633a      	str	r2, [r7, #48]	@ 0x30
 8006756:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006758:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800675a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800675c:	e841 2300 	strex	r3, r2, [r1]
 8006760:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1e5      	bne.n	8006734 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800676a:	2220      	movs	r2, #32
 800676c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006774:	2b01      	cmp	r3, #1
 8006776:	d118      	bne.n	80067aa <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	e853 3f00 	ldrex	r3, [r3]
 8006784:	60fb      	str	r3, [r7, #12]
   return(result);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f023 0310 	bic.w	r3, r3, #16
 800678c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800678e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006796:	61fb      	str	r3, [r7, #28]
 8006798:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679a:	69b9      	ldr	r1, [r7, #24]
 800679c:	69fa      	ldr	r2, [r7, #28]
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	617b      	str	r3, [r7, #20]
   return(result);
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e6      	bne.n	8006778 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ac:	2200      	movs	r2, #0
 80067ae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d107      	bne.n	80067c8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067be:	4619      	mov	r1, r3
 80067c0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067c2:	f7ff f963 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067c6:	e002      	b.n	80067ce <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80067c8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067ca:	f7f9 fead 	bl	8000528 <HAL_UART_RxCpltCallback>
}
 80067ce:	bf00      	nop
 80067d0:	3770      	adds	r7, #112	@ 0x70
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b084      	sub	sp, #16
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2201      	movs	r2, #1
 80067e8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d109      	bne.n	8006806 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067f8:	085b      	lsrs	r3, r3, #1
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	4619      	mov	r1, r3
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f7ff f944 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006804:	e002      	b.n	800680c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f7ff f92c 	bl	8005a64 <HAL_UART_RxHalfCpltCallback>
}
 800680c:	bf00      	nop
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006820:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006828:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006830:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683c:	2b80      	cmp	r3, #128	@ 0x80
 800683e:	d109      	bne.n	8006854 <UART_DMAError+0x40>
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	2b21      	cmp	r3, #33	@ 0x21
 8006844:	d106      	bne.n	8006854 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2200      	movs	r2, #0
 800684a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800684e:	6978      	ldr	r0, [r7, #20]
 8006850:	f7ff fe84 	bl	800655c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685e:	2b40      	cmp	r3, #64	@ 0x40
 8006860:	d109      	bne.n	8006876 <UART_DMAError+0x62>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b22      	cmp	r3, #34	@ 0x22
 8006866:	d106      	bne.n	8006876 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	2200      	movs	r2, #0
 800686c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006870:	6978      	ldr	r0, [r7, #20]
 8006872:	f7ff feb4 	bl	80065de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687c:	f043 0210 	orr.w	r2, r3, #16
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006886:	6978      	ldr	r0, [r7, #20]
 8006888:	f7ff f8f6 	bl	8005a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800688c:	bf00      	nop
 800688e:	3718      	adds	r7, #24
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f7ff f8e0 	bl	8005a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068b8:	bf00      	nop
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b088      	sub	sp, #32
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	e853 3f00 	ldrex	r3, [r3]
 80068d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068dc:	61fb      	str	r3, [r7, #28]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	61bb      	str	r3, [r7, #24]
 80068e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ea:	6979      	ldr	r1, [r7, #20]
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	e841 2300 	strex	r3, r2, [r1]
 80068f2:	613b      	str	r3, [r7, #16]
   return(result);
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1e6      	bne.n	80068c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7ff f8a1 	bl	8005a50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800690e:	bf00      	nop
 8006910:	3720      	adds	r7, #32
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006932:	bf00      	nop
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006946:	bf00      	nop
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006952:	b480      	push	{r7}
 8006954:	b085      	sub	sp, #20
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006960:	2b01      	cmp	r3, #1
 8006962:	d101      	bne.n	8006968 <HAL_UARTEx_DisableFifoMode+0x16>
 8006964:	2302      	movs	r3, #2
 8006966:	e027      	b.n	80069b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2224      	movs	r2, #36	@ 0x24
 8006974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 0201 	bic.w	r2, r2, #1
 800698e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006996:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2220      	movs	r2, #32
 80069aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d101      	bne.n	80069dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80069d8:	2302      	movs	r3, #2
 80069da:	e02d      	b.n	8006a38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2224      	movs	r2, #36	@ 0x24
 80069e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f022 0201 	bic.w	r2, r2, #1
 8006a02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f84f 	bl	8006abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d101      	bne.n	8006a58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a54:	2302      	movs	r3, #2
 8006a56:	e02d      	b.n	8006ab4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2224      	movs	r2, #36	@ 0x24
 8006a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 0201 	bic.w	r2, r2, #1
 8006a7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f811 	bl	8006abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b085      	sub	sp, #20
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d108      	bne.n	8006ade <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006adc:	e031      	b.n	8006b42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ade:	2308      	movs	r3, #8
 8006ae0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ae2:	2308      	movs	r3, #8
 8006ae4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	0e5b      	lsrs	r3, r3, #25
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	0f5b      	lsrs	r3, r3, #29
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	f003 0307 	and.w	r3, r3, #7
 8006b04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b06:	7bbb      	ldrb	r3, [r7, #14]
 8006b08:	7b3a      	ldrb	r2, [r7, #12]
 8006b0a:	4911      	ldr	r1, [pc, #68]	@ (8006b50 <UARTEx_SetNbDataToProcess+0x94>)
 8006b0c:	5c8a      	ldrb	r2, [r1, r2]
 8006b0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b12:	7b3a      	ldrb	r2, [r7, #12]
 8006b14:	490f      	ldr	r1, [pc, #60]	@ (8006b54 <UARTEx_SetNbDataToProcess+0x98>)
 8006b16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	7b7a      	ldrb	r2, [r7, #13]
 8006b28:	4909      	ldr	r1, [pc, #36]	@ (8006b50 <UARTEx_SetNbDataToProcess+0x94>)
 8006b2a:	5c8a      	ldrb	r2, [r1, r2]
 8006b2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b30:	7b7a      	ldrb	r2, [r7, #13]
 8006b32:	4908      	ldr	r1, [pc, #32]	@ (8006b54 <UARTEx_SetNbDataToProcess+0x98>)
 8006b34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b36:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006b42:	bf00      	nop
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	08009bfc 	.word	0x08009bfc
 8006b54:	08009c04 	.word	0x08009c04

08006b58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006b5c:	4904      	ldr	r1, [pc, #16]	@ (8006b70 <MX_FATFS_Init+0x18>)
 8006b5e:	4805      	ldr	r0, [pc, #20]	@ (8006b74 <MX_FATFS_Init+0x1c>)
 8006b60:	f002 ffa8 	bl	8009ab4 <FATFS_LinkDriver>
 8006b64:	4603      	mov	r3, r0
 8006b66:	461a      	mov	r2, r3
 8006b68:	4b03      	ldr	r3, [pc, #12]	@ (8006b78 <MX_FATFS_Init+0x20>)
 8006b6a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006b6c:	bf00      	nop
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	20040664 	.word	0x20040664
 8006b74:	2004000c 	.word	0x2004000c
 8006b78:	20040660 	.word	0x20040660

08006b7c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006b80:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	4603      	mov	r3, r0
 8006b94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006b96:	79fb      	ldrb	r3, [r7, #7]
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f000 f9d7 	bl	8006f4c <USER_SPI_initialize>
 8006b9e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	4603      	mov	r3, r0
 8006bb0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8006bb2:	79fb      	ldrb	r3, [r7, #7]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f000 fab3 	bl	8007120 <USER_SPI_status>
 8006bba:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	607a      	str	r2, [r7, #4]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006bd4:	7bf8      	ldrb	r0, [r7, #15]
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	f000 fab6 	bl	800714c <USER_SPI_read>
 8006be0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006bfa:	7bf8      	ldrb	r0, [r7, #15]
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	68b9      	ldr	r1, [r7, #8]
 8006c02:	f000 fb09 	bl	8007218 <USER_SPI_write>
 8006c06:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	4603      	mov	r3, r0
 8006c18:	603a      	str	r2, [r7, #0]
 8006c1a:	71fb      	strb	r3, [r7, #7]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006c20:	79b9      	ldrb	r1, [r7, #6]
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 fb72 	bl	8007310 <USER_SPI_ioctl>
 8006c2c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
	...

08006c38 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006c40:	f7fa fc00 	bl	8001444 <HAL_GetTick>
 8006c44:	4603      	mov	r3, r0
 8006c46:	4a04      	ldr	r2, [pc, #16]	@ (8006c58 <SPI_Timer_On+0x20>)
 8006c48:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006c4a:	4a04      	ldr	r2, [pc, #16]	@ (8006c5c <SPI_Timer_On+0x24>)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6013      	str	r3, [r2, #0]
}
 8006c50:	bf00      	nop
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	2004066c 	.word	0x2004066c
 8006c5c:	20040670 	.word	0x20040670

08006c60 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006c60:	b580      	push	{r7, lr}
 8006c62:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006c64:	f7fa fbee 	bl	8001444 <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	4b06      	ldr	r3, [pc, #24]	@ (8006c84 <SPI_Timer_Status+0x24>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	1ad2      	subs	r2, r2, r3
 8006c70:	4b05      	ldr	r3, [pc, #20]	@ (8006c88 <SPI_Timer_Status+0x28>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	bf34      	ite	cc
 8006c78:	2301      	movcc	r3, #1
 8006c7a:	2300      	movcs	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	2004066c 	.word	0x2004066c
 8006c88:	20040670 	.word	0x20040670

08006c8c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af02      	add	r7, sp, #8
 8006c92:	4603      	mov	r3, r0
 8006c94:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006c96:	f107 020f 	add.w	r2, r7, #15
 8006c9a:	1df9      	adds	r1, r7, #7
 8006c9c:	2332      	movs	r3, #50	@ 0x32
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	4804      	ldr	r0, [pc, #16]	@ (8006cb4 <xchg_spi+0x28>)
 8006ca4:	f7fd fb93 	bl	80043ce <HAL_SPI_TransmitReceive>
    return rxDat;
 8006ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	200401a8 	.word	0x200401a8

08006cb8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006cb8:	b590      	push	{r4, r7, lr}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	60fb      	str	r3, [r7, #12]
 8006cc6:	e00a      	b.n	8006cde <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	18d4      	adds	r4, r2, r3
 8006cce:	20ff      	movs	r0, #255	@ 0xff
 8006cd0:	f7ff ffdc 	bl	8006c8c <xchg_spi>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d3f0      	bcc.n	8006cc8 <rcvr_spi_multi+0x10>
	}
}
 8006ce6:	bf00      	nop
 8006ce8:	bf00      	nop
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd90      	pop	{r4, r7, pc}

08006cf0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d02:	6879      	ldr	r1, [r7, #4]
 8006d04:	4803      	ldr	r0, [pc, #12]	@ (8006d14 <xmit_spi_multi+0x24>)
 8006d06:	f7fd f9ec 	bl	80040e2 <HAL_SPI_Transmit>
}
 8006d0a:	bf00      	nop
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	200401a8 	.word	0x200401a8

08006d18 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006d20:	f7fa fb90 	bl	8001444 <HAL_GetTick>
 8006d24:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006d2a:	20ff      	movs	r0, #255	@ 0xff
 8006d2c:	f7ff ffae 	bl	8006c8c <xchg_spi>
 8006d30:	4603      	mov	r3, r0
 8006d32:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	2bff      	cmp	r3, #255	@ 0xff
 8006d38:	d007      	beq.n	8006d4a <wait_ready+0x32>
 8006d3a:	f7fa fb83 	bl	8001444 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d8ef      	bhi.n	8006d2a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	2bff      	cmp	r3, #255	@ 0xff
 8006d4e:	bf0c      	ite	eq
 8006d50:	2301      	moveq	r3, #1
 8006d52:	2300      	movne	r3, #0
 8006d54:	b2db      	uxtb	r3, r3
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006d64:	2201      	movs	r2, #1
 8006d66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006d6a:	4804      	ldr	r0, [pc, #16]	@ (8006d7c <despiselect+0x1c>)
 8006d6c:	f7fb fc3a 	bl	80025e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006d70:	20ff      	movs	r0, #255	@ 0xff
 8006d72:	f7ff ff8b 	bl	8006c8c <xchg_spi>

}
 8006d76:	bf00      	nop
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	48000400 	.word	0x48000400

08006d80 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006d84:	2200      	movs	r2, #0
 8006d86:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006d8a:	480a      	ldr	r0, [pc, #40]	@ (8006db4 <spiselect+0x34>)
 8006d8c:	f7fb fc2a 	bl	80025e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006d90:	20ff      	movs	r0, #255	@ 0xff
 8006d92:	f7ff ff7b 	bl	8006c8c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006d96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006d9a:	f7ff ffbd 	bl	8006d18 <wait_ready>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <spiselect+0x28>
 8006da4:	2301      	movs	r3, #1
 8006da6:	e002      	b.n	8006dae <spiselect+0x2e>

	despiselect();
 8006da8:	f7ff ffda 	bl	8006d60 <despiselect>
	return 0;	/* Timeout */
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	48000400 	.word	0x48000400

08006db8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006dc2:	20c8      	movs	r0, #200	@ 0xc8
 8006dc4:	f7ff ff38 	bl	8006c38 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006dc8:	20ff      	movs	r0, #255	@ 0xff
 8006dca:	f7ff ff5f 	bl	8006c8c <xchg_spi>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006dd2:	7bfb      	ldrb	r3, [r7, #15]
 8006dd4:	2bff      	cmp	r3, #255	@ 0xff
 8006dd6:	d104      	bne.n	8006de2 <rcvr_datablock+0x2a>
 8006dd8:	f7ff ff42 	bl	8006c60 <SPI_Timer_Status>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1f2      	bne.n	8006dc8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
 8006de4:	2bfe      	cmp	r3, #254	@ 0xfe
 8006de6:	d001      	beq.n	8006dec <rcvr_datablock+0x34>
 8006de8:	2300      	movs	r3, #0
 8006dea:	e00a      	b.n	8006e02 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006dec:	6839      	ldr	r1, [r7, #0]
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7ff ff62 	bl	8006cb8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006df4:	20ff      	movs	r0, #255	@ 0xff
 8006df6:	f7ff ff49 	bl	8006c8c <xchg_spi>
 8006dfa:	20ff      	movs	r0, #255	@ 0xff
 8006dfc:	f7ff ff46 	bl	8006c8c <xchg_spi>

	return 1;						/* Function succeeded */
 8006e00:	2301      	movs	r3, #1
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b084      	sub	sp, #16
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	460b      	mov	r3, r1
 8006e14:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006e16:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006e1a:	f7ff ff7d 	bl	8006d18 <wait_ready>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d101      	bne.n	8006e28 <xmit_datablock+0x1e>
 8006e24:	2300      	movs	r3, #0
 8006e26:	e01e      	b.n	8006e66 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7ff ff2e 	bl	8006c8c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	2bfd      	cmp	r3, #253	@ 0xfd
 8006e34:	d016      	beq.n	8006e64 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006e36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7ff ff58 	bl	8006cf0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006e40:	20ff      	movs	r0, #255	@ 0xff
 8006e42:	f7ff ff23 	bl	8006c8c <xchg_spi>
 8006e46:	20ff      	movs	r0, #255	@ 0xff
 8006e48:	f7ff ff20 	bl	8006c8c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006e4c:	20ff      	movs	r0, #255	@ 0xff
 8006e4e:	f7ff ff1d 	bl	8006c8c <xchg_spi>
 8006e52:	4603      	mov	r3, r0
 8006e54:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006e56:	7bfb      	ldrb	r3, [r7, #15]
 8006e58:	f003 031f 	and.w	r3, r3, #31
 8006e5c:	2b05      	cmp	r3, #5
 8006e5e:	d001      	beq.n	8006e64 <xmit_datablock+0x5a>
 8006e60:	2300      	movs	r3, #0
 8006e62:	e000      	b.n	8006e66 <xmit_datablock+0x5c>
	}
	return 1;
 8006e64:	2301      	movs	r3, #1
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b084      	sub	sp, #16
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	4603      	mov	r3, r0
 8006e76:	6039      	str	r1, [r7, #0]
 8006e78:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	da0e      	bge.n	8006ea0 <send_cmd+0x32>
		cmd &= 0x7F;
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e88:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	2037      	movs	r0, #55	@ 0x37
 8006e8e:	f7ff ffee 	bl	8006e6e <send_cmd>
 8006e92:	4603      	mov	r3, r0
 8006e94:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006e96:	7bbb      	ldrb	r3, [r7, #14]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d901      	bls.n	8006ea0 <send_cmd+0x32>
 8006e9c:	7bbb      	ldrb	r3, [r7, #14]
 8006e9e:	e051      	b.n	8006f44 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006ea0:	79fb      	ldrb	r3, [r7, #7]
 8006ea2:	2b0c      	cmp	r3, #12
 8006ea4:	d008      	beq.n	8006eb8 <send_cmd+0x4a>
		despiselect();
 8006ea6:	f7ff ff5b 	bl	8006d60 <despiselect>
		if (!spiselect()) return 0xFF;
 8006eaa:	f7ff ff69 	bl	8006d80 <spiselect>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <send_cmd+0x4a>
 8006eb4:	23ff      	movs	r3, #255	@ 0xff
 8006eb6:	e045      	b.n	8006f44 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff fee3 	bl	8006c8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	0e1b      	lsrs	r3, r3, #24
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f7ff fedd 	bl	8006c8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	0c1b      	lsrs	r3, r3, #16
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7ff fed7 	bl	8006c8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	0a1b      	lsrs	r3, r3, #8
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff fed1 	bl	8006c8c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff fecc 	bl	8006c8c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006ef8:	79fb      	ldrb	r3, [r7, #7]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <send_cmd+0x94>
 8006efe:	2395      	movs	r3, #149	@ 0x95
 8006f00:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006f02:	79fb      	ldrb	r3, [r7, #7]
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d101      	bne.n	8006f0c <send_cmd+0x9e>
 8006f08:	2387      	movs	r3, #135	@ 0x87
 8006f0a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7ff febc 	bl	8006c8c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	2b0c      	cmp	r3, #12
 8006f18:	d102      	bne.n	8006f20 <send_cmd+0xb2>
 8006f1a:	20ff      	movs	r0, #255	@ 0xff
 8006f1c:	f7ff feb6 	bl	8006c8c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006f20:	230a      	movs	r3, #10
 8006f22:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006f24:	20ff      	movs	r0, #255	@ 0xff
 8006f26:	f7ff feb1 	bl	8006c8c <xchg_spi>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006f2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	da05      	bge.n	8006f42 <send_cmd+0xd4>
 8006f36:	7bfb      	ldrb	r3, [r7, #15]
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
 8006f3c:	7bfb      	ldrb	r3, [r7, #15]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006f42:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006f4c:	b590      	push	{r4, r7, lr}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	4603      	mov	r3, r0
 8006f54:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006f56:	79fb      	ldrb	r3, [r7, #7]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <USER_SPI_initialize+0x14>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e0d4      	b.n	800710a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006f60:	4b6c      	ldr	r3, [pc, #432]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d003      	beq.n	8006f76 <USER_SPI_initialize+0x2a>
 8006f6e:	4b69      	ldr	r3, [pc, #420]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	e0c9      	b.n	800710a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8006f76:	4b68      	ldr	r3, [pc, #416]	@ (8007118 <USER_SPI_initialize+0x1cc>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	4b66      	ldr	r3, [pc, #408]	@ (8007118 <USER_SPI_initialize+0x1cc>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8006f84:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006f86:	230a      	movs	r3, #10
 8006f88:	73fb      	strb	r3, [r7, #15]
 8006f8a:	e005      	b.n	8006f98 <USER_SPI_initialize+0x4c>
 8006f8c:	20ff      	movs	r0, #255	@ 0xff
 8006f8e:	f7ff fe7d 	bl	8006c8c <xchg_spi>
 8006f92:	7bfb      	ldrb	r3, [r7, #15]
 8006f94:	3b01      	subs	r3, #1
 8006f96:	73fb      	strb	r3, [r7, #15]
 8006f98:	7bfb      	ldrb	r3, [r7, #15]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1f6      	bne.n	8006f8c <USER_SPI_initialize+0x40>

	ty = 0;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006fa2:	2100      	movs	r1, #0
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	f7ff ff62 	bl	8006e6e <send_cmd>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	f040 808b 	bne.w	80070c8 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006fb2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006fb6:	f7ff fe3f 	bl	8006c38 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006fba:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006fbe:	2008      	movs	r0, #8
 8006fc0:	f7ff ff55 	bl	8006e6e <send_cmd>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d151      	bne.n	800706e <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73fb      	strb	r3, [r7, #15]
 8006fce:	e00d      	b.n	8006fec <USER_SPI_initialize+0xa0>
 8006fd0:	7bfc      	ldrb	r4, [r7, #15]
 8006fd2:	20ff      	movs	r0, #255	@ 0xff
 8006fd4:	f7ff fe5a 	bl	8006c8c <xchg_spi>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f104 0310 	add.w	r3, r4, #16
 8006fe0:	443b      	add	r3, r7
 8006fe2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	73fb      	strb	r3, [r7, #15]
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
 8006fee:	2b03      	cmp	r3, #3
 8006ff0:	d9ee      	bls.n	8006fd0 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006ff2:	7abb      	ldrb	r3, [r7, #10]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d167      	bne.n	80070c8 <USER_SPI_initialize+0x17c>
 8006ff8:	7afb      	ldrb	r3, [r7, #11]
 8006ffa:	2baa      	cmp	r3, #170	@ 0xaa
 8006ffc:	d164      	bne.n	80070c8 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006ffe:	bf00      	nop
 8007000:	f7ff fe2e 	bl	8006c60 <SPI_Timer_Status>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d007      	beq.n	800701a <USER_SPI_initialize+0xce>
 800700a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800700e:	20a9      	movs	r0, #169	@ 0xa9
 8007010:	f7ff ff2d 	bl	8006e6e <send_cmd>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1f2      	bne.n	8007000 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800701a:	f7ff fe21 	bl	8006c60 <SPI_Timer_Status>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d051      	beq.n	80070c8 <USER_SPI_initialize+0x17c>
 8007024:	2100      	movs	r1, #0
 8007026:	203a      	movs	r0, #58	@ 0x3a
 8007028:	f7ff ff21 	bl	8006e6e <send_cmd>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d14a      	bne.n	80070c8 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007032:	2300      	movs	r3, #0
 8007034:	73fb      	strb	r3, [r7, #15]
 8007036:	e00d      	b.n	8007054 <USER_SPI_initialize+0x108>
 8007038:	7bfc      	ldrb	r4, [r7, #15]
 800703a:	20ff      	movs	r0, #255	@ 0xff
 800703c:	f7ff fe26 	bl	8006c8c <xchg_spi>
 8007040:	4603      	mov	r3, r0
 8007042:	461a      	mov	r2, r3
 8007044:	f104 0310 	add.w	r3, r4, #16
 8007048:	443b      	add	r3, r7
 800704a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800704e:	7bfb      	ldrb	r3, [r7, #15]
 8007050:	3301      	adds	r3, #1
 8007052:	73fb      	strb	r3, [r7, #15]
 8007054:	7bfb      	ldrb	r3, [r7, #15]
 8007056:	2b03      	cmp	r3, #3
 8007058:	d9ee      	bls.n	8007038 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800705a:	7a3b      	ldrb	r3, [r7, #8]
 800705c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007060:	2b00      	cmp	r3, #0
 8007062:	d001      	beq.n	8007068 <USER_SPI_initialize+0x11c>
 8007064:	230c      	movs	r3, #12
 8007066:	e000      	b.n	800706a <USER_SPI_initialize+0x11e>
 8007068:	2304      	movs	r3, #4
 800706a:	737b      	strb	r3, [r7, #13]
 800706c:	e02c      	b.n	80070c8 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800706e:	2100      	movs	r1, #0
 8007070:	20a9      	movs	r0, #169	@ 0xa9
 8007072:	f7ff fefc 	bl	8006e6e <send_cmd>
 8007076:	4603      	mov	r3, r0
 8007078:	2b01      	cmp	r3, #1
 800707a:	d804      	bhi.n	8007086 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800707c:	2302      	movs	r3, #2
 800707e:	737b      	strb	r3, [r7, #13]
 8007080:	23a9      	movs	r3, #169	@ 0xa9
 8007082:	73bb      	strb	r3, [r7, #14]
 8007084:	e003      	b.n	800708e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007086:	2301      	movs	r3, #1
 8007088:	737b      	strb	r3, [r7, #13]
 800708a:	2301      	movs	r3, #1
 800708c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800708e:	bf00      	nop
 8007090:	f7ff fde6 	bl	8006c60 <SPI_Timer_Status>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d007      	beq.n	80070aa <USER_SPI_initialize+0x15e>
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2100      	movs	r1, #0
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff fee5 	bl	8006e6e <send_cmd>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1f2      	bne.n	8007090 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80070aa:	f7ff fdd9 	bl	8006c60 <SPI_Timer_Status>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d007      	beq.n	80070c4 <USER_SPI_initialize+0x178>
 80070b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80070b8:	2010      	movs	r0, #16
 80070ba:	f7ff fed8 	bl	8006e6e <send_cmd>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d001      	beq.n	80070c8 <USER_SPI_initialize+0x17c>
				ty = 0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80070c8:	4a14      	ldr	r2, [pc, #80]	@ (800711c <USER_SPI_initialize+0x1d0>)
 80070ca:	7b7b      	ldrb	r3, [r7, #13]
 80070cc:	7013      	strb	r3, [r2, #0]
	despiselect();
 80070ce:	f7ff fe47 	bl	8006d60 <despiselect>

	if (ty) {			/* OK */
 80070d2:	7b7b      	ldrb	r3, [r7, #13]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d012      	beq.n	80070fe <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 80070d8:	4b0f      	ldr	r3, [pc, #60]	@ (8007118 <USER_SPI_initialize+0x1cc>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <USER_SPI_initialize+0x1cc>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f042 0218 	orr.w	r2, r2, #24
 80070ea:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80070ec:	4b09      	ldr	r3, [pc, #36]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	f023 0301 	bic.w	r3, r3, #1
 80070f6:	b2da      	uxtb	r2, r3
 80070f8:	4b06      	ldr	r3, [pc, #24]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 80070fa:	701a      	strb	r2, [r3, #0]
 80070fc:	e002      	b.n	8007104 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80070fe:	4b05      	ldr	r3, [pc, #20]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 8007100:	2201      	movs	r2, #1
 8007102:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007104:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <USER_SPI_initialize+0x1c8>)
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	b2db      	uxtb	r3, r3
}
 800710a:	4618      	mov	r0, r3
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	bd90      	pop	{r4, r7, pc}
 8007112:	bf00      	nop
 8007114:	20040020 	.word	0x20040020
 8007118:	200401a8 	.word	0x200401a8
 800711c:	20040668 	.word	0x20040668

08007120 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	4603      	mov	r3, r0
 8007128:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800712a:	79fb      	ldrb	r3, [r7, #7]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <USER_SPI_status+0x14>
 8007130:	2301      	movs	r3, #1
 8007132:	e002      	b.n	800713a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007134:	4b04      	ldr	r3, [pc, #16]	@ (8007148 <USER_SPI_status+0x28>)
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	b2db      	uxtb	r3, r3
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20040020 	.word	0x20040020

0800714c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	60b9      	str	r1, [r7, #8]
 8007154:	607a      	str	r2, [r7, #4]
 8007156:	603b      	str	r3, [r7, #0]
 8007158:	4603      	mov	r3, r0
 800715a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800715c:	7bfb      	ldrb	r3, [r7, #15]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d102      	bne.n	8007168 <USER_SPI_read+0x1c>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d101      	bne.n	800716c <USER_SPI_read+0x20>
 8007168:	2304      	movs	r3, #4
 800716a:	e04d      	b.n	8007208 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800716c:	4b28      	ldr	r3, [pc, #160]	@ (8007210 <USER_SPI_read+0xc4>)
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	b2db      	uxtb	r3, r3
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <USER_SPI_read+0x32>
 800717a:	2303      	movs	r3, #3
 800717c:	e044      	b.n	8007208 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800717e:	4b25      	ldr	r3, [pc, #148]	@ (8007214 <USER_SPI_read+0xc8>)
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	f003 0308 	and.w	r3, r3, #8
 8007186:	2b00      	cmp	r3, #0
 8007188:	d102      	bne.n	8007190 <USER_SPI_read+0x44>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	025b      	lsls	r3, r3, #9
 800718e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d111      	bne.n	80071ba <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007196:	6879      	ldr	r1, [r7, #4]
 8007198:	2011      	movs	r0, #17
 800719a:	f7ff fe68 	bl	8006e6e <send_cmd>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d129      	bne.n	80071f8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80071a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071a8:	68b8      	ldr	r0, [r7, #8]
 80071aa:	f7ff fe05 	bl	8006db8 <rcvr_datablock>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d021      	beq.n	80071f8 <USER_SPI_read+0xac>
			count = 0;
 80071b4:	2300      	movs	r3, #0
 80071b6:	603b      	str	r3, [r7, #0]
 80071b8:	e01e      	b.n	80071f8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80071ba:	6879      	ldr	r1, [r7, #4]
 80071bc:	2012      	movs	r0, #18
 80071be:	f7ff fe56 	bl	8006e6e <send_cmd>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d117      	bne.n	80071f8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80071c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071cc:	68b8      	ldr	r0, [r7, #8]
 80071ce:	f7ff fdf3 	bl	8006db8 <rcvr_datablock>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <USER_SPI_read+0xa2>
				buff += 512;
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80071de:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	603b      	str	r3, [r7, #0]
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1ed      	bne.n	80071c8 <USER_SPI_read+0x7c>
 80071ec:	e000      	b.n	80071f0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80071ee:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80071f0:	2100      	movs	r1, #0
 80071f2:	200c      	movs	r0, #12
 80071f4:	f7ff fe3b 	bl	8006e6e <send_cmd>
		}
	}
	despiselect();
 80071f8:	f7ff fdb2 	bl	8006d60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	bf14      	ite	ne
 8007202:	2301      	movne	r3, #1
 8007204:	2300      	moveq	r3, #0
 8007206:	b2db      	uxtb	r3, r3
}
 8007208:	4618      	mov	r0, r3
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}
 8007210:	20040020 	.word	0x20040020
 8007214:	20040668 	.word	0x20040668

08007218 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	607a      	str	r2, [r7, #4]
 8007222:	603b      	str	r3, [r7, #0]
 8007224:	4603      	mov	r3, r0
 8007226:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007228:	7bfb      	ldrb	r3, [r7, #15]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d102      	bne.n	8007234 <USER_SPI_write+0x1c>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <USER_SPI_write+0x20>
 8007234:	2304      	movs	r3, #4
 8007236:	e063      	b.n	8007300 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007238:	4b33      	ldr	r3, [pc, #204]	@ (8007308 <USER_SPI_write+0xf0>)
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	b2db      	uxtb	r3, r3
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <USER_SPI_write+0x32>
 8007246:	2303      	movs	r3, #3
 8007248:	e05a      	b.n	8007300 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800724a:	4b2f      	ldr	r3, [pc, #188]	@ (8007308 <USER_SPI_write+0xf0>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	b2db      	uxtb	r3, r3
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <USER_SPI_write+0x44>
 8007258:	2302      	movs	r3, #2
 800725a:	e051      	b.n	8007300 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800725c:	4b2b      	ldr	r3, [pc, #172]	@ (800730c <USER_SPI_write+0xf4>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b00      	cmp	r3, #0
 8007266:	d102      	bne.n	800726e <USER_SPI_write+0x56>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	025b      	lsls	r3, r3, #9
 800726c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b01      	cmp	r3, #1
 8007272:	d110      	bne.n	8007296 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007274:	6879      	ldr	r1, [r7, #4]
 8007276:	2018      	movs	r0, #24
 8007278:	f7ff fdf9 	bl	8006e6e <send_cmd>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d136      	bne.n	80072f0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007282:	21fe      	movs	r1, #254	@ 0xfe
 8007284:	68b8      	ldr	r0, [r7, #8]
 8007286:	f7ff fdc0 	bl	8006e0a <xmit_datablock>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d02f      	beq.n	80072f0 <USER_SPI_write+0xd8>
			count = 0;
 8007290:	2300      	movs	r3, #0
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	e02c      	b.n	80072f0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007296:	4b1d      	ldr	r3, [pc, #116]	@ (800730c <USER_SPI_write+0xf4>)
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	f003 0306 	and.w	r3, r3, #6
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <USER_SPI_write+0x92>
 80072a2:	6839      	ldr	r1, [r7, #0]
 80072a4:	2097      	movs	r0, #151	@ 0x97
 80072a6:	f7ff fde2 	bl	8006e6e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80072aa:	6879      	ldr	r1, [r7, #4]
 80072ac:	2019      	movs	r0, #25
 80072ae:	f7ff fdde 	bl	8006e6e <send_cmd>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d11b      	bne.n	80072f0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80072b8:	21fc      	movs	r1, #252	@ 0xfc
 80072ba:	68b8      	ldr	r0, [r7, #8]
 80072bc:	f7ff fda5 	bl	8006e0a <xmit_datablock>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <USER_SPI_write+0xc4>
				buff += 512;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80072cc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	3b01      	subs	r3, #1
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1ee      	bne.n	80072b8 <USER_SPI_write+0xa0>
 80072da:	e000      	b.n	80072de <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80072dc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80072de:	21fd      	movs	r1, #253	@ 0xfd
 80072e0:	2000      	movs	r0, #0
 80072e2:	f7ff fd92 	bl	8006e0a <xmit_datablock>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <USER_SPI_write+0xd8>
 80072ec:	2301      	movs	r3, #1
 80072ee:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80072f0:	f7ff fd36 	bl	8006d60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	bf14      	ite	ne
 80072fa:	2301      	movne	r3, #1
 80072fc:	2300      	moveq	r3, #0
 80072fe:	b2db      	uxtb	r3, r3
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	20040020 	.word	0x20040020
 800730c:	20040668 	.word	0x20040668

08007310 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b08c      	sub	sp, #48	@ 0x30
 8007314:	af00      	add	r7, sp, #0
 8007316:	4603      	mov	r3, r0
 8007318:	603a      	str	r2, [r7, #0]
 800731a:	71fb      	strb	r3, [r7, #7]
 800731c:	460b      	mov	r3, r1
 800731e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007320:	79fb      	ldrb	r3, [r7, #7]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <USER_SPI_ioctl+0x1a>
 8007326:	2304      	movs	r3, #4
 8007328:	e15a      	b.n	80075e0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800732a:	4baf      	ldr	r3, [pc, #700]	@ (80075e8 <USER_SPI_ioctl+0x2d8>)
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	b2db      	uxtb	r3, r3
 8007330:	f003 0301 	and.w	r3, r3, #1
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <USER_SPI_ioctl+0x2c>
 8007338:	2303      	movs	r3, #3
 800733a:	e151      	b.n	80075e0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007342:	79bb      	ldrb	r3, [r7, #6]
 8007344:	2b04      	cmp	r3, #4
 8007346:	f200 8136 	bhi.w	80075b6 <USER_SPI_ioctl+0x2a6>
 800734a:	a201      	add	r2, pc, #4	@ (adr r2, 8007350 <USER_SPI_ioctl+0x40>)
 800734c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007350:	08007365 	.word	0x08007365
 8007354:	08007379 	.word	0x08007379
 8007358:	080075b7 	.word	0x080075b7
 800735c:	08007425 	.word	0x08007425
 8007360:	0800751b 	.word	0x0800751b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007364:	f7ff fd0c 	bl	8006d80 <spiselect>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	f000 8127 	beq.w	80075be <USER_SPI_ioctl+0x2ae>
 8007370:	2300      	movs	r3, #0
 8007372:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007376:	e122      	b.n	80075be <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007378:	2100      	movs	r1, #0
 800737a:	2009      	movs	r0, #9
 800737c:	f7ff fd77 	bl	8006e6e <send_cmd>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	f040 811d 	bne.w	80075c2 <USER_SPI_ioctl+0x2b2>
 8007388:	f107 030c 	add.w	r3, r7, #12
 800738c:	2110      	movs	r1, #16
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff fd12 	bl	8006db8 <rcvr_datablock>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	f000 8113 	beq.w	80075c2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800739c:	7b3b      	ldrb	r3, [r7, #12]
 800739e:	099b      	lsrs	r3, r3, #6
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d111      	bne.n	80073ca <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80073a6:	7d7b      	ldrb	r3, [r7, #21]
 80073a8:	461a      	mov	r2, r3
 80073aa:	7d3b      	ldrb	r3, [r7, #20]
 80073ac:	021b      	lsls	r3, r3, #8
 80073ae:	4413      	add	r3, r2
 80073b0:	461a      	mov	r2, r3
 80073b2:	7cfb      	ldrb	r3, [r7, #19]
 80073b4:	041b      	lsls	r3, r3, #16
 80073b6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80073ba:	4413      	add	r3, r2
 80073bc:	3301      	adds	r3, #1
 80073be:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	029a      	lsls	r2, r3, #10
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	601a      	str	r2, [r3, #0]
 80073c8:	e028      	b.n	800741c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80073ca:	7c7b      	ldrb	r3, [r7, #17]
 80073cc:	f003 030f 	and.w	r3, r3, #15
 80073d0:	b2da      	uxtb	r2, r3
 80073d2:	7dbb      	ldrb	r3, [r7, #22]
 80073d4:	09db      	lsrs	r3, r3, #7
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	4413      	add	r3, r2
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	7d7b      	ldrb	r3, [r7, #21]
 80073de:	005b      	lsls	r3, r3, #1
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 0306 	and.w	r3, r3, #6
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	4413      	add	r3, r2
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	3302      	adds	r3, #2
 80073ee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80073f2:	7d3b      	ldrb	r3, [r7, #20]
 80073f4:	099b      	lsrs	r3, r3, #6
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	461a      	mov	r2, r3
 80073fa:	7cfb      	ldrb	r3, [r7, #19]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	441a      	add	r2, r3
 8007400:	7cbb      	ldrb	r3, [r7, #18]
 8007402:	029b      	lsls	r3, r3, #10
 8007404:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007408:	4413      	add	r3, r2
 800740a:	3301      	adds	r3, #1
 800740c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800740e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007412:	3b09      	subs	r3, #9
 8007414:	69fa      	ldr	r2, [r7, #28]
 8007416:	409a      	lsls	r2, r3
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007422:	e0ce      	b.n	80075c2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007424:	4b71      	ldr	r3, [pc, #452]	@ (80075ec <USER_SPI_ioctl+0x2dc>)
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	f003 0304 	and.w	r3, r3, #4
 800742c:	2b00      	cmp	r3, #0
 800742e:	d031      	beq.n	8007494 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007430:	2100      	movs	r1, #0
 8007432:	208d      	movs	r0, #141	@ 0x8d
 8007434:	f7ff fd1b 	bl	8006e6e <send_cmd>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	f040 80c3 	bne.w	80075c6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007440:	20ff      	movs	r0, #255	@ 0xff
 8007442:	f7ff fc23 	bl	8006c8c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007446:	f107 030c 	add.w	r3, r7, #12
 800744a:	2110      	movs	r1, #16
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff fcb3 	bl	8006db8 <rcvr_datablock>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	f000 80b6 	beq.w	80075c6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800745a:	2330      	movs	r3, #48	@ 0x30
 800745c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007460:	e007      	b.n	8007472 <USER_SPI_ioctl+0x162>
 8007462:	20ff      	movs	r0, #255	@ 0xff
 8007464:	f7ff fc12 	bl	8006c8c <xchg_spi>
 8007468:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800746c:	3b01      	subs	r3, #1
 800746e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007472:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1f3      	bne.n	8007462 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800747a:	7dbb      	ldrb	r3, [r7, #22]
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	b2db      	uxtb	r3, r3
 8007480:	461a      	mov	r2, r3
 8007482:	2310      	movs	r3, #16
 8007484:	fa03 f202 	lsl.w	r2, r3, r2
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800748c:	2300      	movs	r3, #0
 800748e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007492:	e098      	b.n	80075c6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007494:	2100      	movs	r1, #0
 8007496:	2009      	movs	r0, #9
 8007498:	f7ff fce9 	bl	8006e6e <send_cmd>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f040 8091 	bne.w	80075c6 <USER_SPI_ioctl+0x2b6>
 80074a4:	f107 030c 	add.w	r3, r7, #12
 80074a8:	2110      	movs	r1, #16
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7ff fc84 	bl	8006db8 <rcvr_datablock>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 8087 	beq.w	80075c6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80074b8:	4b4c      	ldr	r3, [pc, #304]	@ (80075ec <USER_SPI_ioctl+0x2dc>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	f003 0302 	and.w	r3, r3, #2
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d012      	beq.n	80074ea <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80074c4:	7dbb      	ldrb	r3, [r7, #22]
 80074c6:	005b      	lsls	r3, r3, #1
 80074c8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80074cc:	7dfa      	ldrb	r2, [r7, #23]
 80074ce:	09d2      	lsrs	r2, r2, #7
 80074d0:	b2d2      	uxtb	r2, r2
 80074d2:	4413      	add	r3, r2
 80074d4:	1c5a      	adds	r2, r3, #1
 80074d6:	7e7b      	ldrb	r3, [r7, #25]
 80074d8:	099b      	lsrs	r3, r3, #6
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	3b01      	subs	r3, #1
 80074de:	fa02 f303 	lsl.w	r3, r2, r3
 80074e2:	461a      	mov	r2, r3
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	601a      	str	r2, [r3, #0]
 80074e8:	e013      	b.n	8007512 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80074ea:	7dbb      	ldrb	r3, [r7, #22]
 80074ec:	109b      	asrs	r3, r3, #2
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	f003 031f 	and.w	r3, r3, #31
 80074f4:	3301      	adds	r3, #1
 80074f6:	7dfa      	ldrb	r2, [r7, #23]
 80074f8:	00d2      	lsls	r2, r2, #3
 80074fa:	f002 0218 	and.w	r2, r2, #24
 80074fe:	7df9      	ldrb	r1, [r7, #23]
 8007500:	0949      	lsrs	r1, r1, #5
 8007502:	b2c9      	uxtb	r1, r1
 8007504:	440a      	add	r2, r1
 8007506:	3201      	adds	r2, #1
 8007508:	fb02 f303 	mul.w	r3, r2, r3
 800750c:	461a      	mov	r2, r3
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007518:	e055      	b.n	80075c6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800751a:	4b34      	ldr	r3, [pc, #208]	@ (80075ec <USER_SPI_ioctl+0x2dc>)
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	f003 0306 	and.w	r3, r3, #6
 8007522:	2b00      	cmp	r3, #0
 8007524:	d051      	beq.n	80075ca <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007526:	f107 020c 	add.w	r2, r7, #12
 800752a:	79fb      	ldrb	r3, [r7, #7]
 800752c:	210b      	movs	r1, #11
 800752e:	4618      	mov	r0, r3
 8007530:	f7ff feee 	bl	8007310 <USER_SPI_ioctl>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d149      	bne.n	80075ce <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800753a:	7b3b      	ldrb	r3, [r7, #12]
 800753c:	099b      	lsrs	r3, r3, #6
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d104      	bne.n	800754e <USER_SPI_ioctl+0x23e>
 8007544:	7dbb      	ldrb	r3, [r7, #22]
 8007546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754a:	2b00      	cmp	r3, #0
 800754c:	d041      	beq.n	80075d2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	623b      	str	r3, [r7, #32]
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800755e:	4b23      	ldr	r3, [pc, #140]	@ (80075ec <USER_SPI_ioctl+0x2dc>)
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	f003 0308 	and.w	r3, r3, #8
 8007566:	2b00      	cmp	r3, #0
 8007568:	d105      	bne.n	8007576 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800756a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800756c:	025b      	lsls	r3, r3, #9
 800756e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007572:	025b      	lsls	r3, r3, #9
 8007574:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007578:	2020      	movs	r0, #32
 800757a:	f7ff fc78 	bl	8006e6e <send_cmd>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d128      	bne.n	80075d6 <USER_SPI_ioctl+0x2c6>
 8007584:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007586:	2021      	movs	r0, #33	@ 0x21
 8007588:	f7ff fc71 	bl	8006e6e <send_cmd>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d121      	bne.n	80075d6 <USER_SPI_ioctl+0x2c6>
 8007592:	2100      	movs	r1, #0
 8007594:	2026      	movs	r0, #38	@ 0x26
 8007596:	f7ff fc6a 	bl	8006e6e <send_cmd>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d11a      	bne.n	80075d6 <USER_SPI_ioctl+0x2c6>
 80075a0:	f247 5030 	movw	r0, #30000	@ 0x7530
 80075a4:	f7ff fbb8 	bl	8006d18 <wait_ready>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d013      	beq.n	80075d6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80075ae:	2300      	movs	r3, #0
 80075b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80075b4:	e00f      	b.n	80075d6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80075b6:	2304      	movs	r3, #4
 80075b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80075bc:	e00c      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		break;
 80075be:	bf00      	nop
 80075c0:	e00a      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		break;
 80075c2:	bf00      	nop
 80075c4:	e008      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		break;
 80075c6:	bf00      	nop
 80075c8:	e006      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80075ca:	bf00      	nop
 80075cc:	e004      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80075ce:	bf00      	nop
 80075d0:	e002      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80075d2:	bf00      	nop
 80075d4:	e000      	b.n	80075d8 <USER_SPI_ioctl+0x2c8>
		break;
 80075d6:	bf00      	nop
	}

	despiselect();
 80075d8:	f7ff fbc2 	bl	8006d60 <despiselect>

	return res;
 80075dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3730      	adds	r7, #48	@ 0x30
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	20040020 	.word	0x20040020
 80075ec:	20040668 	.word	0x20040668

080075f0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	4603      	mov	r3, r0
 80075f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80075fa:	79fb      	ldrb	r3, [r7, #7]
 80075fc:	4a08      	ldr	r2, [pc, #32]	@ (8007620 <disk_status+0x30>)
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	79fa      	ldrb	r2, [r7, #7]
 8007608:	4905      	ldr	r1, [pc, #20]	@ (8007620 <disk_status+0x30>)
 800760a:	440a      	add	r2, r1
 800760c:	7a12      	ldrb	r2, [r2, #8]
 800760e:	4610      	mov	r0, r2
 8007610:	4798      	blx	r3
 8007612:	4603      	mov	r3, r0
 8007614:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007616:	7bfb      	ldrb	r3, [r7, #15]
}
 8007618:	4618      	mov	r0, r3
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}
 8007620:	2004069c 	.word	0x2004069c

08007624 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	4603      	mov	r3, r0
 800762c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007632:	79fb      	ldrb	r3, [r7, #7]
 8007634:	4a0d      	ldr	r2, [pc, #52]	@ (800766c <disk_initialize+0x48>)
 8007636:	5cd3      	ldrb	r3, [r2, r3]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d111      	bne.n	8007660 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800763c:	79fb      	ldrb	r3, [r7, #7]
 800763e:	4a0b      	ldr	r2, [pc, #44]	@ (800766c <disk_initialize+0x48>)
 8007640:	2101      	movs	r1, #1
 8007642:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007644:	79fb      	ldrb	r3, [r7, #7]
 8007646:	4a09      	ldr	r2, [pc, #36]	@ (800766c <disk_initialize+0x48>)
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4413      	add	r3, r2
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	79fa      	ldrb	r2, [r7, #7]
 8007652:	4906      	ldr	r1, [pc, #24]	@ (800766c <disk_initialize+0x48>)
 8007654:	440a      	add	r2, r1
 8007656:	7a12      	ldrb	r2, [r2, #8]
 8007658:	4610      	mov	r0, r2
 800765a:	4798      	blx	r3
 800765c:	4603      	mov	r3, r0
 800765e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007660:	7bfb      	ldrb	r3, [r7, #15]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	2004069c 	.word	0x2004069c

08007670 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007670:	b590      	push	{r4, r7, lr}
 8007672:	b087      	sub	sp, #28
 8007674:	af00      	add	r7, sp, #0
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
 800767a:	603b      	str	r3, [r7, #0]
 800767c:	4603      	mov	r3, r0
 800767e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007680:	7bfb      	ldrb	r3, [r7, #15]
 8007682:	4a0a      	ldr	r2, [pc, #40]	@ (80076ac <disk_read+0x3c>)
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	689c      	ldr	r4, [r3, #8]
 800768c:	7bfb      	ldrb	r3, [r7, #15]
 800768e:	4a07      	ldr	r2, [pc, #28]	@ (80076ac <disk_read+0x3c>)
 8007690:	4413      	add	r3, r2
 8007692:	7a18      	ldrb	r0, [r3, #8]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	68b9      	ldr	r1, [r7, #8]
 800769a:	47a0      	blx	r4
 800769c:	4603      	mov	r3, r0
 800769e:	75fb      	strb	r3, [r7, #23]
  return res;
 80076a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd90      	pop	{r4, r7, pc}
 80076aa:	bf00      	nop
 80076ac:	2004069c 	.word	0x2004069c

080076b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80076b0:	b590      	push	{r4, r7, lr}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60b9      	str	r1, [r7, #8]
 80076b8:	607a      	str	r2, [r7, #4]
 80076ba:	603b      	str	r3, [r7, #0]
 80076bc:	4603      	mov	r3, r0
 80076be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	4a0a      	ldr	r2, [pc, #40]	@ (80076ec <disk_write+0x3c>)
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	4413      	add	r3, r2
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	68dc      	ldr	r4, [r3, #12]
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	4a07      	ldr	r2, [pc, #28]	@ (80076ec <disk_write+0x3c>)
 80076d0:	4413      	add	r3, r2
 80076d2:	7a18      	ldrb	r0, [r3, #8]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	68b9      	ldr	r1, [r7, #8]
 80076da:	47a0      	blx	r4
 80076dc:	4603      	mov	r3, r0
 80076de:	75fb      	strb	r3, [r7, #23]
  return res;
 80076e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd90      	pop	{r4, r7, pc}
 80076ea:	bf00      	nop
 80076ec:	2004069c 	.word	0x2004069c

080076f0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	4603      	mov	r3, r0
 80076f8:	603a      	str	r2, [r7, #0]
 80076fa:	71fb      	strb	r3, [r7, #7]
 80076fc:	460b      	mov	r3, r1
 80076fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007700:	79fb      	ldrb	r3, [r7, #7]
 8007702:	4a09      	ldr	r2, [pc, #36]	@ (8007728 <disk_ioctl+0x38>)
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	691b      	ldr	r3, [r3, #16]
 800770c:	79fa      	ldrb	r2, [r7, #7]
 800770e:	4906      	ldr	r1, [pc, #24]	@ (8007728 <disk_ioctl+0x38>)
 8007710:	440a      	add	r2, r1
 8007712:	7a10      	ldrb	r0, [r2, #8]
 8007714:	79b9      	ldrb	r1, [r7, #6]
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	4798      	blx	r3
 800771a:	4603      	mov	r3, r0
 800771c:	73fb      	strb	r3, [r7, #15]
  return res;
 800771e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	2004069c 	.word	0x2004069c

0800772c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800772c:	b480      	push	{r7}
 800772e:	b085      	sub	sp, #20
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	3301      	adds	r3, #1
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800773c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007740:	021b      	lsls	r3, r3, #8
 8007742:	b21a      	sxth	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	b21b      	sxth	r3, r3
 800774a:	4313      	orrs	r3, r2
 800774c:	b21b      	sxth	r3, r3
 800774e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007750:	89fb      	ldrh	r3, [r7, #14]
}
 8007752:	4618      	mov	r0, r3
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800775e:	b480      	push	{r7}
 8007760:	b085      	sub	sp, #20
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	3303      	adds	r3, #3
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	021b      	lsls	r3, r3, #8
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	3202      	adds	r2, #2
 8007776:	7812      	ldrb	r2, [r2, #0]
 8007778:	4313      	orrs	r3, r2
 800777a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	021b      	lsls	r3, r3, #8
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	3201      	adds	r2, #1
 8007784:	7812      	ldrb	r2, [r2, #0]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	021b      	lsls	r3, r3, #8
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	7812      	ldrb	r2, [r2, #0]
 8007792:	4313      	orrs	r3, r2
 8007794:	60fb      	str	r3, [r7, #12]
	return rv;
 8007796:	68fb      	ldr	r3, [r7, #12]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3714      	adds	r7, #20
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	1c5a      	adds	r2, r3, #1
 80077b4:	607a      	str	r2, [r7, #4]
 80077b6:	887a      	ldrh	r2, [r7, #2]
 80077b8:	b2d2      	uxtb	r2, r2
 80077ba:	701a      	strb	r2, [r3, #0]
 80077bc:	887b      	ldrh	r3, [r7, #2]
 80077be:	0a1b      	lsrs	r3, r3, #8
 80077c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	607a      	str	r2, [r7, #4]
 80077c8:	887a      	ldrh	r2, [r7, #2]
 80077ca:	b2d2      	uxtb	r2, r2
 80077cc:	701a      	strb	r2, [r3, #0]
}
 80077ce:	bf00      	nop
 80077d0:	370c      	adds	r7, #12
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80077da:	b480      	push	{r7}
 80077dc:	b083      	sub	sp, #12
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	607a      	str	r2, [r7, #4]
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	b2d2      	uxtb	r2, r2
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	0a1b      	lsrs	r3, r3, #8
 80077f4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	607a      	str	r2, [r7, #4]
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	b2d2      	uxtb	r2, r2
 8007800:	701a      	strb	r2, [r3, #0]
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	0a1b      	lsrs	r3, r3, #8
 8007806:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	1c5a      	adds	r2, r3, #1
 800780c:	607a      	str	r2, [r7, #4]
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	b2d2      	uxtb	r2, r2
 8007812:	701a      	strb	r2, [r3, #0]
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	0a1b      	lsrs	r3, r3, #8
 8007818:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	607a      	str	r2, [r7, #4]
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	b2d2      	uxtb	r2, r2
 8007824:	701a      	strb	r2, [r3, #0]
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007832:	b480      	push	{r7}
 8007834:	b087      	sub	sp, #28
 8007836:	af00      	add	r7, sp, #0
 8007838:	60f8      	str	r0, [r7, #12]
 800783a:	60b9      	str	r1, [r7, #8]
 800783c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00d      	beq.n	8007868 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	1c53      	adds	r3, r2, #1
 8007850:	613b      	str	r3, [r7, #16]
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	1c59      	adds	r1, r3, #1
 8007856:	6179      	str	r1, [r7, #20]
 8007858:	7812      	ldrb	r2, [r2, #0]
 800785a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3b01      	subs	r3, #1
 8007860:	607b      	str	r3, [r7, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1f1      	bne.n	800784c <mem_cpy+0x1a>
	}
}
 8007868:	bf00      	nop
 800786a:	371c      	adds	r7, #28
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	1c5a      	adds	r2, r3, #1
 8007888:	617a      	str	r2, [r7, #20]
 800788a:	68ba      	ldr	r2, [r7, #8]
 800788c:	b2d2      	uxtb	r2, r2
 800788e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	3b01      	subs	r3, #1
 8007894:	607b      	str	r3, [r7, #4]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1f3      	bne.n	8007884 <mem_set+0x10>
}
 800789c:	bf00      	nop
 800789e:	bf00      	nop
 80078a0:	371c      	adds	r7, #28
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr

080078aa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80078aa:	b480      	push	{r7}
 80078ac:	b089      	sub	sp, #36	@ 0x24
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	60f8      	str	r0, [r7, #12]
 80078b2:	60b9      	str	r1, [r7, #8]
 80078b4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	61fb      	str	r3, [r7, #28]
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80078be:	2300      	movs	r3, #0
 80078c0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	61fa      	str	r2, [r7, #28]
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	4619      	mov	r1, r3
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	1c5a      	adds	r2, r3, #1
 80078d0:	61ba      	str	r2, [r7, #24]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	1acb      	subs	r3, r1, r3
 80078d6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	3b01      	subs	r3, #1
 80078dc:	607b      	str	r3, [r7, #4]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <mem_cmp+0x40>
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0eb      	beq.n	80078c2 <mem_cmp+0x18>

	return r;
 80078ea:	697b      	ldr	r3, [r7, #20]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3724      	adds	r7, #36	@ 0x24
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007902:	e002      	b.n	800790a <chk_chr+0x12>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	3301      	adds	r3, #1
 8007908:	607b      	str	r3, [r7, #4]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d005      	beq.n	800791e <chk_chr+0x26>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	4293      	cmp	r3, r2
 800791c:	d1f2      	bne.n	8007904 <chk_chr+0xc>
	return *str;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	781b      	ldrb	r3, [r3, #0]
}
 8007922:	4618      	mov	r0, r3
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
	...

08007930 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800793a:	2300      	movs	r3, #0
 800793c:	60bb      	str	r3, [r7, #8]
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	60fb      	str	r3, [r7, #12]
 8007942:	e029      	b.n	8007998 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007944:	4a27      	ldr	r2, [pc, #156]	@ (80079e4 <chk_lock+0xb4>)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	011b      	lsls	r3, r3, #4
 800794a:	4413      	add	r3, r2
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d01d      	beq.n	800798e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007952:	4a24      	ldr	r2, [pc, #144]	@ (80079e4 <chk_lock+0xb4>)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	011b      	lsls	r3, r3, #4
 8007958:	4413      	add	r3, r2
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	429a      	cmp	r2, r3
 8007962:	d116      	bne.n	8007992 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007964:	4a1f      	ldr	r2, [pc, #124]	@ (80079e4 <chk_lock+0xb4>)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	011b      	lsls	r3, r3, #4
 800796a:	4413      	add	r3, r2
 800796c:	3304      	adds	r3, #4
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007974:	429a      	cmp	r2, r3
 8007976:	d10c      	bne.n	8007992 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007978:	4a1a      	ldr	r2, [pc, #104]	@ (80079e4 <chk_lock+0xb4>)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	4413      	add	r3, r2
 8007980:	3308      	adds	r3, #8
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007988:	429a      	cmp	r2, r3
 800798a:	d102      	bne.n	8007992 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800798c:	e007      	b.n	800799e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800798e:	2301      	movs	r3, #1
 8007990:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	3301      	adds	r3, #1
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d9d2      	bls.n	8007944 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d109      	bne.n	80079b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d102      	bne.n	80079b0 <chk_lock+0x80>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d101      	bne.n	80079b4 <chk_lock+0x84>
 80079b0:	2300      	movs	r3, #0
 80079b2:	e010      	b.n	80079d6 <chk_lock+0xa6>
 80079b4:	2312      	movs	r3, #18
 80079b6:	e00e      	b.n	80079d6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d108      	bne.n	80079d0 <chk_lock+0xa0>
 80079be:	4a09      	ldr	r2, [pc, #36]	@ (80079e4 <chk_lock+0xb4>)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	011b      	lsls	r3, r3, #4
 80079c4:	4413      	add	r3, r2
 80079c6:	330c      	adds	r3, #12
 80079c8:	881b      	ldrh	r3, [r3, #0]
 80079ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ce:	d101      	bne.n	80079d4 <chk_lock+0xa4>
 80079d0:	2310      	movs	r3, #16
 80079d2:	e000      	b.n	80079d6 <chk_lock+0xa6>
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3714      	adds	r7, #20
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	2004067c 	.word	0x2004067c

080079e8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80079ee:	2300      	movs	r3, #0
 80079f0:	607b      	str	r3, [r7, #4]
 80079f2:	e002      	b.n	80079fa <enq_lock+0x12>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	3301      	adds	r3, #1
 80079f8:	607b      	str	r3, [r7, #4]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d806      	bhi.n	8007a0e <enq_lock+0x26>
 8007a00:	4a09      	ldr	r2, [pc, #36]	@ (8007a28 <enq_lock+0x40>)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	4413      	add	r3, r2
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1f2      	bne.n	80079f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	bf14      	ite	ne
 8007a14:	2301      	movne	r3, #1
 8007a16:	2300      	moveq	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr
 8007a26:	bf00      	nop
 8007a28:	2004067c 	.word	0x2004067c

08007a2c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b085      	sub	sp, #20
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a36:	2300      	movs	r3, #0
 8007a38:	60fb      	str	r3, [r7, #12]
 8007a3a:	e01f      	b.n	8007a7c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a3c:	4a41      	ldr	r2, [pc, #260]	@ (8007b44 <inc_lock+0x118>)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	011b      	lsls	r3, r3, #4
 8007a42:	4413      	add	r3, r2
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d113      	bne.n	8007a76 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a4e:	4a3d      	ldr	r2, [pc, #244]	@ (8007b44 <inc_lock+0x118>)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	011b      	lsls	r3, r3, #4
 8007a54:	4413      	add	r3, r2
 8007a56:	3304      	adds	r3, #4
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d109      	bne.n	8007a76 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007a62:	4a38      	ldr	r2, [pc, #224]	@ (8007b44 <inc_lock+0x118>)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	4413      	add	r3, r2
 8007a6a:	3308      	adds	r3, #8
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d006      	beq.n	8007a84 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d9dc      	bls.n	8007a3c <inc_lock+0x10>
 8007a82:	e000      	b.n	8007a86 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007a84:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d132      	bne.n	8007af2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	60fb      	str	r3, [r7, #12]
 8007a90:	e002      	b.n	8007a98 <inc_lock+0x6c>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3301      	adds	r3, #1
 8007a96:	60fb      	str	r3, [r7, #12]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d806      	bhi.n	8007aac <inc_lock+0x80>
 8007a9e:	4a29      	ldr	r2, [pc, #164]	@ (8007b44 <inc_lock+0x118>)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	011b      	lsls	r3, r3, #4
 8007aa4:	4413      	add	r3, r2
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1f2      	bne.n	8007a92 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d101      	bne.n	8007ab6 <inc_lock+0x8a>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	e040      	b.n	8007b38 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	4922      	ldr	r1, [pc, #136]	@ (8007b44 <inc_lock+0x118>)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	011b      	lsls	r3, r3, #4
 8007ac0:	440b      	add	r3, r1
 8007ac2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	491e      	ldr	r1, [pc, #120]	@ (8007b44 <inc_lock+0x118>)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	440b      	add	r3, r1
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	695a      	ldr	r2, [r3, #20]
 8007ad8:	491a      	ldr	r1, [pc, #104]	@ (8007b44 <inc_lock+0x118>)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	440b      	add	r3, r1
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ae4:	4a17      	ldr	r2, [pc, #92]	@ (8007b44 <inc_lock+0x118>)
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	4413      	add	r3, r2
 8007aec:	330c      	adds	r3, #12
 8007aee:	2200      	movs	r2, #0
 8007af0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d009      	beq.n	8007b0c <inc_lock+0xe0>
 8007af8:	4a12      	ldr	r2, [pc, #72]	@ (8007b44 <inc_lock+0x118>)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	011b      	lsls	r3, r3, #4
 8007afe:	4413      	add	r3, r2
 8007b00:	330c      	adds	r3, #12
 8007b02:	881b      	ldrh	r3, [r3, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <inc_lock+0xe0>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	e015      	b.n	8007b38 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d108      	bne.n	8007b24 <inc_lock+0xf8>
 8007b12:	4a0c      	ldr	r2, [pc, #48]	@ (8007b44 <inc_lock+0x118>)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	011b      	lsls	r3, r3, #4
 8007b18:	4413      	add	r3, r2
 8007b1a:	330c      	adds	r3, #12
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	e001      	b.n	8007b28 <inc_lock+0xfc>
 8007b24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b28:	4906      	ldr	r1, [pc, #24]	@ (8007b44 <inc_lock+0x118>)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	011b      	lsls	r3, r3, #4
 8007b2e:	440b      	add	r3, r1
 8007b30:	330c      	adds	r3, #12
 8007b32:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	3301      	adds	r3, #1
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	2004067c 	.word	0x2004067c

08007b48 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	607b      	str	r3, [r7, #4]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d825      	bhi.n	8007ba8 <dec_lock+0x60>
		n = Files[i].ctr;
 8007b5c:	4a17      	ldr	r2, [pc, #92]	@ (8007bbc <dec_lock+0x74>)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	4413      	add	r3, r2
 8007b64:	330c      	adds	r3, #12
 8007b66:	881b      	ldrh	r3, [r3, #0]
 8007b68:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007b6a:	89fb      	ldrh	r3, [r7, #14]
 8007b6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b70:	d101      	bne.n	8007b76 <dec_lock+0x2e>
 8007b72:	2300      	movs	r3, #0
 8007b74:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007b76:	89fb      	ldrh	r3, [r7, #14]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d002      	beq.n	8007b82 <dec_lock+0x3a>
 8007b7c:	89fb      	ldrh	r3, [r7, #14]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007b82:	4a0e      	ldr	r2, [pc, #56]	@ (8007bbc <dec_lock+0x74>)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	011b      	lsls	r3, r3, #4
 8007b88:	4413      	add	r3, r2
 8007b8a:	330c      	adds	r3, #12
 8007b8c:	89fa      	ldrh	r2, [r7, #14]
 8007b8e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007b90:	89fb      	ldrh	r3, [r7, #14]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d105      	bne.n	8007ba2 <dec_lock+0x5a>
 8007b96:	4a09      	ldr	r2, [pc, #36]	@ (8007bbc <dec_lock+0x74>)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	011b      	lsls	r3, r3, #4
 8007b9c:	4413      	add	r3, r2
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	737b      	strb	r3, [r7, #13]
 8007ba6:	e001      	b.n	8007bac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007ba8:	2302      	movs	r3, #2
 8007baa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007bac:	7b7b      	ldrb	r3, [r7, #13]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3714      	adds	r7, #20
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	2004067c 	.word	0x2004067c

08007bc0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]
 8007bcc:	e010      	b.n	8007bf0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007bce:	4a0d      	ldr	r2, [pc, #52]	@ (8007c04 <clear_lock+0x44>)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	4413      	add	r3, r2
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d105      	bne.n	8007bea <clear_lock+0x2a>
 8007bde:	4a09      	ldr	r2, [pc, #36]	@ (8007c04 <clear_lock+0x44>)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	011b      	lsls	r3, r3, #4
 8007be4:	4413      	add	r3, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3301      	adds	r3, #1
 8007bee:	60fb      	str	r3, [r7, #12]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d9eb      	bls.n	8007bce <clear_lock+0xe>
	}
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	3714      	adds	r7, #20
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr
 8007c04:	2004067c 	.word	0x2004067c

08007c08 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	78db      	ldrb	r3, [r3, #3]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d034      	beq.n	8007c86 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c20:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	7858      	ldrb	r0, [r3, #1]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	f7ff fd3e 	bl	80076b0 <disk_write>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	73fb      	strb	r3, [r7, #15]
 8007c3e:	e022      	b.n	8007c86 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	1ad2      	subs	r2, r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d217      	bcs.n	8007c86 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	789b      	ldrb	r3, [r3, #2]
 8007c5a:	613b      	str	r3, [r7, #16]
 8007c5c:	e010      	b.n	8007c80 <sync_window+0x78>
					wsect += fs->fsize;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	697a      	ldr	r2, [r7, #20]
 8007c64:	4413      	add	r3, r2
 8007c66:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	7858      	ldrb	r0, [r3, #1]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c72:	2301      	movs	r3, #1
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	f7ff fd1b 	bl	80076b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	613b      	str	r3, [r7, #16]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d8eb      	bhi.n	8007c5e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3718      	adds	r7, #24
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca2:	683a      	ldr	r2, [r7, #0]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d01b      	beq.n	8007ce0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7ff ffad 	bl	8007c08 <sync_window>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d113      	bne.n	8007ce0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	7858      	ldrb	r0, [r3, #1]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	f7ff fcd3 	bl	8007670 <disk_read>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d004      	beq.n	8007cda <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007cd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007cd4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff ff87 	bl	8007c08 <sync_window>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d158      	bne.n	8007db6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2b03      	cmp	r3, #3
 8007d0a:	d148      	bne.n	8007d9e <sync_fs+0xb2>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	791b      	ldrb	r3, [r3, #4]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d144      	bne.n	8007d9e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	3330      	adds	r3, #48	@ 0x30
 8007d18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7ff fda8 	bl	8007874 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3330      	adds	r3, #48	@ 0x30
 8007d28:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007d2c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff fd37 	bl	80077a4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	3330      	adds	r3, #48	@ 0x30
 8007d3a:	4921      	ldr	r1, [pc, #132]	@ (8007dc0 <sync_fs+0xd4>)
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7ff fd4c 	bl	80077da <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	3330      	adds	r3, #48	@ 0x30
 8007d46:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007d4a:	491e      	ldr	r1, [pc, #120]	@ (8007dc4 <sync_fs+0xd8>)
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7ff fd44 	bl	80077da <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	3330      	adds	r3, #48	@ 0x30
 8007d56:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	4610      	mov	r0, r2
 8007d62:	f7ff fd3a 	bl	80077da <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	3330      	adds	r3, #48	@ 0x30
 8007d6a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f7ff fd30 	bl	80077da <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	69db      	ldr	r3, [r3, #28]
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	7858      	ldrb	r0, [r3, #1]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d92:	2301      	movs	r3, #1
 8007d94:	f7ff fc8c 	bl	80076b0 <disk_write>
			fs->fsi_flag = 0;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	785b      	ldrb	r3, [r3, #1]
 8007da2:	2200      	movs	r2, #0
 8007da4:	2100      	movs	r1, #0
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff fca2 	bl	80076f0 <disk_ioctl>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <sync_fs+0xca>
 8007db2:	2301      	movs	r3, #1
 8007db4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3710      	adds	r7, #16
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	41615252 	.word	0x41615252
 8007dc4:	61417272 	.word	0x61417272

08007dc8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	3b02      	subs	r3, #2
 8007dd6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	3b02      	subs	r3, #2
 8007dde:	683a      	ldr	r2, [r7, #0]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d301      	bcc.n	8007de8 <clust2sect+0x20>
 8007de4:	2300      	movs	r3, #0
 8007de6:	e008      	b.n	8007dfa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	895b      	ldrh	r3, [r3, #10]
 8007dec:	461a      	mov	r2, r3
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	fb03 f202 	mul.w	r2, r3, r2
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df8:	4413      	add	r3, r2
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	370c      	adds	r7, #12
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr

08007e06 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b086      	sub	sp, #24
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
 8007e0e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d904      	bls.n	8007e26 <get_fat+0x20>
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	683a      	ldr	r2, [r7, #0]
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d302      	bcc.n	8007e2c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e26:	2301      	movs	r3, #1
 8007e28:	617b      	str	r3, [r7, #20]
 8007e2a:	e08e      	b.n	8007f4a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007e2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e30:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	2b03      	cmp	r3, #3
 8007e38:	d061      	beq.n	8007efe <get_fat+0xf8>
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	dc7b      	bgt.n	8007f36 <get_fat+0x130>
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d002      	beq.n	8007e48 <get_fat+0x42>
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d041      	beq.n	8007eca <get_fat+0xc4>
 8007e46:	e076      	b.n	8007f36 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	60fb      	str	r3, [r7, #12]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	085b      	lsrs	r3, r3, #1
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	4413      	add	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	6a1a      	ldr	r2, [r3, #32]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	0a5b      	lsrs	r3, r3, #9
 8007e5e:	4413      	add	r3, r2
 8007e60:	4619      	mov	r1, r3
 8007e62:	6938      	ldr	r0, [r7, #16]
 8007e64:	f7ff ff14 	bl	8007c90 <move_window>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d166      	bne.n	8007f3c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	1c5a      	adds	r2, r3, #1
 8007e72:	60fa      	str	r2, [r7, #12]
 8007e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e80:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	6a1a      	ldr	r2, [r3, #32]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	0a5b      	lsrs	r3, r3, #9
 8007e8a:	4413      	add	r3, r2
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	6938      	ldr	r0, [r7, #16]
 8007e90:	f7ff fefe 	bl	8007c90 <move_window>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d152      	bne.n	8007f40 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007ea8:	021b      	lsls	r3, r3, #8
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d002      	beq.n	8007ec0 <get_fat+0xba>
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	091b      	lsrs	r3, r3, #4
 8007ebe:	e002      	b.n	8007ec6 <get_fat+0xc0>
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ec6:	617b      	str	r3, [r7, #20]
			break;
 8007ec8:	e03f      	b.n	8007f4a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	6a1a      	ldr	r2, [r3, #32]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	0a1b      	lsrs	r3, r3, #8
 8007ed2:	4413      	add	r3, r2
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	6938      	ldr	r0, [r7, #16]
 8007ed8:	f7ff feda 	bl	8007c90 <move_window>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d130      	bne.n	8007f44 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	005b      	lsls	r3, r3, #1
 8007eec:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007ef0:	4413      	add	r3, r2
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7ff fc1a 	bl	800772c <ld_word>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	617b      	str	r3, [r7, #20]
			break;
 8007efc:	e025      	b.n	8007f4a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	6a1a      	ldr	r2, [r3, #32]
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	09db      	lsrs	r3, r3, #7
 8007f06:	4413      	add	r3, r2
 8007f08:	4619      	mov	r1, r3
 8007f0a:	6938      	ldr	r0, [r7, #16]
 8007f0c:	f7ff fec0 	bl	8007c90 <move_window>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d118      	bne.n	8007f48 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007f24:	4413      	add	r3, r2
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7ff fc19 	bl	800775e <ld_dword>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007f32:	617b      	str	r3, [r7, #20]
			break;
 8007f34:	e009      	b.n	8007f4a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007f36:	2301      	movs	r3, #1
 8007f38:	617b      	str	r3, [r7, #20]
 8007f3a:	e006      	b.n	8007f4a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f3c:	bf00      	nop
 8007f3e:	e004      	b.n	8007f4a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f40:	bf00      	nop
 8007f42:	e002      	b.n	8007f4a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f44:	bf00      	nop
 8007f46:	e000      	b.n	8007f4a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f48:	bf00      	nop
		}
	}

	return val;
 8007f4a:	697b      	ldr	r3, [r7, #20]
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3718      	adds	r7, #24
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007f54:	b590      	push	{r4, r7, lr}
 8007f56:	b089      	sub	sp, #36	@ 0x24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007f60:	2302      	movs	r3, #2
 8007f62:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	f240 80d9 	bls.w	800811e <put_fat+0x1ca>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	695b      	ldr	r3, [r3, #20]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	f080 80d3 	bcs.w	800811e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	2b03      	cmp	r3, #3
 8007f7e:	f000 8096 	beq.w	80080ae <put_fat+0x15a>
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	f300 80cb 	bgt.w	800811e <put_fat+0x1ca>
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d002      	beq.n	8007f92 <put_fat+0x3e>
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d06e      	beq.n	800806e <put_fat+0x11a>
 8007f90:	e0c5      	b.n	800811e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	61bb      	str	r3, [r7, #24]
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	085b      	lsrs	r3, r3, #1
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	4413      	add	r3, r2
 8007f9e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6a1a      	ldr	r2, [r3, #32]
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	0a5b      	lsrs	r3, r3, #9
 8007fa8:	4413      	add	r3, r2
 8007faa:	4619      	mov	r1, r3
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f7ff fe6f 	bl	8007c90 <move_window>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007fb6:	7ffb      	ldrb	r3, [r7, #31]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f040 80a9 	bne.w	8008110 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	1c59      	adds	r1, r3, #1
 8007fc8:	61b9      	str	r1, [r7, #24]
 8007fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fce:	4413      	add	r3, r2
 8007fd0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00d      	beq.n	8007ff8 <put_fat+0xa4>
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	b25b      	sxtb	r3, r3
 8007fe2:	f003 030f 	and.w	r3, r3, #15
 8007fe6:	b25a      	sxtb	r2, r3
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	b25b      	sxtb	r3, r3
 8007fec:	011b      	lsls	r3, r3, #4
 8007fee:	b25b      	sxtb	r3, r3
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	b25b      	sxtb	r3, r3
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	e001      	b.n	8007ffc <put_fat+0xa8>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2201      	movs	r2, #1
 8008004:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	0a5b      	lsrs	r3, r3, #9
 800800e:	4413      	add	r3, r2
 8008010:	4619      	mov	r1, r3
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	f7ff fe3c 	bl	8007c90 <move_window>
 8008018:	4603      	mov	r3, r0
 800801a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800801c:	7ffb      	ldrb	r3, [r7, #31]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d178      	bne.n	8008114 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800802e:	4413      	add	r3, r2
 8008030:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	f003 0301 	and.w	r3, r3, #1
 8008038:	2b00      	cmp	r3, #0
 800803a:	d003      	beq.n	8008044 <put_fat+0xf0>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	091b      	lsrs	r3, r3, #4
 8008040:	b2db      	uxtb	r3, r3
 8008042:	e00e      	b.n	8008062 <put_fat+0x10e>
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	b25b      	sxtb	r3, r3
 800804a:	f023 030f 	bic.w	r3, r3, #15
 800804e:	b25a      	sxtb	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	0a1b      	lsrs	r3, r3, #8
 8008054:	b25b      	sxtb	r3, r3
 8008056:	f003 030f 	and.w	r3, r3, #15
 800805a:	b25b      	sxtb	r3, r3
 800805c:	4313      	orrs	r3, r2
 800805e:	b25b      	sxtb	r3, r3
 8008060:	b2db      	uxtb	r3, r3
 8008062:	697a      	ldr	r2, [r7, #20]
 8008064:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2201      	movs	r2, #1
 800806a:	70da      	strb	r2, [r3, #3]
			break;
 800806c:	e057      	b.n	800811e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6a1a      	ldr	r2, [r3, #32]
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	0a1b      	lsrs	r3, r3, #8
 8008076:	4413      	add	r3, r2
 8008078:	4619      	mov	r1, r3
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	f7ff fe08 	bl	8007c90 <move_window>
 8008080:	4603      	mov	r3, r0
 8008082:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008084:	7ffb      	ldrb	r3, [r7, #31]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d146      	bne.n	8008118 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	005b      	lsls	r3, r3, #1
 8008094:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008098:	4413      	add	r3, r2
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	b292      	uxth	r2, r2
 800809e:	4611      	mov	r1, r2
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7ff fb7f 	bl	80077a4 <st_word>
			fs->wflag = 1;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2201      	movs	r2, #1
 80080aa:	70da      	strb	r2, [r3, #3]
			break;
 80080ac:	e037      	b.n	800811e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6a1a      	ldr	r2, [r3, #32]
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	09db      	lsrs	r3, r3, #7
 80080b6:	4413      	add	r3, r2
 80080b8:	4619      	mov	r1, r3
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f7ff fde8 	bl	8007c90 <move_window>
 80080c0:	4603      	mov	r3, r0
 80080c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80080c4:	7ffb      	ldrb	r3, [r7, #31]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d128      	bne.n	800811c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080de:	4413      	add	r3, r2
 80080e0:	4618      	mov	r0, r3
 80080e2:	f7ff fb3c 	bl	800775e <ld_dword>
 80080e6:	4603      	mov	r3, r0
 80080e8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80080ec:	4323      	orrs	r3, r4
 80080ee:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080fe:	4413      	add	r3, r2
 8008100:	6879      	ldr	r1, [r7, #4]
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff fb69 	bl	80077da <st_dword>
			fs->wflag = 1;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	70da      	strb	r2, [r3, #3]
			break;
 800810e:	e006      	b.n	800811e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008110:	bf00      	nop
 8008112:	e004      	b.n	800811e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008114:	bf00      	nop
 8008116:	e002      	b.n	800811e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008118:	bf00      	nop
 800811a:	e000      	b.n	800811e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800811c:	bf00      	nop
		}
	}
	return res;
 800811e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008120:	4618      	mov	r0, r3
 8008122:	3724      	adds	r7, #36	@ 0x24
 8008124:	46bd      	mov	sp, r7
 8008126:	bd90      	pop	{r4, r7, pc}

08008128 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b088      	sub	sp, #32
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008134:	2300      	movs	r3, #0
 8008136:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b01      	cmp	r3, #1
 8008142:	d904      	bls.n	800814e <remove_chain+0x26>
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	695b      	ldr	r3, [r3, #20]
 8008148:	68ba      	ldr	r2, [r7, #8]
 800814a:	429a      	cmp	r2, r3
 800814c:	d301      	bcc.n	8008152 <remove_chain+0x2a>
 800814e:	2302      	movs	r3, #2
 8008150:	e04b      	b.n	80081ea <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00c      	beq.n	8008172 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008158:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800815c:	6879      	ldr	r1, [r7, #4]
 800815e:	69b8      	ldr	r0, [r7, #24]
 8008160:	f7ff fef8 	bl	8007f54 <put_fat>
 8008164:	4603      	mov	r3, r0
 8008166:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008168:	7ffb      	ldrb	r3, [r7, #31]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d001      	beq.n	8008172 <remove_chain+0x4a>
 800816e:	7ffb      	ldrb	r3, [r7, #31]
 8008170:	e03b      	b.n	80081ea <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008172:	68b9      	ldr	r1, [r7, #8]
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f7ff fe46 	bl	8007e06 <get_fat>
 800817a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d031      	beq.n	80081e6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	2b01      	cmp	r3, #1
 8008186:	d101      	bne.n	800818c <remove_chain+0x64>
 8008188:	2302      	movs	r3, #2
 800818a:	e02e      	b.n	80081ea <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008192:	d101      	bne.n	8008198 <remove_chain+0x70>
 8008194:	2301      	movs	r3, #1
 8008196:	e028      	b.n	80081ea <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008198:	2200      	movs	r2, #0
 800819a:	68b9      	ldr	r1, [r7, #8]
 800819c:	69b8      	ldr	r0, [r7, #24]
 800819e:	f7ff fed9 	bl	8007f54 <put_fat>
 80081a2:	4603      	mov	r3, r0
 80081a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80081a6:	7ffb      	ldrb	r3, [r7, #31]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d001      	beq.n	80081b0 <remove_chain+0x88>
 80081ac:	7ffb      	ldrb	r3, [r7, #31]
 80081ae:	e01c      	b.n	80081ea <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	691a      	ldr	r2, [r3, #16]
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	695b      	ldr	r3, [r3, #20]
 80081b8:	3b02      	subs	r3, #2
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d20b      	bcs.n	80081d6 <remove_chain+0xae>
			fs->free_clst++;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	1c5a      	adds	r2, r3, #1
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	791b      	ldrb	r3, [r3, #4]
 80081cc:	f043 0301 	orr.w	r3, r3, #1
 80081d0:	b2da      	uxtb	r2, r3
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d3c6      	bcc.n	8008172 <remove_chain+0x4a>
 80081e4:	e000      	b.n	80081e8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80081e6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3720      	adds	r7, #32
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b088      	sub	sp, #32
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10d      	bne.n	8008224 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d004      	beq.n	800821e <create_chain+0x2c>
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	69ba      	ldr	r2, [r7, #24]
 800821a:	429a      	cmp	r2, r3
 800821c:	d31b      	bcc.n	8008256 <create_chain+0x64>
 800821e:	2301      	movs	r3, #1
 8008220:	61bb      	str	r3, [r7, #24]
 8008222:	e018      	b.n	8008256 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008224:	6839      	ldr	r1, [r7, #0]
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7ff fded 	bl	8007e06 <get_fat>
 800822c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d801      	bhi.n	8008238 <create_chain+0x46>
 8008234:	2301      	movs	r3, #1
 8008236:	e070      	b.n	800831a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800823e:	d101      	bne.n	8008244 <create_chain+0x52>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	e06a      	b.n	800831a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	429a      	cmp	r2, r3
 800824c:	d201      	bcs.n	8008252 <create_chain+0x60>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	e063      	b.n	800831a <create_chain+0x128>
		scl = clst;
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	3301      	adds	r3, #1
 800825e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	695b      	ldr	r3, [r3, #20]
 8008264:	69fa      	ldr	r2, [r7, #28]
 8008266:	429a      	cmp	r2, r3
 8008268:	d307      	bcc.n	800827a <create_chain+0x88>
				ncl = 2;
 800826a:	2302      	movs	r3, #2
 800826c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	429a      	cmp	r2, r3
 8008274:	d901      	bls.n	800827a <create_chain+0x88>
 8008276:	2300      	movs	r3, #0
 8008278:	e04f      	b.n	800831a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800827a:	69f9      	ldr	r1, [r7, #28]
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f7ff fdc2 	bl	8007e06 <get_fat>
 8008282:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00e      	beq.n	80082a8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d003      	beq.n	8008298 <create_chain+0xa6>
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008296:	d101      	bne.n	800829c <create_chain+0xaa>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	e03e      	b.n	800831a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800829c:	69fa      	ldr	r2, [r7, #28]
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d1da      	bne.n	800825a <create_chain+0x68>
 80082a4:	2300      	movs	r3, #0
 80082a6:	e038      	b.n	800831a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80082a8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80082aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082ae:	69f9      	ldr	r1, [r7, #28]
 80082b0:	6938      	ldr	r0, [r7, #16]
 80082b2:	f7ff fe4f 	bl	8007f54 <put_fat>
 80082b6:	4603      	mov	r3, r0
 80082b8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80082ba:	7dfb      	ldrb	r3, [r7, #23]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d109      	bne.n	80082d4 <create_chain+0xe2>
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d006      	beq.n	80082d4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	6839      	ldr	r1, [r7, #0]
 80082ca:	6938      	ldr	r0, [r7, #16]
 80082cc:	f7ff fe42 	bl	8007f54 <put_fat>
 80082d0:	4603      	mov	r3, r0
 80082d2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80082d4:	7dfb      	ldrb	r3, [r7, #23]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d116      	bne.n	8008308 <create_chain+0x116>
		fs->last_clst = ncl;
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	69fa      	ldr	r2, [r7, #28]
 80082de:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	691a      	ldr	r2, [r3, #16]
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	3b02      	subs	r3, #2
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d804      	bhi.n	80082f8 <create_chain+0x106>
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	1e5a      	subs	r2, r3, #1
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	791b      	ldrb	r3, [r3, #4]
 80082fc:	f043 0301 	orr.w	r3, r3, #1
 8008300:	b2da      	uxtb	r2, r3
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	711a      	strb	r2, [r3, #4]
 8008306:	e007      	b.n	8008318 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008308:	7dfb      	ldrb	r3, [r7, #23]
 800830a:	2b01      	cmp	r3, #1
 800830c:	d102      	bne.n	8008314 <create_chain+0x122>
 800830e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008312:	e000      	b.n	8008316 <create_chain+0x124>
 8008314:	2301      	movs	r3, #1
 8008316:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008318:	69fb      	ldr	r3, [r7, #28]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3720      	adds	r7, #32
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008322:	b480      	push	{r7}
 8008324:	b087      	sub	sp, #28
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008336:	3304      	adds	r3, #4
 8008338:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	0a5b      	lsrs	r3, r3, #9
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	8952      	ldrh	r2, [r2, #10]
 8008342:	fbb3 f3f2 	udiv	r3, r3, r2
 8008346:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	1d1a      	adds	r2, r3, #4
 800834c:	613a      	str	r2, [r7, #16]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d101      	bne.n	800835c <clmt_clust+0x3a>
 8008358:	2300      	movs	r3, #0
 800835a:	e010      	b.n	800837e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	429a      	cmp	r2, r3
 8008362:	d307      	bcc.n	8008374 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	617b      	str	r3, [r7, #20]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	3304      	adds	r3, #4
 8008370:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008372:	e7e9      	b.n	8008348 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008374:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	4413      	add	r3, r2
}
 800837e:	4618      	mov	r0, r3
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b086      	sub	sp, #24
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083a0:	d204      	bcs.n	80083ac <dir_sdi+0x22>
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	f003 031f 	and.w	r3, r3, #31
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d001      	beq.n	80083b0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80083ac:	2302      	movs	r3, #2
 80083ae:	e063      	b.n	8008478 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	683a      	ldr	r2, [r7, #0]
 80083b4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d106      	bne.n	80083d0 <dir_sdi+0x46>
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d902      	bls.n	80083d0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ce:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10c      	bne.n	80083f0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	095b      	lsrs	r3, r3, #5
 80083da:	693a      	ldr	r2, [r7, #16]
 80083dc:	8912      	ldrh	r2, [r2, #8]
 80083de:	4293      	cmp	r3, r2
 80083e0:	d301      	bcc.n	80083e6 <dir_sdi+0x5c>
 80083e2:	2302      	movs	r3, #2
 80083e4:	e048      	b.n	8008478 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	61da      	str	r2, [r3, #28]
 80083ee:	e029      	b.n	8008444 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	895b      	ldrh	r3, [r3, #10]
 80083f4:	025b      	lsls	r3, r3, #9
 80083f6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083f8:	e019      	b.n	800842e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6979      	ldr	r1, [r7, #20]
 80083fe:	4618      	mov	r0, r3
 8008400:	f7ff fd01 	bl	8007e06 <get_fat>
 8008404:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800840c:	d101      	bne.n	8008412 <dir_sdi+0x88>
 800840e:	2301      	movs	r3, #1
 8008410:	e032      	b.n	8008478 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	2b01      	cmp	r3, #1
 8008416:	d904      	bls.n	8008422 <dir_sdi+0x98>
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	429a      	cmp	r2, r3
 8008420:	d301      	bcc.n	8008426 <dir_sdi+0x9c>
 8008422:	2302      	movs	r3, #2
 8008424:	e028      	b.n	8008478 <dir_sdi+0xee>
			ofs -= csz;
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	429a      	cmp	r2, r3
 8008434:	d2e1      	bcs.n	80083fa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008436:	6979      	ldr	r1, [r7, #20]
 8008438:	6938      	ldr	r0, [r7, #16]
 800843a:	f7ff fcc5 	bl	8007dc8 <clust2sect>
 800843e:	4602      	mov	r2, r0
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	69db      	ldr	r3, [r3, #28]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <dir_sdi+0xcc>
 8008452:	2302      	movs	r3, #2
 8008454:	e010      	b.n	8008478 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	69da      	ldr	r2, [r3, #28]
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	0a5b      	lsrs	r3, r3, #9
 800845e:	441a      	add	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008470:	441a      	add	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3718      	adds	r7, #24
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b086      	sub	sp, #24
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	3320      	adds	r3, #32
 8008496:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	69db      	ldr	r3, [r3, #28]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d003      	beq.n	80084a8 <dir_next+0x28>
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80084a6:	d301      	bcc.n	80084ac <dir_next+0x2c>
 80084a8:	2304      	movs	r3, #4
 80084aa:	e0aa      	b.n	8008602 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f040 8098 	bne.w	80085e8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	69db      	ldr	r3, [r3, #28]
 80084bc:	1c5a      	adds	r2, r3, #1
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10b      	bne.n	80084e2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	095b      	lsrs	r3, r3, #5
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	8912      	ldrh	r2, [r2, #8]
 80084d2:	4293      	cmp	r3, r2
 80084d4:	f0c0 8088 	bcc.w	80085e8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	61da      	str	r2, [r3, #28]
 80084de:	2304      	movs	r3, #4
 80084e0:	e08f      	b.n	8008602 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	0a5b      	lsrs	r3, r3, #9
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	8952      	ldrh	r2, [r2, #10]
 80084ea:	3a01      	subs	r2, #1
 80084ec:	4013      	ands	r3, r2
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d17a      	bne.n	80085e8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	4619      	mov	r1, r3
 80084fa:	4610      	mov	r0, r2
 80084fc:	f7ff fc83 	bl	8007e06 <get_fat>
 8008500:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d801      	bhi.n	800850c <dir_next+0x8c>
 8008508:	2302      	movs	r3, #2
 800850a:	e07a      	b.n	8008602 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008512:	d101      	bne.n	8008518 <dir_next+0x98>
 8008514:	2301      	movs	r3, #1
 8008516:	e074      	b.n	8008602 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	697a      	ldr	r2, [r7, #20]
 800851e:	429a      	cmp	r2, r3
 8008520:	d358      	bcc.n	80085d4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d104      	bne.n	8008532 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	61da      	str	r2, [r3, #28]
 800852e:	2304      	movs	r3, #4
 8008530:	e067      	b.n	8008602 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	699b      	ldr	r3, [r3, #24]
 8008538:	4619      	mov	r1, r3
 800853a:	4610      	mov	r0, r2
 800853c:	f7ff fe59 	bl	80081f2 <create_chain>
 8008540:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <dir_next+0xcc>
 8008548:	2307      	movs	r3, #7
 800854a:	e05a      	b.n	8008602 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d101      	bne.n	8008556 <dir_next+0xd6>
 8008552:	2302      	movs	r3, #2
 8008554:	e055      	b.n	8008602 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800855c:	d101      	bne.n	8008562 <dir_next+0xe2>
 800855e:	2301      	movs	r3, #1
 8008560:	e04f      	b.n	8008602 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f7ff fb50 	bl	8007c08 <sync_window>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	d001      	beq.n	8008572 <dir_next+0xf2>
 800856e:	2301      	movs	r3, #1
 8008570:	e047      	b.n	8008602 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	3330      	adds	r3, #48	@ 0x30
 8008576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800857a:	2100      	movs	r1, #0
 800857c:	4618      	mov	r0, r3
 800857e:	f7ff f979 	bl	8007874 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008582:	2300      	movs	r3, #0
 8008584:	613b      	str	r3, [r7, #16]
 8008586:	6979      	ldr	r1, [r7, #20]
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f7ff fc1d 	bl	8007dc8 <clust2sect>
 800858e:	4602      	mov	r2, r0
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008594:	e012      	b.n	80085bc <dir_next+0x13c>
						fs->wflag = 1;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2201      	movs	r2, #1
 800859a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff fb33 	bl	8007c08 <sync_window>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d001      	beq.n	80085ac <dir_next+0x12c>
 80085a8:	2301      	movs	r3, #1
 80085aa:	e02a      	b.n	8008602 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	3301      	adds	r3, #1
 80085b0:	613b      	str	r3, [r7, #16]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b6:	1c5a      	adds	r2, r3, #1
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	895b      	ldrh	r3, [r3, #10]
 80085c0:	461a      	mov	r2, r3
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d3e6      	bcc.n	8008596 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	1ad2      	subs	r2, r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80085da:	6979      	ldr	r1, [r7, #20]
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f7ff fbf3 	bl	8007dc8 <clust2sect>
 80085e2:	4602      	mov	r2, r0
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085fa:	441a      	add	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3718      	adds	r7, #24
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b086      	sub	sp, #24
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
 8008612:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800861a:	2100      	movs	r1, #0
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f7ff feb4 	bl	800838a <dir_sdi>
 8008622:	4603      	mov	r3, r0
 8008624:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008626:	7dfb      	ldrb	r3, [r7, #23]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d12b      	bne.n	8008684 <dir_alloc+0x7a>
		n = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	4619      	mov	r1, r3
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f7ff fb2a 	bl	8007c90 <move_window>
 800863c:	4603      	mov	r3, r0
 800863e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008640:	7dfb      	ldrb	r3, [r7, #23]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d11d      	bne.n	8008682 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a1b      	ldr	r3, [r3, #32]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2be5      	cmp	r3, #229	@ 0xe5
 800864e:	d004      	beq.n	800865a <dir_alloc+0x50>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d107      	bne.n	800866a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	3301      	adds	r3, #1
 800865e:	613b      	str	r3, [r7, #16]
 8008660:	693a      	ldr	r2, [r7, #16]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	429a      	cmp	r2, r3
 8008666:	d102      	bne.n	800866e <dir_alloc+0x64>
 8008668:	e00c      	b.n	8008684 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800866a:	2300      	movs	r3, #0
 800866c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800866e:	2101      	movs	r1, #1
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f7ff ff05 	bl	8008480 <dir_next>
 8008676:	4603      	mov	r3, r0
 8008678:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800867a:	7dfb      	ldrb	r3, [r7, #23]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d0d7      	beq.n	8008630 <dir_alloc+0x26>
 8008680:	e000      	b.n	8008684 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008682:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008684:	7dfb      	ldrb	r3, [r7, #23]
 8008686:	2b04      	cmp	r3, #4
 8008688:	d101      	bne.n	800868e <dir_alloc+0x84>
 800868a:	2307      	movs	r3, #7
 800868c:	75fb      	strb	r3, [r7, #23]
	return res;
 800868e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	331a      	adds	r3, #26
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff f840 	bl	800772c <ld_word>
 80086ac:	4603      	mov	r3, r0
 80086ae:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d109      	bne.n	80086cc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	3314      	adds	r3, #20
 80086bc:	4618      	mov	r0, r3
 80086be:	f7ff f835 	bl	800772c <ld_word>
 80086c2:	4603      	mov	r3, r0
 80086c4:	041b      	lsls	r3, r3, #16
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80086cc:	68fb      	ldr	r3, [r7, #12]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3710      	adds	r7, #16
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b084      	sub	sp, #16
 80086da:	af00      	add	r7, sp, #0
 80086dc:	60f8      	str	r0, [r7, #12]
 80086de:	60b9      	str	r1, [r7, #8]
 80086e0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	331a      	adds	r3, #26
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	b292      	uxth	r2, r2
 80086ea:	4611      	mov	r1, r2
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7ff f859 	bl	80077a4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	2b03      	cmp	r3, #3
 80086f8:	d109      	bne.n	800870e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f103 0214 	add.w	r2, r3, #20
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	0c1b      	lsrs	r3, r3, #16
 8008704:	b29b      	uxth	r3, r3
 8008706:	4619      	mov	r1, r3
 8008708:	4610      	mov	r0, r2
 800870a:	f7ff f84b 	bl	80077a4 <st_word>
	}
}
 800870e:	bf00      	nop
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b086      	sub	sp, #24
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008724:	2100      	movs	r1, #0
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f7ff fe2f 	bl	800838a <dir_sdi>
 800872c:	4603      	mov	r3, r0
 800872e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008730:	7dfb      	ldrb	r3, [r7, #23]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d001      	beq.n	800873a <dir_find+0x24>
 8008736:	7dfb      	ldrb	r3, [r7, #23]
 8008738:	e03e      	b.n	80087b8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	69db      	ldr	r3, [r3, #28]
 800873e:	4619      	mov	r1, r3
 8008740:	6938      	ldr	r0, [r7, #16]
 8008742:	f7ff faa5 	bl	8007c90 <move_window>
 8008746:	4603      	mov	r3, r0
 8008748:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d12f      	bne.n	80087b0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6a1b      	ldr	r3, [r3, #32]
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008758:	7bfb      	ldrb	r3, [r7, #15]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <dir_find+0x4e>
 800875e:	2304      	movs	r3, #4
 8008760:	75fb      	strb	r3, [r7, #23]
 8008762:	e028      	b.n	80087b6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a1b      	ldr	r3, [r3, #32]
 8008768:	330b      	adds	r3, #11
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008770:	b2da      	uxtb	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a1b      	ldr	r3, [r3, #32]
 800877a:	330b      	adds	r3, #11
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10a      	bne.n	800879c <dir_find+0x86>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a18      	ldr	r0, [r3, #32]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	3324      	adds	r3, #36	@ 0x24
 800878e:	220b      	movs	r2, #11
 8008790:	4619      	mov	r1, r3
 8008792:	f7ff f88a 	bl	80078aa <mem_cmp>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00b      	beq.n	80087b4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800879c:	2100      	movs	r1, #0
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f7ff fe6e 	bl	8008480 <dir_next>
 80087a4:	4603      	mov	r3, r0
 80087a6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d0c5      	beq.n	800873a <dir_find+0x24>
 80087ae:	e002      	b.n	80087b6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80087b0:	bf00      	nop
 80087b2:	e000      	b.n	80087b6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80087b4:	bf00      	nop

	return res;
 80087b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3718      	adds	r7, #24
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80087ce:	2101      	movs	r1, #1
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7ff ff1a 	bl	800860a <dir_alloc>
 80087d6:	4603      	mov	r3, r0
 80087d8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80087da:	7bfb      	ldrb	r3, [r7, #15]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d11c      	bne.n	800881a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	69db      	ldr	r3, [r3, #28]
 80087e4:	4619      	mov	r1, r3
 80087e6:	68b8      	ldr	r0, [r7, #8]
 80087e8:	f7ff fa52 	bl	8007c90 <move_window>
 80087ec:	4603      	mov	r3, r0
 80087ee:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80087f0:	7bfb      	ldrb	r3, [r7, #15]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d111      	bne.n	800881a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	2220      	movs	r2, #32
 80087fc:	2100      	movs	r1, #0
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff f838 	bl	8007874 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a18      	ldr	r0, [r3, #32]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	3324      	adds	r3, #36	@ 0x24
 800880c:	220b      	movs	r2, #11
 800880e:	4619      	mov	r1, r3
 8008810:	f7ff f80f 	bl	8007832 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2201      	movs	r2, #1
 8008818:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800881a:	7bfb      	ldrb	r3, [r7, #15]
}
 800881c:	4618      	mov	r0, r3
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b088      	sub	sp, #32
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	3324      	adds	r3, #36	@ 0x24
 8008838:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800883a:	220b      	movs	r2, #11
 800883c:	2120      	movs	r1, #32
 800883e:	68b8      	ldr	r0, [r7, #8]
 8008840:	f7ff f818 	bl	8007874 <mem_set>
	si = i = 0; ni = 8;
 8008844:	2300      	movs	r3, #0
 8008846:	613b      	str	r3, [r7, #16]
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	61fb      	str	r3, [r7, #28]
 800884c:	2308      	movs	r3, #8
 800884e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	1c5a      	adds	r2, r3, #1
 8008854:	61fa      	str	r2, [r7, #28]
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	4413      	add	r3, r2
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800885e:	7efb      	ldrb	r3, [r7, #27]
 8008860:	2b20      	cmp	r3, #32
 8008862:	d94e      	bls.n	8008902 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008864:	7efb      	ldrb	r3, [r7, #27]
 8008866:	2b2f      	cmp	r3, #47	@ 0x2f
 8008868:	d006      	beq.n	8008878 <create_name+0x54>
 800886a:	7efb      	ldrb	r3, [r7, #27]
 800886c:	2b5c      	cmp	r3, #92	@ 0x5c
 800886e:	d110      	bne.n	8008892 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008870:	e002      	b.n	8008878 <create_name+0x54>
 8008872:	69fb      	ldr	r3, [r7, #28]
 8008874:	3301      	adds	r3, #1
 8008876:	61fb      	str	r3, [r7, #28]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	69fb      	ldr	r3, [r7, #28]
 800887c:	4413      	add	r3, r2
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	2b2f      	cmp	r3, #47	@ 0x2f
 8008882:	d0f6      	beq.n	8008872 <create_name+0x4e>
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	4413      	add	r3, r2
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	2b5c      	cmp	r3, #92	@ 0x5c
 800888e:	d0f0      	beq.n	8008872 <create_name+0x4e>
			break;
 8008890:	e038      	b.n	8008904 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008892:	7efb      	ldrb	r3, [r7, #27]
 8008894:	2b2e      	cmp	r3, #46	@ 0x2e
 8008896:	d003      	beq.n	80088a0 <create_name+0x7c>
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	429a      	cmp	r2, r3
 800889e:	d30c      	bcc.n	80088ba <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	2b0b      	cmp	r3, #11
 80088a4:	d002      	beq.n	80088ac <create_name+0x88>
 80088a6:	7efb      	ldrb	r3, [r7, #27]
 80088a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80088aa:	d001      	beq.n	80088b0 <create_name+0x8c>
 80088ac:	2306      	movs	r3, #6
 80088ae:	e044      	b.n	800893a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80088b0:	2308      	movs	r3, #8
 80088b2:	613b      	str	r3, [r7, #16]
 80088b4:	230b      	movs	r3, #11
 80088b6:	617b      	str	r3, [r7, #20]
			continue;
 80088b8:	e022      	b.n	8008900 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80088ba:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	da04      	bge.n	80088cc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80088c2:	7efb      	ldrb	r3, [r7, #27]
 80088c4:	3b80      	subs	r3, #128	@ 0x80
 80088c6:	4a1f      	ldr	r2, [pc, #124]	@ (8008944 <create_name+0x120>)
 80088c8:	5cd3      	ldrb	r3, [r2, r3]
 80088ca:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80088cc:	7efb      	ldrb	r3, [r7, #27]
 80088ce:	4619      	mov	r1, r3
 80088d0:	481d      	ldr	r0, [pc, #116]	@ (8008948 <create_name+0x124>)
 80088d2:	f7ff f811 	bl	80078f8 <chk_chr>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <create_name+0xbc>
 80088dc:	2306      	movs	r3, #6
 80088de:	e02c      	b.n	800893a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80088e0:	7efb      	ldrb	r3, [r7, #27]
 80088e2:	2b60      	cmp	r3, #96	@ 0x60
 80088e4:	d905      	bls.n	80088f2 <create_name+0xce>
 80088e6:	7efb      	ldrb	r3, [r7, #27]
 80088e8:	2b7a      	cmp	r3, #122	@ 0x7a
 80088ea:	d802      	bhi.n	80088f2 <create_name+0xce>
 80088ec:	7efb      	ldrb	r3, [r7, #27]
 80088ee:	3b20      	subs	r3, #32
 80088f0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	1c5a      	adds	r2, r3, #1
 80088f6:	613a      	str	r2, [r7, #16]
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	4413      	add	r3, r2
 80088fc:	7efa      	ldrb	r2, [r7, #27]
 80088fe:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008900:	e7a6      	b.n	8008850 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008902:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	441a      	add	r2, r3
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d101      	bne.n	8008918 <create_name+0xf4>
 8008914:	2306      	movs	r3, #6
 8008916:	e010      	b.n	800893a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	2be5      	cmp	r3, #229	@ 0xe5
 800891e:	d102      	bne.n	8008926 <create_name+0x102>
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	2205      	movs	r2, #5
 8008924:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008926:	7efb      	ldrb	r3, [r7, #27]
 8008928:	2b20      	cmp	r3, #32
 800892a:	d801      	bhi.n	8008930 <create_name+0x10c>
 800892c:	2204      	movs	r2, #4
 800892e:	e000      	b.n	8008932 <create_name+0x10e>
 8008930:	2200      	movs	r2, #0
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	330b      	adds	r3, #11
 8008936:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008938:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800893a:	4618      	mov	r0, r3
 800893c:	3720      	adds	r7, #32
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	08009c0c 	.word	0x08009c0c
 8008948:	08009b58 	.word	0x08009b58

0800894c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b086      	sub	sp, #24
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008960:	e002      	b.n	8008968 <follow_path+0x1c>
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	3301      	adds	r3, #1
 8008966:	603b      	str	r3, [r7, #0]
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	2b2f      	cmp	r3, #47	@ 0x2f
 800896e:	d0f8      	beq.n	8008962 <follow_path+0x16>
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	2b5c      	cmp	r3, #92	@ 0x5c
 8008976:	d0f4      	beq.n	8008962 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	2200      	movs	r2, #0
 800897c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	2b1f      	cmp	r3, #31
 8008984:	d80a      	bhi.n	800899c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2280      	movs	r2, #128	@ 0x80
 800898a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800898e:	2100      	movs	r1, #0
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f7ff fcfa 	bl	800838a <dir_sdi>
 8008996:	4603      	mov	r3, r0
 8008998:	75fb      	strb	r3, [r7, #23]
 800899a:	e043      	b.n	8008a24 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800899c:	463b      	mov	r3, r7
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff ff3f 	bl	8008824 <create_name>
 80089a6:	4603      	mov	r3, r0
 80089a8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80089aa:	7dfb      	ldrb	r3, [r7, #23]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d134      	bne.n	8008a1a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff feb0 	bl	8008716 <dir_find>
 80089b6:	4603      	mov	r3, r0
 80089b8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80089c0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80089c2:	7dfb      	ldrb	r3, [r7, #23]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00a      	beq.n	80089de <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80089c8:	7dfb      	ldrb	r3, [r7, #23]
 80089ca:	2b04      	cmp	r3, #4
 80089cc:	d127      	bne.n	8008a1e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80089ce:	7afb      	ldrb	r3, [r7, #11]
 80089d0:	f003 0304 	and.w	r3, r3, #4
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d122      	bne.n	8008a1e <follow_path+0xd2>
 80089d8:	2305      	movs	r3, #5
 80089da:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80089dc:	e01f      	b.n	8008a1e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089de:	7afb      	ldrb	r3, [r7, #11]
 80089e0:	f003 0304 	and.w	r3, r3, #4
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d11c      	bne.n	8008a22 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	799b      	ldrb	r3, [r3, #6]
 80089ec:	f003 0310 	and.w	r3, r3, #16
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d102      	bne.n	80089fa <follow_path+0xae>
				res = FR_NO_PATH; break;
 80089f4:	2305      	movs	r3, #5
 80089f6:	75fb      	strb	r3, [r7, #23]
 80089f8:	e014      	b.n	8008a24 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a08:	4413      	add	r3, r2
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f7ff fe43 	bl	8008698 <ld_clust>
 8008a12:	4602      	mov	r2, r0
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008a18:	e7c0      	b.n	800899c <follow_path+0x50>
			if (res != FR_OK) break;
 8008a1a:	bf00      	nop
 8008a1c:	e002      	b.n	8008a24 <follow_path+0xd8>
				break;
 8008a1e:	bf00      	nop
 8008a20:	e000      	b.n	8008a24 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008a22:	bf00      	nop
			}
		}
	}

	return res;
 8008a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3718      	adds	r7, #24
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b087      	sub	sp, #28
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008a36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008a3a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d031      	beq.n	8008aa8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	617b      	str	r3, [r7, #20]
 8008a4a:	e002      	b.n	8008a52 <get_ldnumber+0x24>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	3301      	adds	r3, #1
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	2b20      	cmp	r3, #32
 8008a58:	d903      	bls.n	8008a62 <get_ldnumber+0x34>
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a60:	d1f4      	bne.n	8008a4c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a68:	d11c      	bne.n	8008aa4 <get_ldnumber+0x76>
			tp = *path;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	1c5a      	adds	r2, r3, #1
 8008a74:	60fa      	str	r2, [r7, #12]
 8008a76:	781b      	ldrb	r3, [r3, #0]
 8008a78:	3b30      	subs	r3, #48	@ 0x30
 8008a7a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	2b09      	cmp	r3, #9
 8008a80:	d80e      	bhi.n	8008aa0 <get_ldnumber+0x72>
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d10a      	bne.n	8008aa0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d107      	bne.n	8008aa0 <get_ldnumber+0x72>
					vol = (int)i;
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	3301      	adds	r3, #1
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	697a      	ldr	r2, [r7, #20]
 8008a9e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	e002      	b.n	8008aaa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008aa8:	693b      	ldr	r3, [r7, #16]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	371c      	adds	r7, #28
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
	...

08008ab8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	70da      	strb	r2, [r3, #3]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ace:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f7ff f8dc 	bl	8007c90 <move_window>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d001      	beq.n	8008ae2 <check_fs+0x2a>
 8008ade:	2304      	movs	r3, #4
 8008ae0:	e038      	b.n	8008b54 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	3330      	adds	r3, #48	@ 0x30
 8008ae6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fe fe1e 	bl	800772c <ld_word>
 8008af0:	4603      	mov	r3, r0
 8008af2:	461a      	mov	r2, r3
 8008af4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d001      	beq.n	8008b00 <check_fs+0x48>
 8008afc:	2303      	movs	r3, #3
 8008afe:	e029      	b.n	8008b54 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008b06:	2be9      	cmp	r3, #233	@ 0xe9
 8008b08:	d009      	beq.n	8008b1e <check_fs+0x66>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008b10:	2beb      	cmp	r3, #235	@ 0xeb
 8008b12:	d11e      	bne.n	8008b52 <check_fs+0x9a>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008b1a:	2b90      	cmp	r3, #144	@ 0x90
 8008b1c:	d119      	bne.n	8008b52 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	3330      	adds	r3, #48	@ 0x30
 8008b22:	3336      	adds	r3, #54	@ 0x36
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7fe fe1a 	bl	800775e <ld_dword>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008b30:	4a0a      	ldr	r2, [pc, #40]	@ (8008b5c <check_fs+0xa4>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d101      	bne.n	8008b3a <check_fs+0x82>
 8008b36:	2300      	movs	r3, #0
 8008b38:	e00c      	b.n	8008b54 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	3330      	adds	r3, #48	@ 0x30
 8008b3e:	3352      	adds	r3, #82	@ 0x52
 8008b40:	4618      	mov	r0, r3
 8008b42:	f7fe fe0c 	bl	800775e <ld_dword>
 8008b46:	4603      	mov	r3, r0
 8008b48:	4a05      	ldr	r2, [pc, #20]	@ (8008b60 <check_fs+0xa8>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d101      	bne.n	8008b52 <check_fs+0x9a>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	e000      	b.n	8008b54 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008b52:	2302      	movs	r3, #2
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3708      	adds	r7, #8
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	00544146 	.word	0x00544146
 8008b60:	33544146 	.word	0x33544146

08008b64 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b096      	sub	sp, #88	@ 0x58
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	2200      	movs	r2, #0
 8008b76:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7ff ff58 	bl	8008a2e <get_ldnumber>
 8008b7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	da01      	bge.n	8008b8a <find_volume+0x26>
 8008b86:	230b      	movs	r3, #11
 8008b88:	e22d      	b.n	8008fe6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008b8a:	4aa1      	ldr	r2, [pc, #644]	@ (8008e10 <find_volume+0x2ac>)
 8008b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b92:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d101      	bne.n	8008b9e <find_volume+0x3a>
 8008b9a:	230c      	movs	r3, #12
 8008b9c:	e223      	b.n	8008fe6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ba2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008ba4:	79fb      	ldrb	r3, [r7, #7]
 8008ba6:	f023 0301 	bic.w	r3, r3, #1
 8008baa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d01a      	beq.n	8008bea <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	785b      	ldrb	r3, [r3, #1]
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fe fd19 	bl	80075f0 <disk_status>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008bc4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10c      	bne.n	8008bea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008bd0:	79fb      	ldrb	r3, [r7, #7]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d007      	beq.n	8008be6 <find_volume+0x82>
 8008bd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bda:	f003 0304 	and.w	r3, r3, #4
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d001      	beq.n	8008be6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008be2:	230a      	movs	r3, #10
 8008be4:	e1ff      	b.n	8008fe6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008be6:	2300      	movs	r3, #0
 8008be8:	e1fd      	b.n	8008fe6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bec:	2200      	movs	r2, #0
 8008bee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bf2:	b2da      	uxtb	r2, r3
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	785b      	ldrb	r3, [r3, #1]
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fe fd11 	bl	8007624 <disk_initialize>
 8008c02:	4603      	mov	r3, r0
 8008c04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008c08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c0c:	f003 0301 	and.w	r3, r3, #1
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008c14:	2303      	movs	r3, #3
 8008c16:	e1e6      	b.n	8008fe6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d007      	beq.n	8008c2e <find_volume+0xca>
 8008c1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c22:	f003 0304 	and.w	r3, r3, #4
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d001      	beq.n	8008c2e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008c2a:	230a      	movs	r3, #10
 8008c2c:	e1db      	b.n	8008fe6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008c32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c34:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c36:	f7ff ff3f 	bl	8008ab8 <check_fs>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008c40:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c44:	2b02      	cmp	r3, #2
 8008c46:	d149      	bne.n	8008cdc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c48:	2300      	movs	r3, #0
 8008c4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c4c:	e01e      	b.n	8008c8c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c50:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c56:	011b      	lsls	r3, r3, #4
 8008c58:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008c5c:	4413      	add	r3, r2
 8008c5e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c62:	3304      	adds	r3, #4
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d006      	beq.n	8008c78 <find_volume+0x114>
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6c:	3308      	adds	r3, #8
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7fe fd75 	bl	800775e <ld_dword>
 8008c74:	4602      	mov	r2, r0
 8008c76:	e000      	b.n	8008c7a <find_volume+0x116>
 8008c78:	2200      	movs	r2, #0
 8008c7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	3358      	adds	r3, #88	@ 0x58
 8008c80:	443b      	add	r3, r7
 8008c82:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c88:	3301      	adds	r3, #1
 8008c8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c8e:	2b03      	cmp	r3, #3
 8008c90:	d9dd      	bls.n	8008c4e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c92:	2300      	movs	r3, #0
 8008c94:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d002      	beq.n	8008ca2 <find_volume+0x13e>
 8008c9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	3358      	adds	r3, #88	@ 0x58
 8008ca8:	443b      	add	r3, r7
 8008caa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008cae:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008cb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d005      	beq.n	8008cc2 <find_volume+0x15e>
 8008cb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008cb8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008cba:	f7ff fefd 	bl	8008ab8 <check_fs>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	e000      	b.n	8008cc4 <find_volume+0x160>
 8008cc2:	2303      	movs	r3, #3
 8008cc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008cc8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d905      	bls.n	8008cdc <find_volume+0x178>
 8008cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd8:	2b03      	cmp	r3, #3
 8008cda:	d9e2      	bls.n	8008ca2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008cdc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ce0:	2b04      	cmp	r3, #4
 8008ce2:	d101      	bne.n	8008ce8 <find_volume+0x184>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e17e      	b.n	8008fe6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008ce8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d901      	bls.n	8008cf4 <find_volume+0x190>
 8008cf0:	230d      	movs	r3, #13
 8008cf2:	e178      	b.n	8008fe6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf6:	3330      	adds	r3, #48	@ 0x30
 8008cf8:	330b      	adds	r3, #11
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7fe fd16 	bl	800772c <ld_word>
 8008d00:	4603      	mov	r3, r0
 8008d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d06:	d001      	beq.n	8008d0c <find_volume+0x1a8>
 8008d08:	230d      	movs	r3, #13
 8008d0a:	e16c      	b.n	8008fe6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0e:	3330      	adds	r3, #48	@ 0x30
 8008d10:	3316      	adds	r3, #22
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7fe fd0a 	bl	800772c <ld_word>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008d1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d106      	bne.n	8008d30 <find_volume+0x1cc>
 8008d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d24:	3330      	adds	r3, #48	@ 0x30
 8008d26:	3324      	adds	r3, #36	@ 0x24
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fe fd18 	bl	800775e <ld_dword>
 8008d2e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d34:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d38:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	789b      	ldrb	r3, [r3, #2]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d005      	beq.n	8008d54 <find_volume+0x1f0>
 8008d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4a:	789b      	ldrb	r3, [r3, #2]
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d001      	beq.n	8008d54 <find_volume+0x1f0>
 8008d50:	230d      	movs	r3, #13
 8008d52:	e148      	b.n	8008fe6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d56:	789b      	ldrb	r3, [r3, #2]
 8008d58:	461a      	mov	r2, r3
 8008d5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d5c:	fb02 f303 	mul.w	r3, r2, r3
 8008d60:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d6c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d70:	895b      	ldrh	r3, [r3, #10]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d008      	beq.n	8008d88 <find_volume+0x224>
 8008d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d78:	895b      	ldrh	r3, [r3, #10]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7e:	895b      	ldrh	r3, [r3, #10]
 8008d80:	3b01      	subs	r3, #1
 8008d82:	4013      	ands	r3, r2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <find_volume+0x228>
 8008d88:	230d      	movs	r3, #13
 8008d8a:	e12c      	b.n	8008fe6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8e:	3330      	adds	r3, #48	@ 0x30
 8008d90:	3311      	adds	r3, #17
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fe fcca 	bl	800772c <ld_word>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da2:	891b      	ldrh	r3, [r3, #8]
 8008da4:	f003 030f 	and.w	r3, r3, #15
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <find_volume+0x24e>
 8008dae:	230d      	movs	r3, #13
 8008db0:	e119      	b.n	8008fe6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db4:	3330      	adds	r3, #48	@ 0x30
 8008db6:	3313      	adds	r3, #19
 8008db8:	4618      	mov	r0, r3
 8008dba:	f7fe fcb7 	bl	800772c <ld_word>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d106      	bne.n	8008dd6 <find_volume+0x272>
 8008dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dca:	3330      	adds	r3, #48	@ 0x30
 8008dcc:	3320      	adds	r3, #32
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7fe fcc5 	bl	800775e <ld_dword>
 8008dd4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd8:	3330      	adds	r3, #48	@ 0x30
 8008dda:	330e      	adds	r3, #14
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe fca5 	bl	800772c <ld_word>
 8008de2:	4603      	mov	r3, r0
 8008de4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008de6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d101      	bne.n	8008df0 <find_volume+0x28c>
 8008dec:	230d      	movs	r3, #13
 8008dee:	e0fa      	b.n	8008fe6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008df0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008df2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008df4:	4413      	add	r3, r2
 8008df6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008df8:	8912      	ldrh	r2, [r2, #8]
 8008dfa:	0912      	lsrs	r2, r2, #4
 8008dfc:	b292      	uxth	r2, r2
 8008dfe:	4413      	add	r3, r2
 8008e00:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008e02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d204      	bcs.n	8008e14 <find_volume+0x2b0>
 8008e0a:	230d      	movs	r3, #13
 8008e0c:	e0eb      	b.n	8008fe6 <find_volume+0x482>
 8008e0e:	bf00      	nop
 8008e10:	20040674 	.word	0x20040674
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008e14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e1c:	8952      	ldrh	r2, [r2, #10]
 8008e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e22:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d101      	bne.n	8008e2e <find_volume+0x2ca>
 8008e2a:	230d      	movs	r3, #13
 8008e2c:	e0db      	b.n	8008fe6 <find_volume+0x482>
		fmt = FS_FAT32;
 8008e2e:	2303      	movs	r3, #3
 8008e30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e36:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d802      	bhi.n	8008e44 <find_volume+0x2e0>
 8008e3e:	2302      	movs	r3, #2
 8008e40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e46:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d802      	bhi.n	8008e54 <find_volume+0x2f0>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e56:	1c9a      	adds	r2, r3, #2
 8008e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e60:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e62:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008e64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e66:	441a      	add	r2, r3
 8008e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008e6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e70:	441a      	add	r2, r3
 8008e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e74:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008e76:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d11e      	bne.n	8008ebc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e80:	3330      	adds	r3, #48	@ 0x30
 8008e82:	332a      	adds	r3, #42	@ 0x2a
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fe fc51 	bl	800772c <ld_word>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d001      	beq.n	8008e94 <find_volume+0x330>
 8008e90:	230d      	movs	r3, #13
 8008e92:	e0a8      	b.n	8008fe6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e96:	891b      	ldrh	r3, [r3, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d001      	beq.n	8008ea0 <find_volume+0x33c>
 8008e9c:	230d      	movs	r3, #13
 8008e9e:	e0a2      	b.n	8008fe6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea2:	3330      	adds	r3, #48	@ 0x30
 8008ea4:	332c      	adds	r3, #44	@ 0x2c
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe fc59 	bl	800775e <ld_dword>
 8008eac:	4602      	mov	r2, r0
 8008eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb0:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eba:	e01f      	b.n	8008efc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ebe:	891b      	ldrh	r3, [r3, #8]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d101      	bne.n	8008ec8 <find_volume+0x364>
 8008ec4:	230d      	movs	r3, #13
 8008ec6:	e08e      	b.n	8008fe6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eca:	6a1a      	ldr	r2, [r3, #32]
 8008ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ece:	441a      	add	r2, r3
 8008ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed2:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008ed4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ed8:	2b02      	cmp	r3, #2
 8008eda:	d103      	bne.n	8008ee4 <find_volume+0x380>
 8008edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	005b      	lsls	r3, r3, #1
 8008ee2:	e00a      	b.n	8008efa <find_volume+0x396>
 8008ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee6:	695a      	ldr	r2, [r3, #20]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	005b      	lsls	r3, r3, #1
 8008eec:	4413      	add	r3, r2
 8008eee:	085a      	lsrs	r2, r3, #1
 8008ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef2:	695b      	ldr	r3, [r3, #20]
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008efa:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008efe:	699a      	ldr	r2, [r3, #24]
 8008f00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f02:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008f06:	0a5b      	lsrs	r3, r3, #9
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d201      	bcs.n	8008f10 <find_volume+0x3ac>
 8008f0c:	230d      	movs	r3, #13
 8008f0e:	e06a      	b.n	8008fe6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f16:	611a      	str	r2, [r3, #16]
 8008f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1a:	691a      	ldr	r2, [r3, #16]
 8008f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f22:	2280      	movs	r2, #128	@ 0x80
 8008f24:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008f26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d149      	bne.n	8008fc2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f30:	3330      	adds	r3, #48	@ 0x30
 8008f32:	3330      	adds	r3, #48	@ 0x30
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fe fbf9 	bl	800772c <ld_word>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d140      	bne.n	8008fc2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f42:	3301      	adds	r3, #1
 8008f44:	4619      	mov	r1, r3
 8008f46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008f48:	f7fe fea2 	bl	8007c90 <move_window>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d137      	bne.n	8008fc2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f54:	2200      	movs	r2, #0
 8008f56:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5a:	3330      	adds	r3, #48	@ 0x30
 8008f5c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f60:	4618      	mov	r0, r3
 8008f62:	f7fe fbe3 	bl	800772c <ld_word>
 8008f66:	4603      	mov	r3, r0
 8008f68:	461a      	mov	r2, r3
 8008f6a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d127      	bne.n	8008fc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f74:	3330      	adds	r3, #48	@ 0x30
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7fe fbf1 	bl	800775e <ld_dword>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ff0 <find_volume+0x48c>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d11e      	bne.n	8008fc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f86:	3330      	adds	r3, #48	@ 0x30
 8008f88:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7fe fbe6 	bl	800775e <ld_dword>
 8008f92:	4603      	mov	r3, r0
 8008f94:	4a17      	ldr	r2, [pc, #92]	@ (8008ff4 <find_volume+0x490>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d113      	bne.n	8008fc2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9c:	3330      	adds	r3, #48	@ 0x30
 8008f9e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7fe fbdb 	bl	800775e <ld_dword>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb0:	3330      	adds	r3, #48	@ 0x30
 8008fb2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7fe fbd1 	bl	800775e <ld_dword>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008fc8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008fca:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff8 <find_volume+0x494>)
 8008fcc:	881b      	ldrh	r3, [r3, #0]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	b29a      	uxth	r2, r3
 8008fd2:	4b09      	ldr	r3, [pc, #36]	@ (8008ff8 <find_volume+0x494>)
 8008fd4:	801a      	strh	r2, [r3, #0]
 8008fd6:	4b08      	ldr	r3, [pc, #32]	@ (8008ff8 <find_volume+0x494>)
 8008fd8:	881a      	ldrh	r2, [r3, #0]
 8008fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fdc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008fde:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008fe0:	f7fe fdee 	bl	8007bc0 <clear_lock>
#endif
	return FR_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3758      	adds	r7, #88	@ 0x58
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	41615252 	.word	0x41615252
 8008ff4:	61417272 	.word	0x61417272
 8008ff8:	20040678 	.word	0x20040678

08008ffc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009006:	2309      	movs	r3, #9
 8009008:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d01c      	beq.n	800904a <validate+0x4e>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d018      	beq.n	800904a <validate+0x4e>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d013      	beq.n	800904a <validate+0x4e>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	889a      	ldrh	r2, [r3, #4]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	88db      	ldrh	r3, [r3, #6]
 800902c:	429a      	cmp	r2, r3
 800902e:	d10c      	bne.n	800904a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	785b      	ldrb	r3, [r3, #1]
 8009036:	4618      	mov	r0, r3
 8009038:	f7fe fada 	bl	80075f0 <disk_status>
 800903c:	4603      	mov	r3, r0
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d101      	bne.n	800904a <validate+0x4e>
			res = FR_OK;
 8009046:	2300      	movs	r3, #0
 8009048:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800904a:	7bfb      	ldrb	r3, [r7, #15]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d102      	bne.n	8009056 <validate+0x5a>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	e000      	b.n	8009058 <validate+0x5c>
 8009056:	2300      	movs	r3, #0
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	6013      	str	r3, [r2, #0]
	return res;
 800905c:	7bfb      	ldrb	r3, [r7, #15]
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
	...

08009068 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b088      	sub	sp, #32
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	4613      	mov	r3, r2
 8009074:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800907a:	f107 0310 	add.w	r3, r7, #16
 800907e:	4618      	mov	r0, r3
 8009080:	f7ff fcd5 	bl	8008a2e <get_ldnumber>
 8009084:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	2b00      	cmp	r3, #0
 800908a:	da01      	bge.n	8009090 <f_mount+0x28>
 800908c:	230b      	movs	r3, #11
 800908e:	e02b      	b.n	80090e8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009090:	4a17      	ldr	r2, [pc, #92]	@ (80090f0 <f_mount+0x88>)
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009098:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d005      	beq.n	80090ac <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80090a0:	69b8      	ldr	r0, [r7, #24]
 80090a2:	f7fe fd8d 	bl	8007bc0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	2200      	movs	r2, #0
 80090aa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	490d      	ldr	r1, [pc, #52]	@ (80090f0 <f_mount+0x88>)
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <f_mount+0x66>
 80090c8:	79fb      	ldrb	r3, [r7, #7]
 80090ca:	2b01      	cmp	r3, #1
 80090cc:	d001      	beq.n	80090d2 <f_mount+0x6a>
 80090ce:	2300      	movs	r3, #0
 80090d0:	e00a      	b.n	80090e8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80090d2:	f107 010c 	add.w	r1, r7, #12
 80090d6:	f107 0308 	add.w	r3, r7, #8
 80090da:	2200      	movs	r2, #0
 80090dc:	4618      	mov	r0, r3
 80090de:	f7ff fd41 	bl	8008b64 <find_volume>
 80090e2:	4603      	mov	r3, r0
 80090e4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80090e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3720      	adds	r7, #32
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	20040674 	.word	0x20040674

080090f4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b098      	sub	sp, #96	@ 0x60
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	4613      	mov	r3, r2
 8009100:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d101      	bne.n	800910c <f_open+0x18>
 8009108:	2309      	movs	r3, #9
 800910a:	e1a9      	b.n	8009460 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009112:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009114:	79fa      	ldrb	r2, [r7, #7]
 8009116:	f107 0110 	add.w	r1, r7, #16
 800911a:	f107 0308 	add.w	r3, r7, #8
 800911e:	4618      	mov	r0, r3
 8009120:	f7ff fd20 	bl	8008b64 <find_volume>
 8009124:	4603      	mov	r3, r0
 8009126:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800912a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800912e:	2b00      	cmp	r3, #0
 8009130:	f040 818d 	bne.w	800944e <f_open+0x35a>
		dj.obj.fs = fs;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009138:	68ba      	ldr	r2, [r7, #8]
 800913a:	f107 0314 	add.w	r3, r7, #20
 800913e:	4611      	mov	r1, r2
 8009140:	4618      	mov	r0, r3
 8009142:	f7ff fc03 	bl	800894c <follow_path>
 8009146:	4603      	mov	r3, r0
 8009148:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800914c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009150:	2b00      	cmp	r3, #0
 8009152:	d118      	bne.n	8009186 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009154:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009158:	b25b      	sxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	da03      	bge.n	8009166 <f_open+0x72>
				res = FR_INVALID_NAME;
 800915e:	2306      	movs	r3, #6
 8009160:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009164:	e00f      	b.n	8009186 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009166:	79fb      	ldrb	r3, [r7, #7]
 8009168:	2b01      	cmp	r3, #1
 800916a:	bf8c      	ite	hi
 800916c:	2301      	movhi	r3, #1
 800916e:	2300      	movls	r3, #0
 8009170:	b2db      	uxtb	r3, r3
 8009172:	461a      	mov	r2, r3
 8009174:	f107 0314 	add.w	r3, r7, #20
 8009178:	4611      	mov	r1, r2
 800917a:	4618      	mov	r0, r3
 800917c:	f7fe fbd8 	bl	8007930 <chk_lock>
 8009180:	4603      	mov	r3, r0
 8009182:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009186:	79fb      	ldrb	r3, [r7, #7]
 8009188:	f003 031c 	and.w	r3, r3, #28
 800918c:	2b00      	cmp	r3, #0
 800918e:	d07f      	beq.n	8009290 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009190:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009194:	2b00      	cmp	r3, #0
 8009196:	d017      	beq.n	80091c8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009198:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800919c:	2b04      	cmp	r3, #4
 800919e:	d10e      	bne.n	80091be <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80091a0:	f7fe fc22 	bl	80079e8 <enq_lock>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d006      	beq.n	80091b8 <f_open+0xc4>
 80091aa:	f107 0314 	add.w	r3, r7, #20
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7ff fb06 	bl	80087c0 <dir_register>
 80091b4:	4603      	mov	r3, r0
 80091b6:	e000      	b.n	80091ba <f_open+0xc6>
 80091b8:	2312      	movs	r3, #18
 80091ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80091be:	79fb      	ldrb	r3, [r7, #7]
 80091c0:	f043 0308 	orr.w	r3, r3, #8
 80091c4:	71fb      	strb	r3, [r7, #7]
 80091c6:	e010      	b.n	80091ea <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80091c8:	7ebb      	ldrb	r3, [r7, #26]
 80091ca:	f003 0311 	and.w	r3, r3, #17
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <f_open+0xe6>
					res = FR_DENIED;
 80091d2:	2307      	movs	r3, #7
 80091d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80091d8:	e007      	b.n	80091ea <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80091da:	79fb      	ldrb	r3, [r7, #7]
 80091dc:	f003 0304 	and.w	r3, r3, #4
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d002      	beq.n	80091ea <f_open+0xf6>
 80091e4:	2308      	movs	r3, #8
 80091e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d168      	bne.n	80092c4 <f_open+0x1d0>
 80091f2:	79fb      	ldrb	r3, [r7, #7]
 80091f4:	f003 0308 	and.w	r3, r3, #8
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d063      	beq.n	80092c4 <f_open+0x1d0>
				dw = GET_FATTIME();
 80091fc:	f7fd fcbe 	bl	8006b7c <get_fattime>
 8009200:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009204:	330e      	adds	r3, #14
 8009206:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009208:	4618      	mov	r0, r3
 800920a:	f7fe fae6 	bl	80077da <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800920e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009210:	3316      	adds	r3, #22
 8009212:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009214:	4618      	mov	r0, r3
 8009216:	f7fe fae0 	bl	80077da <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800921a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800921c:	330b      	adds	r3, #11
 800921e:	2220      	movs	r2, #32
 8009220:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009226:	4611      	mov	r1, r2
 8009228:	4618      	mov	r0, r3
 800922a:	f7ff fa35 	bl	8008698 <ld_clust>
 800922e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009234:	2200      	movs	r2, #0
 8009236:	4618      	mov	r0, r3
 8009238:	f7ff fa4d 	bl	80086d6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800923c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923e:	331c      	adds	r3, #28
 8009240:	2100      	movs	r1, #0
 8009242:	4618      	mov	r0, r3
 8009244:	f7fe fac9 	bl	80077da <st_dword>
					fs->wflag = 1;
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	2201      	movs	r2, #1
 800924c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800924e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009250:	2b00      	cmp	r3, #0
 8009252:	d037      	beq.n	80092c4 <f_open+0x1d0>
						dw = fs->winsect;
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009258:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800925a:	f107 0314 	add.w	r3, r7, #20
 800925e:	2200      	movs	r2, #0
 8009260:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009262:	4618      	mov	r0, r3
 8009264:	f7fe ff60 	bl	8008128 <remove_chain>
 8009268:	4603      	mov	r3, r0
 800926a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800926e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009272:	2b00      	cmp	r3, #0
 8009274:	d126      	bne.n	80092c4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800927a:	4618      	mov	r0, r3
 800927c:	f7fe fd08 	bl	8007c90 <move_window>
 8009280:	4603      	mov	r3, r0
 8009282:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800928a:	3a01      	subs	r2, #1
 800928c:	60da      	str	r2, [r3, #12]
 800928e:	e019      	b.n	80092c4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009290:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009294:	2b00      	cmp	r3, #0
 8009296:	d115      	bne.n	80092c4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009298:	7ebb      	ldrb	r3, [r7, #26]
 800929a:	f003 0310 	and.w	r3, r3, #16
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d003      	beq.n	80092aa <f_open+0x1b6>
					res = FR_NO_FILE;
 80092a2:	2304      	movs	r3, #4
 80092a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80092a8:	e00c      	b.n	80092c4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80092aa:	79fb      	ldrb	r3, [r7, #7]
 80092ac:	f003 0302 	and.w	r3, r3, #2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d007      	beq.n	80092c4 <f_open+0x1d0>
 80092b4:	7ebb      	ldrb	r3, [r7, #26]
 80092b6:	f003 0301 	and.w	r3, r3, #1
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d002      	beq.n	80092c4 <f_open+0x1d0>
						res = FR_DENIED;
 80092be:	2307      	movs	r3, #7
 80092c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80092c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d126      	bne.n	800931a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80092cc:	79fb      	ldrb	r3, [r7, #7]
 80092ce:	f003 0308 	and.w	r3, r3, #8
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d003      	beq.n	80092de <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80092d6:	79fb      	ldrb	r3, [r7, #7]
 80092d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092dc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80092e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80092ec:	79fb      	ldrb	r3, [r7, #7]
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	bf8c      	ite	hi
 80092f2:	2301      	movhi	r3, #1
 80092f4:	2300      	movls	r3, #0
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	461a      	mov	r2, r3
 80092fa:	f107 0314 	add.w	r3, r7, #20
 80092fe:	4611      	mov	r1, r2
 8009300:	4618      	mov	r0, r3
 8009302:	f7fe fb93 	bl	8007a2c <inc_lock>
 8009306:	4602      	mov	r2, r0
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d102      	bne.n	800931a <f_open+0x226>
 8009314:	2302      	movs	r3, #2
 8009316:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800931a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800931e:	2b00      	cmp	r3, #0
 8009320:	f040 8095 	bne.w	800944e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009328:	4611      	mov	r1, r2
 800932a:	4618      	mov	r0, r3
 800932c:	f7ff f9b4 	bl	8008698 <ld_clust>
 8009330:	4602      	mov	r2, r0
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009338:	331c      	adds	r3, #28
 800933a:	4618      	mov	r0, r3
 800933c:	f7fe fa0f 	bl	800775e <ld_dword>
 8009340:	4602      	mov	r2, r0
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	88da      	ldrh	r2, [r3, #6]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	79fa      	ldrb	r2, [r7, #7]
 800935e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2200      	movs	r2, #0
 800936a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2200      	movs	r2, #0
 8009370:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	3330      	adds	r3, #48	@ 0x30
 8009376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800937a:	2100      	movs	r1, #0
 800937c:	4618      	mov	r0, r3
 800937e:	f7fe fa79 	bl	8007874 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009382:	79fb      	ldrb	r3, [r7, #7]
 8009384:	f003 0320 	and.w	r3, r3, #32
 8009388:	2b00      	cmp	r3, #0
 800938a:	d060      	beq.n	800944e <f_open+0x35a>
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d05c      	beq.n	800944e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	68da      	ldr	r2, [r3, #12]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	895b      	ldrh	r3, [r3, #10]
 80093a0:	025b      	lsls	r3, r3, #9
 80093a2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80093b0:	e016      	b.n	80093e0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fe fd25 	bl	8007e06 <get_fat>
 80093bc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80093be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d802      	bhi.n	80093ca <f_open+0x2d6>
 80093c4:	2302      	movs	r3, #2
 80093c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80093ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093d0:	d102      	bne.n	80093d8 <f_open+0x2e4>
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093dc:	1ad3      	subs	r3, r2, r3
 80093de:	657b      	str	r3, [r7, #84]	@ 0x54
 80093e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d103      	bne.n	80093f0 <f_open+0x2fc>
 80093e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d8e0      	bhi.n	80093b2 <f_open+0x2be>
				}
				fp->clust = clst;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093f4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80093f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d127      	bne.n	800944e <f_open+0x35a>
 80093fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009404:	2b00      	cmp	r3, #0
 8009406:	d022      	beq.n	800944e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800940c:	4618      	mov	r0, r3
 800940e:	f7fe fcdb 	bl	8007dc8 <clust2sect>
 8009412:	6478      	str	r0, [r7, #68]	@ 0x44
 8009414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009416:	2b00      	cmp	r3, #0
 8009418:	d103      	bne.n	8009422 <f_open+0x32e>
						res = FR_INT_ERR;
 800941a:	2302      	movs	r3, #2
 800941c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009420:	e015      	b.n	800944e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009424:	0a5a      	lsrs	r2, r3, #9
 8009426:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009428:	441a      	add	r2, r3
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	7858      	ldrb	r0, [r3, #1]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6a1a      	ldr	r2, [r3, #32]
 800943c:	2301      	movs	r3, #1
 800943e:	f7fe f917 	bl	8007670 <disk_read>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d002      	beq.n	800944e <f_open+0x35a>
 8009448:	2301      	movs	r3, #1
 800944a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800944e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009452:	2b00      	cmp	r3, #0
 8009454:	d002      	beq.n	800945c <f_open+0x368>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2200      	movs	r2, #0
 800945a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800945c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009460:	4618      	mov	r0, r3
 8009462:	3760      	adds	r7, #96	@ 0x60
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08e      	sub	sp, #56	@ 0x38
 800946c:	af00      	add	r7, sp, #0
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	607a      	str	r2, [r7, #4]
 8009474:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	2200      	movs	r2, #0
 800947e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f107 0214 	add.w	r2, r7, #20
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff fdb7 	bl	8008ffc <validate>
 800948e:	4603      	mov	r3, r0
 8009490:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009494:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009498:	2b00      	cmp	r3, #0
 800949a:	d107      	bne.n	80094ac <f_read+0x44>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	7d5b      	ldrb	r3, [r3, #21]
 80094a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80094a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <f_read+0x4a>
 80094ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094b0:	e115      	b.n	80096de <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	7d1b      	ldrb	r3, [r3, #20]
 80094b6:	f003 0301 	and.w	r3, r3, #1
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d101      	bne.n	80094c2 <f_read+0x5a>
 80094be:	2307      	movs	r3, #7
 80094c0:	e10d      	b.n	80096de <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	68da      	ldr	r2, [r3, #12]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	f240 80fe 	bls.w	80096d4 <f_read+0x26c>
 80094d8:	6a3b      	ldr	r3, [r7, #32]
 80094da:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80094dc:	e0fa      	b.n	80096d4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f040 80c6 	bne.w	8009678 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	0a5b      	lsrs	r3, r3, #9
 80094f2:	697a      	ldr	r2, [r7, #20]
 80094f4:	8952      	ldrh	r2, [r2, #10]
 80094f6:	3a01      	subs	r2, #1
 80094f8:	4013      	ands	r3, r2
 80094fa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d12f      	bne.n	8009562 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d103      	bne.n	8009512 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009510:	e013      	b.n	800953a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d007      	beq.n	800952a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	4619      	mov	r1, r3
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f7fe fefe 	bl	8008322 <clmt_clust>
 8009526:	6338      	str	r0, [r7, #48]	@ 0x30
 8009528:	e007      	b.n	800953a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	4619      	mov	r1, r3
 8009532:	4610      	mov	r0, r2
 8009534:	f7fe fc67 	bl	8007e06 <get_fat>
 8009538:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800953a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953c:	2b01      	cmp	r3, #1
 800953e:	d804      	bhi.n	800954a <f_read+0xe2>
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2202      	movs	r2, #2
 8009544:	755a      	strb	r2, [r3, #21]
 8009546:	2302      	movs	r3, #2
 8009548:	e0c9      	b.n	80096de <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800954a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009550:	d104      	bne.n	800955c <f_read+0xf4>
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2201      	movs	r2, #1
 8009556:	755a      	strb	r2, [r3, #21]
 8009558:	2301      	movs	r3, #1
 800955a:	e0c0      	b.n	80096de <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009560:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	69db      	ldr	r3, [r3, #28]
 8009568:	4619      	mov	r1, r3
 800956a:	4610      	mov	r0, r2
 800956c:	f7fe fc2c 	bl	8007dc8 <clust2sect>
 8009570:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d104      	bne.n	8009582 <f_read+0x11a>
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2202      	movs	r2, #2
 800957c:	755a      	strb	r2, [r3, #21]
 800957e:	2302      	movs	r3, #2
 8009580:	e0ad      	b.n	80096de <f_read+0x276>
			sect += csect;
 8009582:	69ba      	ldr	r2, [r7, #24]
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	4413      	add	r3, r2
 8009588:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	0a5b      	lsrs	r3, r3, #9
 800958e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009592:	2b00      	cmp	r3, #0
 8009594:	d039      	beq.n	800960a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009596:	69fa      	ldr	r2, [r7, #28]
 8009598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959a:	4413      	add	r3, r2
 800959c:	697a      	ldr	r2, [r7, #20]
 800959e:	8952      	ldrh	r2, [r2, #10]
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d905      	bls.n	80095b0 <f_read+0x148>
					cc = fs->csize - csect;
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	895b      	ldrh	r3, [r3, #10]
 80095a8:	461a      	mov	r2, r3
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	7858      	ldrb	r0, [r3, #1]
 80095b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80095ba:	f7fe f859 	bl	8007670 <disk_read>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d004      	beq.n	80095ce <f_read+0x166>
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2201      	movs	r2, #1
 80095c8:	755a      	strb	r2, [r3, #21]
 80095ca:	2301      	movs	r3, #1
 80095cc:	e087      	b.n	80096de <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	7d1b      	ldrb	r3, [r3, #20]
 80095d2:	b25b      	sxtb	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	da14      	bge.n	8009602 <f_read+0x19a>
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a1a      	ldr	r2, [r3, #32]
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d90d      	bls.n	8009602 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6a1a      	ldr	r2, [r3, #32]
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	1ad3      	subs	r3, r2, r3
 80095ee:	025b      	lsls	r3, r3, #9
 80095f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095f2:	18d0      	adds	r0, r2, r3
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	3330      	adds	r3, #48	@ 0x30
 80095f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095fc:	4619      	mov	r1, r3
 80095fe:	f7fe f918 	bl	8007832 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	025b      	lsls	r3, r3, #9
 8009606:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009608:	e050      	b.n	80096ac <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	69ba      	ldr	r2, [r7, #24]
 8009610:	429a      	cmp	r2, r3
 8009612:	d02e      	beq.n	8009672 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	7d1b      	ldrb	r3, [r3, #20]
 8009618:	b25b      	sxtb	r3, r3
 800961a:	2b00      	cmp	r3, #0
 800961c:	da18      	bge.n	8009650 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	7858      	ldrb	r0, [r3, #1]
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6a1a      	ldr	r2, [r3, #32]
 800962c:	2301      	movs	r3, #1
 800962e:	f7fe f83f 	bl	80076b0 <disk_write>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d004      	beq.n	8009642 <f_read+0x1da>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2201      	movs	r2, #1
 800963c:	755a      	strb	r2, [r3, #21]
 800963e:	2301      	movs	r3, #1
 8009640:	e04d      	b.n	80096de <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	7d1b      	ldrb	r3, [r3, #20]
 8009646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800964a:	b2da      	uxtb	r2, r3
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	7858      	ldrb	r0, [r3, #1]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800965a:	2301      	movs	r3, #1
 800965c:	69ba      	ldr	r2, [r7, #24]
 800965e:	f7fe f807 	bl	8007670 <disk_read>
 8009662:	4603      	mov	r3, r0
 8009664:	2b00      	cmp	r3, #0
 8009666:	d004      	beq.n	8009672 <f_read+0x20a>
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2201      	movs	r2, #1
 800966c:	755a      	strb	r2, [r3, #21]
 800966e:	2301      	movs	r3, #1
 8009670:	e035      	b.n	80096de <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	69ba      	ldr	r2, [r7, #24]
 8009676:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	699b      	ldr	r3, [r3, #24]
 800967c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009680:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009684:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	429a      	cmp	r2, r3
 800968c:	d901      	bls.n	8009692 <f_read+0x22a>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	699b      	ldr	r3, [r3, #24]
 800969c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a0:	4413      	add	r3, r2
 80096a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096a4:	4619      	mov	r1, r3
 80096a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096a8:	f7fe f8c3 	bl	8007832 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80096ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b0:	4413      	add	r3, r2
 80096b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	699a      	ldr	r2, [r3, #24]
 80096b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ba:	441a      	add	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	619a      	str	r2, [r3, #24]
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c6:	441a      	add	r2, r3
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	601a      	str	r2, [r3, #0]
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d0:	1ad3      	subs	r3, r2, r3
 80096d2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f47f af01 	bne.w	80094de <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3738      	adds	r7, #56	@ 0x38
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b086      	sub	sp, #24
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f107 0208 	add.w	r2, r7, #8
 80096f4:	4611      	mov	r1, r2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7ff fc80 	bl	8008ffc <validate>
 80096fc:	4603      	mov	r3, r0
 80096fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009700:	7dfb      	ldrb	r3, [r7, #23]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d168      	bne.n	80097d8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	7d1b      	ldrb	r3, [r3, #20]
 800970a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800970e:	2b00      	cmp	r3, #0
 8009710:	d062      	beq.n	80097d8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	7d1b      	ldrb	r3, [r3, #20]
 8009716:	b25b      	sxtb	r3, r3
 8009718:	2b00      	cmp	r3, #0
 800971a:	da15      	bge.n	8009748 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	7858      	ldrb	r0, [r3, #1]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6a1a      	ldr	r2, [r3, #32]
 800972a:	2301      	movs	r3, #1
 800972c:	f7fd ffc0 	bl	80076b0 <disk_write>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d001      	beq.n	800973a <f_sync+0x54>
 8009736:	2301      	movs	r3, #1
 8009738:	e04f      	b.n	80097da <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	7d1b      	ldrb	r3, [r3, #20]
 800973e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009742:	b2da      	uxtb	r2, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009748:	f7fd fa18 	bl	8006b7c <get_fattime>
 800974c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800974e:	68ba      	ldr	r2, [r7, #8]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009754:	4619      	mov	r1, r3
 8009756:	4610      	mov	r0, r2
 8009758:	f7fe fa9a 	bl	8007c90 <move_window>
 800975c:	4603      	mov	r3, r0
 800975e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009760:	7dfb      	ldrb	r3, [r7, #23]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d138      	bne.n	80097d8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800976a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	330b      	adds	r3, #11
 8009770:	781a      	ldrb	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	330b      	adds	r3, #11
 8009776:	f042 0220 	orr.w	r2, r2, #32
 800977a:	b2d2      	uxtb	r2, r2
 800977c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6818      	ldr	r0, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	461a      	mov	r2, r3
 8009788:	68f9      	ldr	r1, [r7, #12]
 800978a:	f7fe ffa4 	bl	80086d6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f103 021c 	add.w	r2, r3, #28
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	4619      	mov	r1, r3
 800979a:	4610      	mov	r0, r2
 800979c:	f7fe f81d 	bl	80077da <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	3316      	adds	r3, #22
 80097a4:	6939      	ldr	r1, [r7, #16]
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fe f817 	bl	80077da <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	3312      	adds	r3, #18
 80097b0:	2100      	movs	r1, #0
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fd fff6 	bl	80077a4 <st_word>
					fs->wflag = 1;
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2201      	movs	r2, #1
 80097bc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7fe fa93 	bl	8007cec <sync_fs>
 80097c6:	4603      	mov	r3, r0
 80097c8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	7d1b      	ldrb	r3, [r3, #20]
 80097ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80097d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3718      	adds	r7, #24
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b084      	sub	sp, #16
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f7ff ff7b 	bl	80096e6 <f_sync>
 80097f0:	4603      	mov	r3, r0
 80097f2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d118      	bne.n	800982c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f107 0208 	add.w	r2, r7, #8
 8009800:	4611      	mov	r1, r2
 8009802:	4618      	mov	r0, r3
 8009804:	f7ff fbfa 	bl	8008ffc <validate>
 8009808:	4603      	mov	r3, r0
 800980a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d10c      	bne.n	800982c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	4618      	mov	r0, r3
 8009818:	f7fe f996 	bl	8007b48 <dec_lock>
 800981c:	4603      	mov	r3, r0
 800981e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009820:	7bfb      	ldrb	r3, [r7, #15]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d102      	bne.n	800982c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800982c:	7bfb      	ldrb	r3, [r7, #15]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b092      	sub	sp, #72	@ 0x48
 800983a:	af00      	add	r7, sp, #0
 800983c:	60f8      	str	r0, [r7, #12]
 800983e:	60b9      	str	r1, [r7, #8]
 8009840:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009842:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8009846:	f107 030c 	add.w	r3, r7, #12
 800984a:	2200      	movs	r2, #0
 800984c:	4618      	mov	r0, r3
 800984e:	f7ff f989 	bl	8008b64 <find_volume>
 8009852:	4603      	mov	r3, r0
 8009854:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8009858:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800985c:	2b00      	cmp	r3, #0
 800985e:	f040 8099 	bne.w	8009994 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009862:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986a:	691a      	ldr	r2, [r3, #16]
 800986c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986e:	695b      	ldr	r3, [r3, #20]
 8009870:	3b02      	subs	r3, #2
 8009872:	429a      	cmp	r2, r3
 8009874:	d804      	bhi.n	8009880 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009878:	691a      	ldr	r2, [r3, #16]
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	601a      	str	r2, [r3, #0]
 800987e:	e089      	b.n	8009994 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009880:	2300      	movs	r3, #0
 8009882:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d128      	bne.n	80098de <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800988c:	2302      	movs	r3, #2
 800988e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009892:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8009894:	f107 0314 	add.w	r3, r7, #20
 8009898:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800989a:	4618      	mov	r0, r3
 800989c:	f7fe fab3 	bl	8007e06 <get_fat>
 80098a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80098a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098a8:	d103      	bne.n	80098b2 <f_getfree+0x7c>
 80098aa:	2301      	movs	r3, #1
 80098ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098b0:	e063      	b.n	800997a <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80098b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d103      	bne.n	80098c0 <f_getfree+0x8a>
 80098b8:	2302      	movs	r3, #2
 80098ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098be:	e05c      	b.n	800997a <f_getfree+0x144>
					if (stat == 0) nfree++;
 80098c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d102      	bne.n	80098cc <f_getfree+0x96>
 80098c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098c8:	3301      	adds	r3, #1
 80098ca:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80098cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098ce:	3301      	adds	r3, #1
 80098d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d4:	695b      	ldr	r3, [r3, #20]
 80098d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098d8:	429a      	cmp	r2, r3
 80098da:	d3db      	bcc.n	8009894 <f_getfree+0x5e>
 80098dc:	e04d      	b.n	800997a <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80098de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e0:	695b      	ldr	r3, [r3, #20]
 80098e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e6:	6a1b      	ldr	r3, [r3, #32]
 80098e8:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80098ea:	2300      	movs	r3, #0
 80098ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ee:	2300      	movs	r3, #0
 80098f0:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 80098f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d113      	bne.n	8009920 <f_getfree+0xea>
							res = move_window(fs, sect++);
 80098f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fc:	1c5a      	adds	r2, r3, #1
 80098fe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009900:	4619      	mov	r1, r3
 8009902:	f7fe f9c5 	bl	8007c90 <move_window>
 8009906:	4603      	mov	r3, r0
 8009908:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800990c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009910:	2b00      	cmp	r3, #0
 8009912:	d131      	bne.n	8009978 <f_getfree+0x142>
							p = fs->win;
 8009914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009916:	3330      	adds	r3, #48	@ 0x30
 8009918:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800991a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800991e:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	2b02      	cmp	r3, #2
 8009926:	d10f      	bne.n	8009948 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800992a:	f7fd feff 	bl	800772c <ld_word>
 800992e:	4603      	mov	r3, r0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d102      	bne.n	800993a <f_getfree+0x104>
 8009934:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009936:	3301      	adds	r3, #1
 8009938:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800993a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993c:	3302      	adds	r3, #2
 800993e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009942:	3b02      	subs	r3, #2
 8009944:	637b      	str	r3, [r7, #52]	@ 0x34
 8009946:	e010      	b.n	800996a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009948:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800994a:	f7fd ff08 	bl	800775e <ld_dword>
 800994e:	4603      	mov	r3, r0
 8009950:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009954:	2b00      	cmp	r3, #0
 8009956:	d102      	bne.n	800995e <f_getfree+0x128>
 8009958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800995a:	3301      	adds	r3, #1
 800995c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800995e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009960:	3304      	adds	r3, #4
 8009962:	633b      	str	r3, [r7, #48]	@ 0x30
 8009964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009966:	3b04      	subs	r3, #4
 8009968:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800996a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800996c:	3b01      	subs	r3, #1
 800996e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1bd      	bne.n	80098f2 <f_getfree+0xbc>
 8009976:	e000      	b.n	800997a <f_getfree+0x144>
							if (res != FR_OK) break;
 8009978:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800997e:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009984:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009988:	791a      	ldrb	r2, [r3, #4]
 800998a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998c:	f042 0201 	orr.w	r2, r2, #1
 8009990:	b2d2      	uxtb	r2, r2
 8009992:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009994:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009998:	4618      	mov	r0, r3
 800999a:	3748      	adds	r7, #72	@ 0x48
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b088      	sub	sp, #32
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	607a      	str	r2, [r7, #4]
	int n = 0;
 80099ac:	2300      	movs	r3, #0
 80099ae:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80099b4:	e01c      	b.n	80099f0 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80099b6:	f107 0310 	add.w	r3, r7, #16
 80099ba:	f107 0114 	add.w	r1, r7, #20
 80099be:	2201      	movs	r2, #1
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f7ff fd51 	bl	8009468 <f_read>
		if (rc != 1) break;
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d117      	bne.n	80099fc <f_gets+0x5c>
		c = s[0];
 80099cc:	7d3b      	ldrb	r3, [r7, #20]
 80099ce:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80099d0:	7dfb      	ldrb	r3, [r7, #23]
 80099d2:	2b0d      	cmp	r3, #13
 80099d4:	d00b      	beq.n	80099ee <f_gets+0x4e>
		*p++ = c;
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	1c5a      	adds	r2, r3, #1
 80099da:	61ba      	str	r2, [r7, #24]
 80099dc:	7dfa      	ldrb	r2, [r7, #23]
 80099de:	701a      	strb	r2, [r3, #0]
		n++;
 80099e0:	69fb      	ldr	r3, [r7, #28]
 80099e2:	3301      	adds	r3, #1
 80099e4:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80099e6:	7dfb      	ldrb	r3, [r7, #23]
 80099e8:	2b0a      	cmp	r3, #10
 80099ea:	d009      	beq.n	8009a00 <f_gets+0x60>
 80099ec:	e000      	b.n	80099f0 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80099ee:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	3b01      	subs	r3, #1
 80099f4:	69fa      	ldr	r2, [r7, #28]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	dbdd      	blt.n	80099b6 <f_gets+0x16>
 80099fa:	e002      	b.n	8009a02 <f_gets+0x62>
		if (rc != 1) break;
 80099fc:	bf00      	nop
 80099fe:	e000      	b.n	8009a02 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8009a00:	bf00      	nop
	}
	*p = 0;
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	2200      	movs	r2, #0
 8009a06:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d001      	beq.n	8009a12 <f_gets+0x72>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	e000      	b.n	8009a14 <f_gets+0x74>
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3720      	adds	r7, #32
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b087      	sub	sp, #28
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009a32:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a34:	7a5b      	ldrb	r3, [r3, #9]
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d131      	bne.n	8009aa0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a3e:	7a5b      	ldrb	r3, [r3, #9]
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	461a      	mov	r2, r3
 8009a44:	4b1a      	ldr	r3, [pc, #104]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a46:	2100      	movs	r1, #0
 8009a48:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009a4a:	4b19      	ldr	r3, [pc, #100]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a4c:	7a5b      	ldrb	r3, [r3, #9]
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	4a17      	ldr	r2, [pc, #92]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4413      	add	r3, r2
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009a5a:	4b15      	ldr	r3, [pc, #84]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a5c:	7a5b      	ldrb	r3, [r3, #9]
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	461a      	mov	r2, r3
 8009a62:	4b13      	ldr	r3, [pc, #76]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a64:	4413      	add	r3, r2
 8009a66:	79fa      	ldrb	r2, [r7, #7]
 8009a68:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009a6a:	4b11      	ldr	r3, [pc, #68]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a6c:	7a5b      	ldrb	r3, [r3, #9]
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	1c5a      	adds	r2, r3, #1
 8009a72:	b2d1      	uxtb	r1, r2
 8009a74:	4a0e      	ldr	r2, [pc, #56]	@ (8009ab0 <FATFS_LinkDriverEx+0x94>)
 8009a76:	7251      	strb	r1, [r2, #9]
 8009a78:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009a7a:	7dbb      	ldrb	r3, [r7, #22]
 8009a7c:	3330      	adds	r3, #48	@ 0x30
 8009a7e:	b2da      	uxtb	r2, r3
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	3301      	adds	r3, #1
 8009a88:	223a      	movs	r2, #58	@ 0x3a
 8009a8a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	3302      	adds	r3, #2
 8009a90:	222f      	movs	r2, #47	@ 0x2f
 8009a92:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	3303      	adds	r3, #3
 8009a98:	2200      	movs	r2, #0
 8009a9a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	371c      	adds	r7, #28
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	2004069c 	.word	0x2004069c

08009ab4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009abe:	2200      	movs	r2, #0
 8009ac0:	6839      	ldr	r1, [r7, #0]
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f7ff ffaa 	bl	8009a1c <FATFS_LinkDriverEx>
 8009ac8:	4603      	mov	r3, r0
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3708      	adds	r7, #8
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <memset>:
 8009ad2:	4402      	add	r2, r0
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d100      	bne.n	8009adc <memset+0xa>
 8009ada:	4770      	bx	lr
 8009adc:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae0:	e7f9      	b.n	8009ad6 <memset+0x4>
	...

08009ae4 <__libc_init_array>:
 8009ae4:	b570      	push	{r4, r5, r6, lr}
 8009ae6:	4d0d      	ldr	r5, [pc, #52]	@ (8009b1c <__libc_init_array+0x38>)
 8009ae8:	4c0d      	ldr	r4, [pc, #52]	@ (8009b20 <__libc_init_array+0x3c>)
 8009aea:	1b64      	subs	r4, r4, r5
 8009aec:	10a4      	asrs	r4, r4, #2
 8009aee:	2600      	movs	r6, #0
 8009af0:	42a6      	cmp	r6, r4
 8009af2:	d109      	bne.n	8009b08 <__libc_init_array+0x24>
 8009af4:	4d0b      	ldr	r5, [pc, #44]	@ (8009b24 <__libc_init_array+0x40>)
 8009af6:	4c0c      	ldr	r4, [pc, #48]	@ (8009b28 <__libc_init_array+0x44>)
 8009af8:	f000 f818 	bl	8009b2c <_init>
 8009afc:	1b64      	subs	r4, r4, r5
 8009afe:	10a4      	asrs	r4, r4, #2
 8009b00:	2600      	movs	r6, #0
 8009b02:	42a6      	cmp	r6, r4
 8009b04:	d105      	bne.n	8009b12 <__libc_init_array+0x2e>
 8009b06:	bd70      	pop	{r4, r5, r6, pc}
 8009b08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b0c:	4798      	blx	r3
 8009b0e:	3601      	adds	r6, #1
 8009b10:	e7ee      	b.n	8009af0 <__libc_init_array+0xc>
 8009b12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b16:	4798      	blx	r3
 8009b18:	3601      	adds	r6, #1
 8009b1a:	e7f2      	b.n	8009b02 <__libc_init_array+0x1e>
 8009b1c:	08009c94 	.word	0x08009c94
 8009b20:	08009c94 	.word	0x08009c94
 8009b24:	08009c94 	.word	0x08009c94
 8009b28:	08009c98 	.word	0x08009c98

08009b2c <_init>:
 8009b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2e:	bf00      	nop
 8009b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b32:	bc08      	pop	{r3}
 8009b34:	469e      	mov	lr, r3
 8009b36:	4770      	bx	lr

08009b38 <_fini>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	bf00      	nop
 8009b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b3e:	bc08      	pop	{r3}
 8009b40:	469e      	mov	lr, r3
 8009b42:	4770      	bx	lr
