<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p406" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_406{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_406{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_406{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_406{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_406{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_406{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_406{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_406{left:69px;bottom:990px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#t9_406{left:69px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_406{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tb_406{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_406{left:69px;bottom:909px;letter-spacing:-0.13px;}
#td_406{left:95px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#te_406{left:69px;bottom:885px;letter-spacing:-0.13px;}
#tf_406{left:95px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tg_406{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_406{left:69px;bottom:845px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#ti_406{left:69px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_406{left:69px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_406{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_406{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tm_406{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tn_406{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_406{left:69px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_406{left:69px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_406{left:69px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_406{left:69px;bottom:664px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ts_406{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_406{left:69px;bottom:580px;letter-spacing:0.16px;}
#tu_406{left:150px;bottom:580px;letter-spacing:0.22px;word-spacing:0.07px;}
#tv_406{left:69px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tw_406{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_406{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_406{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_406{left:69px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t10_406{left:69px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_406{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_406{left:69px;bottom:422px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t13_406{left:69px;bottom:363px;letter-spacing:0.14px;}
#t14_406{left:151px;bottom:363px;letter-spacing:0.15px;}
#t15_406{left:69px;bottom:339px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_406{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t17_406{left:69px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_406{left:69px;bottom:281px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t19_406{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_406{left:69px;bottom:206px;letter-spacing:0.13px;}
#t1b_406{left:151px;bottom:206px;letter-spacing:0.16px;}
#t1c_406{left:69px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_406{left:69px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1e_406{left:69px;bottom:148px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1f_406{left:506px;bottom:148px;letter-spacing:-0.17px;word-spacing:-1.2px;}
#t1g_406{left:661px;bottom:148px;letter-spacing:-0.09px;}
#t1h_406{left:690px;bottom:148px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#t1i_406{left:69px;bottom:131px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_406{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_406{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_406{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_406{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_406{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_406{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts406" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg406Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg406" style="-webkit-user-select: none;"><object width="935" height="1210" data="406/406.svg" type="image/svg+xml" id="pdf406" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_406" class="t s1_406">17-2 </span><span id="t2_406" class="t s1_406">Vol. 1 </span>
<span id="t3_406" class="t s2_406">CONTROL-FLOW ENFORCEMENT TECHNOLOGY (CET) </span>
<span id="t4_406" class="t s3_406">stream must be an ENDBRANCH. If the next instruction is not an ENDBRANCH, the processor causes a control </span>
<span id="t5_406" class="t s3_406">protection exception (#CP); otherwise, the state machine moves back to IDLE state. </span>
<span id="t6_406" class="t s4_406">17.1.3 </span><span id="t7_406" class="t s4_406">Speculative Behavior when CET is Enabled </span>
<span id="t8_406" class="t s3_406">Speculative execution of near indirect JMP/CALL/RET indirect branches may be able to create an active side channel </span>
<span id="t9_406" class="t s3_406">vulnerability that reveals the contents of data. </span>
<span id="ta_406" class="t s3_406">There are two basic methods that an attacker may be able to use to control indirect branch speculation in order to </span>
<span id="tb_406" class="t s3_406">speculatively execute code that causes a side channel: </span>
<span id="tc_406" class="t s3_406">1. </span><span id="td_406" class="t s3_406">Attacker controlled prediction. </span>
<span id="te_406" class="t s3_406">2. </span><span id="tf_406" class="t s3_406">Attacker controlled jump redirection. </span>
<span id="tg_406" class="t s3_406">With attacker controlled prediction, the attacker trains indirect branch predictors such that the desired victim indi- </span>
<span id="th_406" class="t s3_406">rect branch goes to the attacker desired location. Examples include Branch Target Injection (also called “Variant 2” </span>
<span id="ti_406" class="t s3_406">and “Spectre”) and RSB wrap on underflow (also called “ret2spec”). </span>
<span id="tj_406" class="t s3_406">With attacker controlled jump redirection, the attacker controls a speculative-only value used as input to the indi- </span>
<span id="tk_406" class="t s3_406">rect branch so that the branch mispredicts to the attacker desired location. Examples of this include Bound Check </span>
<span id="tl_406" class="t s3_406">Bypass Store (where a speculative store containing an attacker controlled value may overwrite the indirect branch </span>
<span id="tm_406" class="t s3_406">target before the load of the target) and Speculative Store Bypass (where a load of the indirect branch target may </span>
<span id="tn_406" class="t s3_406">bypass the most recent store of the target value and thus speculatively read an older attacker controlled value at </span>
<span id="to_406" class="t s3_406">the same memory location). </span>
<span id="tp_406" class="t s3_406">In addition to the existing mitigation features like IBRS, STIBP, and IBPB, processors supporting CET will have a </span>
<span id="tq_406" class="t s3_406">variety of additional features to constrain control flow speculation in order to mitigate such attacks. For details on </span>
<span id="tr_406" class="t s3_406">these features, see Section 17.2.6, “Constraining Execution at Targets of RET,” and Section 17.3.8, “Constraining </span>
<span id="ts_406" class="t s3_406">Speculation after Missing ENDBRANCH.” </span>
<span id="tt_406" class="t s5_406">17.2 </span><span id="tu_406" class="t s5_406">SHADOW STACKS </span>
<span id="tv_406" class="t s3_406">A shadow stack is a second expand down stack used exclusively for control transfer operations. This stack is sepa- </span>
<span id="tw_406" class="t s3_406">rate from the data stack. The shadow stack is not used to store data and hence is not explicitly writeable by soft- </span>
<span id="tx_406" class="t s3_406">ware. Writes to the shadow stack are restricted to control transfer instructions and shadow stack management </span>
<span id="ty_406" class="t s3_406">instructions. The shadow stack feature can be enabled separately in user mode (CPL == 3) or supervisor mode </span>
<span id="tz_406" class="t s3_406">(CPL &lt; 3). </span>
<span id="t10_406" class="t s3_406">Shadow stacks operate only in protected mode. Shadow stacks cannot be enabled in virtual 8086 mode. </span>
<span id="t11_406" class="t s3_406">It is recommended to not configure the shadow stack in the linear address range 0 to 64 KB or adjacent to the </span>
<span id="t12_406" class="t s3_406">canonical address boundary. </span>
<span id="t13_406" class="t s4_406">17.2.1 </span><span id="t14_406" class="t s4_406">Shadow Stack Pointer and its Operand and Address Size Attributes </span>
<span id="t15_406" class="t s3_406">When CET is enabled the processor supports a new architectural register, shadow stack pointer (SSP), when the </span>
<span id="t16_406" class="t s3_406">processor supports the shadow stack feature. The SSP cannot be directly encoded as a source, destination or </span>
<span id="t17_406" class="t s3_406">memory operand in instructions. The SSP points to the current top of the shadow stack. </span>
<span id="t18_406" class="t s3_406">The width of the shadow stack is 32-bit in 32-bit/compatibility mode and is 64-bit in 64-bit mode. The address-size </span>
<span id="t19_406" class="t s3_406">attribute of the shadow stack is likewise 32-bit in 32-bit/compatibility mode and 64-bit in 64-bit mode. </span>
<span id="t1a_406" class="t s4_406">17.2.2 </span><span id="t1b_406" class="t s4_406">Terminology </span>
<span id="t1c_406" class="t s3_406">When shadow stacks are enabled, certain control transfer instructions/flows and shadow stack management </span>
<span id="t1d_406" class="t s3_406">instructions do loads and stores from and to the shadow stack. Such loads and stores from control transfer instruc- </span>
<span id="t1e_406" class="t s3_406">tions and shadow stack management instructions are termed as </span><span id="t1f_406" class="t s6_406">shadow-stack loads </span><span id="t1g_406" class="t s3_406">and </span><span id="t1h_406" class="t s6_406">shadow-stack stores </span>
<span id="t1i_406" class="t s3_406">to distinguish them from a loads and stores performed by other instructions like MOV, XSAVES, etc. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
