// Seed: 284311787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_12;
endmodule
module module_1 #(
    parameter id_13 = 32'd27,
    parameter id_16 = 32'd94
) (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    output supply1 id_10,
    input wand id_11,
    input wor id_12,
    input wor _id_13,
    output tri0 id_14,
    output uwire id_15,
    output supply0 _id_16,
    input tri id_17,
    output supply1 id_18,
    input tri0 id_19
);
  wire id_21;
  parameter [1  +  -1 'h0 : id_13] id_22 = -1 - -1;
  wire id_23;
  logic [id_16 : -1] id_24;
  ;
  always disable id_25;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_21,
      id_23,
      id_22,
      id_22,
      id_24,
      id_21,
      id_21,
      id_23,
      id_22
  );
  assign id_10 = id_3;
endmodule
