/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* pinE */
.set pinE__0__DR, CYREG_GPIO_PRT0_DR
.set pinE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinE__0__HSIOM_MASK, 0x000F0000
.set pinE__0__HSIOM_SHIFT, 16
.set pinE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinE__0__MASK, 0x10
.set pinE__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinE__0__OUT_SEL_SHIFT, 8
.set pinE__0__OUT_SEL_VAL, 1
.set pinE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinE__0__PC, CYREG_GPIO_PRT0_PC
.set pinE__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinE__0__PORT, 0
.set pinE__0__PS, CYREG_GPIO_PRT0_PS
.set pinE__0__SHIFT, 4
.set pinE__DR, CYREG_GPIO_PRT0_DR
.set pinE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinE__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinE__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__INTR, CYREG_GPIO_PRT0_INTR
.set pinE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinE__MASK, 0x10
.set pinE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinE__PC, CYREG_GPIO_PRT0_PC
.set pinE__PC2, CYREG_GPIO_PRT0_PC2
.set pinE__PORT, 0
.set pinE__PS, CYREG_GPIO_PRT0_PS
.set pinE__SHIFT, 4

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT3_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_1__0__HSIOM_MASK, 0x0F000000
.set LED_1__0__HSIOM_SHIFT, 24
.set LED_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_1__0__MASK, 0x40
.set LED_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_1__0__OUT_SEL_SHIFT, 12
.set LED_1__0__OUT_SEL_VAL, 0
.set LED_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_1__0__PC, CYREG_GPIO_PRT3_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_1__0__PORT, 3
.set LED_1__0__PS, CYREG_GPIO_PRT3_PS
.set LED_1__0__SHIFT, 6
.set LED_1__DR, CYREG_GPIO_PRT3_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT3_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_1__MASK, 0x40
.set LED_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_1__PC, CYREG_GPIO_PRT3_PC
.set LED_1__PC2, CYREG_GPIO_PRT3_PC2
.set LED_1__PORT, 3
.set LED_1__PS, CYREG_GPIO_PRT3_PS
.set LED_1__SHIFT, 6

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT3_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_2__0__HSIOM_MASK, 0xF0000000
.set LED_2__0__HSIOM_SHIFT, 28
.set LED_2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_2__0__MASK, 0x80
.set LED_2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_2__0__OUT_SEL_SHIFT, 14
.set LED_2__0__OUT_SEL_VAL, 1
.set LED_2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_2__0__PC, CYREG_GPIO_PRT3_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_2__0__PORT, 3
.set LED_2__0__PS, CYREG_GPIO_PRT3_PS
.set LED_2__0__SHIFT, 7
.set LED_2__DR, CYREG_GPIO_PRT3_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT3_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_2__MASK, 0x80
.set LED_2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_2__PC, CYREG_GPIO_PRT3_PC
.set LED_2__PC2, CYREG_GPIO_PRT3_PC2
.set LED_2__PORT, 3
.set LED_2__PS, CYREG_GPIO_PRT3_PS
.set LED_2__SHIFT, 7

/* pinRS */
.set pinRS__0__DR, CYREG_GPIO_PRT0_DR
.set pinRS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinRS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinRS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinRS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinRS__0__HSIOM_MASK, 0x00F00000
.set pinRS__0__HSIOM_SHIFT, 20
.set pinRS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinRS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinRS__0__MASK, 0x20
.set pinRS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinRS__0__OUT_SEL_SHIFT, 10
.set pinRS__0__OUT_SEL_VAL, 0
.set pinRS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRS__0__PC, CYREG_GPIO_PRT0_PC
.set pinRS__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinRS__0__PORT, 0
.set pinRS__0__PS, CYREG_GPIO_PRT0_PS
.set pinRS__0__SHIFT, 5
.set pinRS__DR, CYREG_GPIO_PRT0_DR
.set pinRS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinRS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinRS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinRS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__INTR, CYREG_GPIO_PRT0_INTR
.set pinRS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinRS__MASK, 0x20
.set pinRS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRS__PC, CYREG_GPIO_PRT0_PC
.set pinRS__PC2, CYREG_GPIO_PRT0_PC2
.set pinRS__PORT, 0
.set pinRS__PS, CYREG_GPIO_PRT0_PS
.set pinRS__SHIFT, 5

/* pinDB4 */
.set pinDB4__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB4__0__HSIOM_MASK, 0x0000F000
.set pinDB4__0__HSIOM_SHIFT, 12
.set pinDB4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB4__0__MASK, 0x08
.set pinDB4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB4__0__OUT_SEL_SHIFT, 6
.set pinDB4__0__OUT_SEL_VAL, 1
.set pinDB4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB4__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB4__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB4__0__PORT, 1
.set pinDB4__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB4__0__SHIFT, 3
.set pinDB4__DR, CYREG_GPIO_PRT1_DR
.set pinDB4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB4__MASK, 0x08
.set pinDB4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB4__PC, CYREG_GPIO_PRT1_PC
.set pinDB4__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB4__PORT, 1
.set pinDB4__PS, CYREG_GPIO_PRT1_PS
.set pinDB4__SHIFT, 3

/* pinDB5 */
.set pinDB5__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB5__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB5__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB5__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB5__0__HSIOM_MASK, 0x00000F00
.set pinDB5__0__HSIOM_SHIFT, 8
.set pinDB5__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB5__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB5__0__MASK, 0x04
.set pinDB5__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB5__0__OUT_SEL_SHIFT, 4
.set pinDB5__0__OUT_SEL_VAL, 0
.set pinDB5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB5__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB5__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB5__0__PORT, 1
.set pinDB5__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB5__0__SHIFT, 2
.set pinDB5__DR, CYREG_GPIO_PRT1_DR
.set pinDB5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB5__MASK, 0x04
.set pinDB5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB5__PC, CYREG_GPIO_PRT1_PC
.set pinDB5__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB5__PORT, 1
.set pinDB5__PS, CYREG_GPIO_PRT1_PS
.set pinDB5__SHIFT, 2

/* pinDB6 */
.set pinDB6__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB6__0__HSIOM_MASK, 0x000000F0
.set pinDB6__0__HSIOM_SHIFT, 4
.set pinDB6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB6__0__MASK, 0x02
.set pinDB6__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB6__0__OUT_SEL_SHIFT, 2
.set pinDB6__0__OUT_SEL_VAL, 3
.set pinDB6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB6__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB6__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB6__0__PORT, 1
.set pinDB6__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB6__0__SHIFT, 1
.set pinDB6__DR, CYREG_GPIO_PRT1_DR
.set pinDB6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB6__MASK, 0x02
.set pinDB6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB6__PC, CYREG_GPIO_PRT1_PC
.set pinDB6__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB6__PORT, 1
.set pinDB6__PS, CYREG_GPIO_PRT1_PS
.set pinDB6__SHIFT, 1

/* pinDB7 */
.set pinDB7__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB7__0__HSIOM_MASK, 0x0000000F
.set pinDB7__0__HSIOM_SHIFT, 0
.set pinDB7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB7__0__MASK, 0x01
.set pinDB7__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB7__0__OUT_SEL_SHIFT, 0
.set pinDB7__0__OUT_SEL_VAL, 2
.set pinDB7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB7__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB7__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB7__0__PORT, 1
.set pinDB7__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB7__0__SHIFT, 0
.set pinDB7__DR, CYREG_GPIO_PRT1_DR
.set pinDB7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB7__MASK, 0x01
.set pinDB7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB7__PC, CYREG_GPIO_PRT1_PC
.set pinDB7__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB7__PORT, 1
.set pinDB7__PS, CYREG_GPIO_PRT1_PS
.set pinDB7__SHIFT, 0

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock_1__DIV_ID, 0x00000043
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_PWM */
.set Clock_PWM__CTRL_REGISTER, CYREG_PERI_PCLK_CTL9
.set Clock_PWM__DIV_ID, 0x00000042
.set Clock_PWM__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_PWM__PA_DIV_ID, 0x000000FF

/* LED_CONTROL */
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
.set LED_CONTROL_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set LED_CONTROL_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set LED_CONTROL_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set LED_CONTROL_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set LED_CONTROL_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set LED_CONTROL_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set LED_CONTROL_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set LED_CONTROL_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set LED_CONTROL_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set LED_CONTROL_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set LED_CONTROL_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Pin_PWM_Out */
.set Pin_PWM_Out__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_PWM_Out__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_PWM_Out__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_PWM_Out__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_PWM_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_PWM_Out__0__HSIOM_MASK, 0x00F00000
.set Pin_PWM_Out__0__HSIOM_SHIFT, 20
.set Pin_PWM_Out__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out__0__MASK, 0x20
.set Pin_PWM_Out__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out__0__OUT_SEL_SHIFT, 10
.set Pin_PWM_Out__0__OUT_SEL_VAL, -1
.set Pin_PWM_Out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_Out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_Out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_Out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_Out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_Out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_Out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_Out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_Out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_Out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_Out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_Out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_Out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_Out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_Out__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_PWM_Out__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_PWM_Out__0__PORT, 3
.set Pin_PWM_Out__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_PWM_Out__0__SHIFT, 5
.set Pin_PWM_Out__DR, CYREG_GPIO_PRT3_DR
.set Pin_PWM_Out__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_PWM_Out__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_PWM_Out__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_PWM_Out__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out__MASK, 0x20
.set Pin_PWM_Out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_Out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_Out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_Out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_Out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_Out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_Out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_Out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_Out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_Out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_Out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_Out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_Out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_Out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_Out__PC, CYREG_GPIO_PRT3_PC
.set Pin_PWM_Out__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_PWM_Out__PORT, 3
.set Pin_PWM_Out__PS, CYREG_GPIO_PRT3_PS
.set Pin_PWM_Out__SHIFT, 5
.set Pin_PWM_Out_1__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_PWM_Out_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_PWM_Out_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_PWM_Out_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_PWM_Out_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_PWM_Out_1__0__HSIOM_MASK, 0x000F0000
.set Pin_PWM_Out_1__0__HSIOM_SHIFT, 16
.set Pin_PWM_Out_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out_1__0__MASK, 0x10
.set Pin_PWM_Out_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out_1__0__OUT_SEL_SHIFT, 8
.set Pin_PWM_Out_1__0__OUT_SEL_VAL, 2
.set Pin_PWM_Out_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_Out_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_Out_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_Out_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_Out_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_Out_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_Out_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_Out_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_Out_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_Out_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_Out_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_Out_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_Out_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_Out_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_Out_1__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_PWM_Out_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_PWM_Out_1__0__PORT, 3
.set Pin_PWM_Out_1__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_PWM_Out_1__0__SHIFT, 4
.set Pin_PWM_Out_1__DR, CYREG_GPIO_PRT3_DR
.set Pin_PWM_Out_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_PWM_Out_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_PWM_Out_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_PWM_Out_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out_1__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_PWM_Out_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_PWM_Out_1__MASK, 0x10
.set Pin_PWM_Out_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_Out_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_Out_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_Out_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_Out_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_Out_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_Out_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_Out_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_Out_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_Out_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_Out_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_Out_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_Out_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_Out_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_Out_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_Out_1__PC, CYREG_GPIO_PRT3_PC
.set Pin_PWM_Out_1__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_PWM_Out_1__PORT, 3
.set Pin_PWM_Out_1__PS, CYREG_GPIO_PRT3_PS
.set Pin_PWM_Out_1__SHIFT, 4

/* CapSense_CSD */
.set CapSense_CSD_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CSD_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CSD_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CSD_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CSD_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_CSD_Cmod__0__HSIOM_MASK, 0x0000000F
.set CapSense_CSD_Cmod__0__HSIOM_SHIFT, 0
.set CapSense_CSD_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__0__MASK, 0x01
.set CapSense_CSD_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CSD_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CSD_Cmod__0__PORT, 4
.set CapSense_CSD_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CSD_Cmod__0__SHIFT, 0
.set CapSense_CSD_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CSD_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CSD_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CSD_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CSD_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__Cmod__MASK, 0x01
.set CapSense_CSD_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CSD_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CSD_Cmod__Cmod__PORT, 4
.set CapSense_CSD_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CSD_Cmod__Cmod__SHIFT, 0
.set CapSense_CSD_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CSD_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CSD_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CSD_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CSD_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CSD_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CSD_Cmod__MASK, 0x01
.set CapSense_CSD_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CSD_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CSD_Cmod__PORT, 4
.set CapSense_CSD_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CSD_Cmod__SHIFT, 0
.set CapSense_CSD_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
.set CapSense_CSD_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_CSD_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_CSD_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_CSD_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_CSD_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_CSD_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_CSD_ISR__INTC_MASK, 0x10000
.set CapSense_CSD_ISR__INTC_NUMBER, 16
.set CapSense_CSD_ISR__INTC_PRIOR_MASK, 0xC0
.set CapSense_CSD_ISR__INTC_PRIOR_NUM, 3
.set CapSense_CSD_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_CSD_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_CSD_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_CSD_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set CapSense_CSD_SampleClk__DIV_ID, 0x00000040
.set CapSense_CSD_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_CSD_SampleClk__PA_DIV_ID, 0x000000FF
.set CapSense_CSD_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set CapSense_CSD_SenseClk__DIV_ID, 0x00000041
.set CapSense_CSD_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_CSD_SenseClk__PA_DIV_ID, 0x000000FF
.set CapSense_CSD_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_CSD_Sns__0__HSIOM_MASK, 0x000000F0
.set CapSense_CSD_Sns__0__HSIOM_SHIFT, 4
.set CapSense_CSD_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__0__MASK, 0x02
.set CapSense_CSD_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__0__PORT, 2
.set CapSense_CSD_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__0__SHIFT, 1
.set CapSense_CSD_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_CSD_Sns__1__HSIOM_MASK, 0x00000F00
.set CapSense_CSD_Sns__1__HSIOM_SHIFT, 8
.set CapSense_CSD_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__1__MASK, 0x04
.set CapSense_CSD_Sns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__1__PORT, 2
.set CapSense_CSD_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__1__SHIFT, 2
.set CapSense_CSD_Sns__2__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_CSD_Sns__2__HSIOM_MASK, 0x0000F000
.set CapSense_CSD_Sns__2__HSIOM_SHIFT, 12
.set CapSense_CSD_Sns__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__2__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__2__MASK, 0x08
.set CapSense_CSD_Sns__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__2__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__2__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__2__PORT, 2
.set CapSense_CSD_Sns__2__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__2__SHIFT, 3
.set CapSense_CSD_Sns__3__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_CSD_Sns__3__HSIOM_MASK, 0x000F0000
.set CapSense_CSD_Sns__3__HSIOM_SHIFT, 16
.set CapSense_CSD_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__3__MASK, 0x10
.set CapSense_CSD_Sns__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__3__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__3__PORT, 2
.set CapSense_CSD_Sns__3__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__3__SHIFT, 4
.set CapSense_CSD_Sns__4__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_CSD_Sns__4__HSIOM_MASK, 0x00F00000
.set CapSense_CSD_Sns__4__HSIOM_SHIFT, 20
.set CapSense_CSD_Sns__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__4__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__4__MASK, 0x20
.set CapSense_CSD_Sns__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__4__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__4__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__4__PORT, 2
.set CapSense_CSD_Sns__4__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__4__SHIFT, 5
.set CapSense_CSD_Sns__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__MASK, 0x02
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PORT, 2
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__LinearSlider0_e0__LS__SHIFT, 1
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__MASK, 0x04
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PORT, 2
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__LinearSlider0_e1__LS__SHIFT, 2
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__MASK, 0x08
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PORT, 2
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__LinearSlider0_e2__LS__SHIFT, 3
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__MASK, 0x10
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PORT, 2
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__LinearSlider0_e3__LS__SHIFT, 4
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__MASK, 0x20
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PORT, 2
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_CSD_Sns__LinearSlider0_e4__LS__SHIFT, 5
.set CapSense_CSD_Sns__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_CSD_Sns__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_CSD_Sns__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_CSD_Sns__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_CSD_Sns__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_CSD_Sns__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_CSD_Sns__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_CSD_Sns__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_CSD_Sns__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_CSD_Sns__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_CSD_Sns__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_CSD_Sns__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_CSD_Sns__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_CSD_Sns__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_CSD_Sns__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_CSD_Sns__PC, CYREG_GPIO_PRT2_PC
.set CapSense_CSD_Sns__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_CSD_Sns__PORT, 2
.set CapSense_CSD_Sns__PS, CYREG_GPIO_PRT2_PS

/* PWMBacklight */
.set PWMBacklight_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWMBacklight_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWMBacklight_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWMBacklight_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWMBacklight_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWMBacklight_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWMBacklight_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWMBacklight_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWMBacklight_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_JoyStick */
.set Pin_JoyStick__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_JoyStick__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_JoyStick__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_JoyStick__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_JoyStick__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_JoyStick__0__HSIOM_MASK, 0x0000000F
.set Pin_JoyStick__0__HSIOM_SHIFT, 0
.set Pin_JoyStick__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__0__MASK, 0x01
.set Pin_JoyStick__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_JoyStick__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_JoyStick__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_JoyStick__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_JoyStick__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_JoyStick__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_JoyStick__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_JoyStick__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_JoyStick__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_JoyStick__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_JoyStick__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_JoyStick__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_JoyStick__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_JoyStick__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_JoyStick__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_JoyStick__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_JoyStick__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_JoyStick__0__PORT, 3
.set Pin_JoyStick__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_JoyStick__0__SHIFT, 0
.set Pin_JoyStick__DR, CYREG_GPIO_PRT3_DR
.set Pin_JoyStick__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_JoyStick__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_JoyStick__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_JoyStick__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__MASK, 0x01
.set Pin_JoyStick__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_JoyStick__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_JoyStick__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_JoyStick__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_JoyStick__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_JoyStick__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_JoyStick__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_JoyStick__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_JoyStick__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_JoyStick__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_JoyStick__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_JoyStick__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_JoyStick__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_JoyStick__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_JoyStick__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_JoyStick__PC, CYREG_GPIO_PRT3_PC
.set Pin_JoyStick__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_JoyStick__PORT, 3
.set Pin_JoyStick__PS, CYREG_GPIO_PRT3_PS
.set Pin_JoyStick__SHIFT, 0

/* pinBacklight */
.set pinBacklight__0__DR, CYREG_GPIO_PRT0_DR
.set pinBacklight__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinBacklight__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinBacklight__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinBacklight__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinBacklight__0__HSIOM_MASK, 0x00000F00
.set pinBacklight__0__HSIOM_SHIFT, 8
.set pinBacklight__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinBacklight__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinBacklight__0__MASK, 0x04
.set pinBacklight__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinBacklight__0__OUT_SEL_SHIFT, 4
.set pinBacklight__0__OUT_SEL_VAL, -1
.set pinBacklight__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinBacklight__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinBacklight__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinBacklight__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinBacklight__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinBacklight__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinBacklight__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinBacklight__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinBacklight__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinBacklight__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinBacklight__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinBacklight__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinBacklight__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinBacklight__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinBacklight__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinBacklight__0__PC, CYREG_GPIO_PRT0_PC
.set pinBacklight__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinBacklight__0__PORT, 0
.set pinBacklight__0__PS, CYREG_GPIO_PRT0_PS
.set pinBacklight__0__SHIFT, 2
.set pinBacklight__DR, CYREG_GPIO_PRT0_DR
.set pinBacklight__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinBacklight__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinBacklight__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinBacklight__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__INTR, CYREG_GPIO_PRT0_INTR
.set pinBacklight__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinBacklight__MASK, 0x04
.set pinBacklight__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinBacklight__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinBacklight__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinBacklight__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinBacklight__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinBacklight__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinBacklight__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinBacklight__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinBacklight__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinBacklight__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinBacklight__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinBacklight__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinBacklight__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinBacklight__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinBacklight__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinBacklight__PC, CYREG_GPIO_PRT0_PC
.set pinBacklight__PC2, CYREG_GPIO_PRT0_PC2
.set pinBacklight__PORT, 0
.set pinBacklight__PS, CYREG_GPIO_PRT0_PS
.set pinBacklight__SHIFT, 2

/* ADC_SAR_Seq_Button */
.set ADC_SAR_Seq_Button_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000044
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_Button_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_SAR_Seq_Button_intClock__DIV_ID, 0x00000044
.set ADC_SAR_Seq_Button_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set ADC_SAR_Seq_Button_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_Seq_Button_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_Button_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_Button_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_Button_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_Button_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_Button_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
