[03/21 17:02:20      0] 
[03/21 17:02:20      0] Cadence Innovus(TM) Implementation System.
[03/21 17:02:20      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/21 17:02:20      0] 
[03/21 17:02:20      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/21 17:02:20      0] Options:	
[03/21 17:02:20      0] Date:		Fri Mar 21 17:02:20 2025
[03/21 17:02:20      0] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/21 17:02:20      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/21 17:02:20      0] 
[03/21 17:02:20      0] License:
[03/21 17:02:20      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/21 17:02:20      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/21 17:02:21      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 17:02:21      0] 
[03/21 17:02:21      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 17:02:21      0] 
[03/21 17:02:21      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/21 17:02:21      0] 
[03/21 17:02:29      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/21 17:02:29      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/21 17:02:29      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/21 17:02:29      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/21 17:02:29      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/21 17:02:29      7] @(#)CDS: CPE v15.23-s045
[03/21 17:02:29      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/21 17:02:29      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/21 17:02:29      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/21 17:02:29      7] @(#)CDS: RCDB 11.7
[03/21 17:02:29      7] --- Running on ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/21 17:02:29      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf.

[03/21 17:02:30      8] 
[03/21 17:02:30      8] **INFO:  MMMC transition support version v31-84 
[03/21 17:02:30      8] 
[03/21 17:02:30      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/21 17:02:30      8] <CMD> suppressMessage ENCEXT-2799
[03/21 17:02:30      8] <CMD> getDrawView
[03/21 17:02:30      8] <CMD> loadWorkspace -name Physical
[03/21 17:02:30      8] <CMD> win
[03/21 17:02:45     10] <CMD> set init_pwr_net VDD
[03/21 17:02:45     10] <CMD> set init_gnd_net VSS
[03/21 17:02:45     10] <CMD> set init_verilog ./netlist/core.v
[03/21 17:02:45     10] <CMD> set init_design_netlisttype Verilog
[03/21 17:02:45     10] <CMD> set init_design_settop 1
[03/21 17:02:45     10] <CMD> set init_top_cell core
[03/21 17:02:45     10] <CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
[03/21 17:02:45     10] <CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
[03/21 17:02:45     10] <CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
[03/21 17:02:45     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/21 17:02:45     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/21 17:02:45     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/21 17:02:45     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/21 17:02:45     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/21 17:02:45     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/21 17:02:45     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/21 17:02:45     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/21 17:02:45     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/21 17:02:45     10] 
[03/21 17:02:45     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/21 17:02:45     10] 
[03/21 17:02:45     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/21 17:02:45     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/21 17:02:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/21 17:02:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/21 17:02:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/21 17:02:45     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/21 17:02:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/21 17:02:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/21 17:02:45     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/21 17:02:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:02:45     10] The LEF parser will ignore this statement.
[03/21 17:02:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/21 17:02:45     10] Set DBUPerIGU to M2 pitch 400.
[03/21 17:02:46     10] 
[03/21 17:02:46     10] Loading LEF file ./subckt/sram_w16.lef ...
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-200' for more detail.
[03/21 17:02:46     10] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/21 17:02:46     10] To increase the message display limit, refer to the product command reference manual.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:02:46     10] Type 'man IMPLF-201' for more detail.
[03/21 17:02:46     10] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/21 17:02:46     10] To increase the message display limit, refer to the product command reference manual.
[03/21 17:02:46     10] 
[03/21 17:02:46     10] viaInitial starts at Fri Mar 21 17:02:46 2025
viaInitial ends at Fri Mar 21 17:02:46 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/21 17:02:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/21 17:02:46     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/21 17:02:47     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/21 17:02:47     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/subckt/sram_w16_WC.lib' ...
[03/21 17:02:47     11] Read 1 cells in library 'sram_w16' 
[03/21 17:02:47     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/21 17:02:48     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/21 17:02:48     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/subckt/sram_w16_BC.lib' ...
[03/21 17:02:48     12] Read 1 cells in library 'sram_w16' 
[03/21 17:02:48     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.47min, fe_mem=468.4M) ***
[03/21 17:02:48     12] *** Begin netlist parsing (mem=468.4M) ***
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 17:02:48     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/21 17:02:48     12] To increase the message display limit, refer to the product command reference manual.
[03/21 17:02:48     12] Created 812 new cells from 4 timing libraries.
[03/21 17:02:48     12] Reading netlist ...
[03/21 17:02:48     12] Backslashed names will retain backslash and a trailing blank character.
[03/21 17:02:48     13] Reading verilog netlist './netlist/core.v'
[03/21 17:02:48     13] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 17:02:48     13] Type 'man IMPVL-209' for more detail.
[03/21 17:02:48     13] **WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
[03/21 17:02:48     13] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 17:02:48     13] Type 'man IMPVL-209' for more detail.
[03/21 17:02:48     13] **WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.
[03/21 17:02:48     13] 
[03/21 17:02:48     13] *** Memory Usage v#1 (Current mem = 495.926M, initial mem = 149.258M) ***
[03/21 17:02:48     13] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=495.9M) ***
[03/21 17:02:48     13] Set top cell to core.
[03/21 17:02:48     13] Hooked 1624 DB cells to tlib cells.
[03/21 17:02:48     13] Starting recursive module instantiation check.
[03/21 17:02:48     13] No recursion found.
[03/21 17:02:48     13] Building hierarchical netlist for Cell core ...
[03/21 17:02:48     13] *** Netlist is unique.
[03/21 17:02:48     13] ** info: there are 1869 modules.
[03/21 17:02:48     13] ** info: there are 37489 stdCell insts.
[03/21 17:02:48     13] ** info: there are 3 macros.
[03/21 17:02:49     13] 
[03/21 17:02:49     13] *** Memory Usage v#1 (Current mem = 572.438M, initial mem = 149.258M) ***
[03/21 17:02:49     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 17:02:49     13] Type 'man IMPFP-3961' for more detail.
[03/21 17:02:49     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 17:02:49     13] Type 'man IMPFP-3961' for more detail.
[03/21 17:02:49     13] Set Default Net Delay as 1000 ps.
[03/21 17:02:49     13] Set Default Net Load as 0.5 pF. 
[03/21 17:02:49     13] Set Default Input Pin Transition as 0.1 ps.
[03/21 17:02:49     14] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 17:02:49     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 17:02:49     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:02:49     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:02:49     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 17:02:49     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 17:02:49     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 17:02:49     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:02:49     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:02:49     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 17:02:49     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 17:02:49     14] Importing multi-corner RC tables ... 
[03/21 17:02:49     14] Summary of Active RC-Corners : 
[03/21 17:02:49     14]  
[03/21 17:02:49     14]  Analysis View: WC_VIEW
[03/21 17:02:49     14]     RC-Corner Name        : Cmax
[03/21 17:02:49     14]     RC-Corner Index       : 0
[03/21 17:02:49     14]     RC-Corner Temperature : 125 Celsius
[03/21 17:02:49     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 17:02:49     14]     RC-Corner PreRoute Res Factor         : 1
[03/21 17:02:49     14]     RC-Corner PreRoute Cap Factor         : 1
[03/21 17:02:49     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 17:02:49     14]  
[03/21 17:02:49     14]  Analysis View: BC_VIEW
[03/21 17:02:49     14]     RC-Corner Name        : Cmin
[03/21 17:02:49     14]     RC-Corner Index       : 1
[03/21 17:02:49     14]     RC-Corner Temperature : -40 Celsius
[03/21 17:02:49     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 17:02:49     14]     RC-Corner PreRoute Res Factor         : 1
[03/21 17:02:49     14]     RC-Corner PreRoute Cap Factor         : 1
[03/21 17:02:49     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 17:02:49     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:02:49     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 17:02:49     14] *Info: initialize multi-corner CTS.
[03/21 17:02:49     14] Reading timing constraints file './constraints/core.sdc' ...
[03/21 17:02:49     14] Current (total cpu=0:00:14.3, real=0:00:29.0, peak res=330.1M, current mem=697.9M)
[03/21 17:02:49     14] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/core.sdc, Line 9).
[03/21 17:02:49     14] 
[03/21 17:02:49     14] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 Warnings and 20 Errors.
[03/21 17:02:49     14] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=345.4M, current mem=715.1M)
[03/21 17:02:49     14] Current (total cpu=0:00:14.4, real=0:00:29.0, peak res=345.4M, current mem=715.1M)
[03/21 17:02:49     14] Summary for sequential cells idenfication: 
[03/21 17:02:49     14] Identified SBFF number: 199
[03/21 17:02:49     14] Identified MBFF number: 0
[03/21 17:02:49     14] Not identified SBFF number: 0
[03/21 17:02:49     14] Not identified MBFF number: 0
[03/21 17:02:49     14] Number of sequential cells which are not FFs: 104
[03/21 17:02:49     14] 
[03/21 17:02:49     14] Total number of combinational cells: 492
[03/21 17:02:49     14] Total number of sequential cells: 303
[03/21 17:02:49     14] Total number of tristate cells: 11
[03/21 17:02:49     14] Total number of level shifter cells: 0
[03/21 17:02:49     14] Total number of power gating cells: 0
[03/21 17:02:49     14] Total number of isolation cells: 0
[03/21 17:02:49     14] Total number of power switch cells: 0
[03/21 17:02:49     14] Total number of pulse generator cells: 0
[03/21 17:02:49     14] Total number of always on buffers: 0
[03/21 17:02:49     14] Total number of retention cells: 0
[03/21 17:02:49     14] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 17:02:49     14] Total number of usable buffers: 18
[03/21 17:02:49     14] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 17:02:49     14] Total number of unusable buffers: 9
[03/21 17:02:49     14] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 17:02:49     14] Total number of usable inverters: 18
[03/21 17:02:49     14] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 17:02:49     14] Total number of unusable inverters: 9
[03/21 17:02:49     14] List of identified usable delay cells:
[03/21 17:02:49     14] Total number of identified usable delay cells: 0
[03/21 17:02:49     14] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 17:02:49     14] Total number of identified unusable delay cells: 9
[03/21 17:02:49     14] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 17:02:50     14] 
[03/21 17:02:50     14] *** Summary of all messages that are not suppressed in this session:
[03/21 17:02:50     14] Severity  ID               Count  Summary                                  
[03/21 17:02:50     14] WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 17:02:50     14] WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 17:02:50     14] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/21 17:02:50     14] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/21 17:02:50     14] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/21 17:02:50     14] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/21 17:02:50     14] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/21 17:02:50     14] WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
[03/21 17:02:50     14] WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 17:02:50     14] WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
[03/21 17:02:50     14] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/21 17:02:50     14] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/21 17:02:50     14] *** Message Summary: 1902 warning(s), 2 error(s)
[03/21 17:02:50     14] 
[03/21 17:02:50     14] <CMD> set_interactive_constraint_modes {CON}
[03/21 17:02:50     14] <CMD> setDesignMode -process 65
[03/21 17:02:50     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/21 17:02:50     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/21 17:02:50     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/21 17:02:50     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/21 17:02:50     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/21 17:02:50     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/21 17:03:15     18] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat core
[03/21 17:03:15     18] exclude_path_collection 0
[03/21 17:03:15     18] Resetting process node dependent CCOpt properties.
[03/21 17:03:15     18] Reset to color id 0 for mac_array_instance (mac_array_col8_bw8_bw_psum20_pr16) and all their descendants.
[03/21 17:03:15     18] Reset to color id 0 for ofifo_inst (ofifo_col8_bw20) and all their descendants.
[03/21 17:03:15     18] Reset to color id 0 for sfp_instance (sfp_row_col8_bw8_bw_psum20) and all their descendants.
[03/21 17:03:15     18] Free PSO.
[03/21 17:03:16     18] Reset cap table.
[03/21 17:03:16     18] Cleaning up the current multi-corner RC extraction setup.
[03/21 17:03:16     18] Resetting process node dependent CCOpt properties.
[03/21 17:03:16     18] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/21 17:03:16     18] 
[03/21 17:03:16     18] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/21 17:03:16     19] Set DBUPerIGU to 1000.
[03/21 17:03:16     19] Set net toggle Scale Factor to 1.00
[03/21 17:03:16     19] Set Shrink Factor to 1.00000
[03/21 17:03:16     19] Set net toggle Scale Factor to 1.00
[03/21 17:03:16     19] Set Shrink Factor to 1.00000
[03/21 17:03:16     19] Set net toggle Scale Factor to 1.00
[03/21 17:03:16     19] Set Shrink Factor to 1.00000
[03/21 17:03:16     19] 
[03/21 17:03:16     19] *** Memory Usage v#1 (Current mem = 854.742M, initial mem = 149.258M) ***
[03/21 17:03:16     19] 
[03/21 17:03:16     19] 
[03/21 17:03:16     19] Info (SM2C): Status of key globals:
[03/21 17:03:16     19] 	 MMMC-by-default flow     : 1
[03/21 17:03:16     19] 	 Default MMMC objs envvar : 0
[03/21 17:03:16     19] 	 Data portability         : 0
[03/21 17:03:16     19] 	 MMMC PV Emulation        : 0
[03/21 17:03:16     19] 	 MMMC debug               : 0
[03/21 17:03:16     19] 	 Init_Design flow         : 1
[03/21 17:03:16     19] 
[03/21 17:03:16     19] 
[03/21 17:03:16     19] 	 CTE SM2C global          : false
[03/21 17:03:16     19] 	 Reporting view filter    : false
[03/21 17:03:16     19] Set Default Input Pin Transition as 0.1 ps.
[03/21 17:03:16     19] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/21 17:03:16     19] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/21 17:03:16     19] 
[03/21 17:03:16     19] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/21 17:03:16     19] 
[03/21 17:03:16     19] Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/21 17:03:16     19] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/21 17:03:16     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/21 17:03:16     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/21 17:03:16     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/21 17:03:16     19] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/21 17:03:16     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/21 17:03:16     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/21 17:03:16     19] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/21 17:03:16     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 17:03:16     19] The LEF parser will ignore this statement.
[03/21 17:03:16     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/21 17:03:16     19] Set DBUPerIGU to M2 pitch 400.
[03/21 17:03:16     19] 
[03/21 17:03:16     19] Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/lef/sram_w16.lef ...
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-200' for more detail.
[03/21 17:03:16     19] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/21 17:03:16     19] To increase the message display limit, refer to the product command reference manual.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 17:03:16     19] Type 'man IMPLF-201' for more detail.
[03/21 17:03:16     19] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/21 17:03:16     19] To increase the message display limit, refer to the product command reference manual.
[03/21 17:03:16     19] 
[03/21 17:03:16     19] viaInitial starts at Fri Mar 21 17:03:16 2025
viaInitial ends at Fri Mar 21 17:03:16 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/viewDefinition.tcl
[03/21 17:03:16     19] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/21 17:03:17     20] Read 811 cells in library 'tcbn65gpluswc' 
[03/21 17:03:17     20] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
[03/21 17:03:17     20] Read 1 cells in library 'sram_w16' 
[03/21 17:03:17     20] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/21 17:03:18     21] Read 811 cells in library 'tcbn65gplusbc' 
[03/21 17:03:18     21] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
[03/21 17:03:18     21] Read 1 cells in library 'sram_w16' 
[03/21 17:03:18     21] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.36min, fe_real=0.97min, fe_mem=711.5M) ***
[03/21 17:03:18     21] *** Begin netlist parsing (mem=711.5M) ***
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 17:03:18     21] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/21 17:03:18     21] To increase the message display limit, refer to the product command reference manual.
[03/21 17:03:18     21] Created 812 new cells from 4 timing libraries.
[03/21 17:03:18     21] Reading netlist ...
[03/21 17:03:18     21] Backslashed names will retain backslash and a trailing blank character.
[03/21 17:03:19     21] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.v.gz'
[03/21 17:03:19     21] 
[03/21 17:03:19     21] *** Memory Usage v#1 (Current mem = 711.535M, initial mem = 149.258M) ***
[03/21 17:03:19     22] *** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=711.5M) ***
[03/21 17:03:19     22] Set top cell to core.
[03/21 17:03:19     22] Hooked 1624 DB cells to tlib cells.
[03/21 17:03:19     22] Starting recursive module instantiation check.
[03/21 17:03:19     22] No recursion found.
[03/21 17:03:19     22] Building hierarchical netlist for Cell core ...
[03/21 17:03:19     22] *** Netlist is unique.
[03/21 17:03:19     22] ** info: there are 1869 modules.
[03/21 17:03:19     22] ** info: there are 42829 stdCell insts.
[03/21 17:03:19     22] ** info: there are 3 macros.
[03/21 17:03:19     22] 
[03/21 17:03:19     22] *** Memory Usage v#1 (Current mem = 770.047M, initial mem = 149.258M) ***
[03/21 17:03:19     22] *info: set bottom ioPad orient R0
[03/21 17:03:19     22] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 17:03:19     22] Type 'man IMPFP-3961' for more detail.
[03/21 17:03:19     22] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 17:03:19     22] Type 'man IMPFP-3961' for more detail.
[03/21 17:03:19     22] Set Default Net Delay as 1000 ps.
[03/21 17:03:19     22] Set Default Net Load as 0.5 pF. 
[03/21 17:03:19     22] Set Default Input Pin Transition as 0.1 ps.
[03/21 17:03:19     22] Loading preference file /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/gui.pref.tcl ...
[03/21 17:03:19     22] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/21 17:03:19     22] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/21 17:03:19     22] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/21 17:03:19     22] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/21 17:03:19     22] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/21 17:03:19     22] Updating process node dependent CCOpt properties for the 65nm process node.
[03/21 17:03:19     22] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/21 17:03:19     22] Stripe will break at block ring.
[03/21 17:03:20     22] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/21 17:03:20     22] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 17:03:20     22] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 17:03:20     22] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:03:20     22] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:03:20     22] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 17:03:20     22] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 17:03:20     22] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 17:03:20     22] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:03:20     22] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 17:03:20     22] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 17:03:20     22] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 17:03:20     22] Importing multi-corner RC tables ... 
[03/21 17:03:20     22] Summary of Active RC-Corners : 
[03/21 17:03:20     22]  
[03/21 17:03:20     22]  Analysis View: WC_VIEW
[03/21 17:03:20     22]     RC-Corner Name        : Cmax
[03/21 17:03:20     22]     RC-Corner Index       : 0
[03/21 17:03:20     22]     RC-Corner Temperature : 125 Celsius
[03/21 17:03:20     22]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 17:03:20     22]     RC-Corner PreRoute Res Factor         : 1
[03/21 17:03:20     22]     RC-Corner PreRoute Cap Factor         : 1
[03/21 17:03:20     22]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 17:03:20     22]  
[03/21 17:03:20     22]  Analysis View: BC_VIEW
[03/21 17:03:20     22]     RC-Corner Name        : Cmin
[03/21 17:03:20     22]     RC-Corner Index       : 1
[03/21 17:03:20     22]     RC-Corner Temperature : -40 Celsius
[03/21 17:03:20     22]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 17:03:20     22]     RC-Corner PreRoute Res Factor         : 1
[03/21 17:03:20     22]     RC-Corner PreRoute Cap Factor         : 1
[03/21 17:03:20     22]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 17:03:20     22]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 17:03:20     22]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 17:03:20     22] *Info: initialize multi-corner CTS.
[03/21 17:03:20     23] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/21 17:03:20     23] Current (total cpu=0:00:23.1, real=0:01:00.0, peak res=497.5M, current mem=909.6M)
[03/21 17:03:20     23] INFO (CTE): Constraints read successfully.
[03/21 17:03:20     23] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=507.6M, current mem=920.9M)
[03/21 17:03:20     23] Current (total cpu=0:00:23.2, real=0:01:00.0, peak res=507.6M, current mem=920.9M)
[03/21 17:03:20     23] Summary for sequential cells idenfication: 
[03/21 17:03:20     23] Identified SBFF number: 199
[03/21 17:03:20     23] Identified MBFF number: 0
[03/21 17:03:20     23] Not identified SBFF number: 0
[03/21 17:03:20     23] Not identified MBFF number: 0
[03/21 17:03:20     23] Number of sequential cells which are not FFs: 104
[03/21 17:03:20     23] 
[03/21 17:03:20     23] Total number of combinational cells: 492
[03/21 17:03:20     23] Total number of sequential cells: 303
[03/21 17:03:20     23] Total number of tristate cells: 11
[03/21 17:03:20     23] Total number of level shifter cells: 0
[03/21 17:03:20     23] Total number of power gating cells: 0
[03/21 17:03:20     23] Total number of isolation cells: 0
[03/21 17:03:20     23] Total number of power switch cells: 0
[03/21 17:03:20     23] Total number of pulse generator cells: 0
[03/21 17:03:20     23] Total number of always on buffers: 0
[03/21 17:03:20     23] Total number of retention cells: 0
[03/21 17:03:20     23] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 17:03:20     23] Total number of usable buffers: 18
[03/21 17:03:20     23] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 17:03:20     23] Total number of unusable buffers: 9
[03/21 17:03:20     23] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 17:03:20     23] Total number of usable inverters: 18
[03/21 17:03:20     23] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 17:03:20     23] Total number of unusable inverters: 9
[03/21 17:03:20     23] List of identified usable delay cells:
[03/21 17:03:20     23] Total number of identified usable delay cells: 0
[03/21 17:03:20     23] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 17:03:20     23] Total number of identified unusable delay cells: 9
[03/21 17:03:20     23] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/21 17:03:20     23] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/21 17:03:20     23] Type 'man IMPOPT-3058' for more detail.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/21 17:03:20     23] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/21 17:03:20     23] To increase the message display limit, refer to the product command reference manual.
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/21 17:03:20     23]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/21 17:03:20     23] Reading floorplan file - /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.fp.gz (mem = 928.9M).
[03/21 17:03:20     23] *info: reset 50013 existing net BottomPreferredLayer and AvoidDetour
[03/21 17:03:20     23] Deleting old partition specification.
[03/21 17:03:20     23] Set FPlanBox to (0 0 2520000 3440000)
[03/21 17:03:20     23]  ... processed partition successfully.
[03/21 17:03:20     23] There are 321 nets with weight being set
[03/21 17:03:20     23] There are 545 nets with bottomPreferredRoutingLayer being set
[03/21 17:03:20     23] There are 321 nets with avoidDetour being set
[03/21 17:03:20     23] Extracting standard cell pins and blockage ...... 
[03/21 17:03:20     23] Pin and blockage extraction finished
[03/21 17:03:20     23] *** End loading floorplan (cpu = 0:00:00.1, mem = 928.9M) ***
[03/21 17:03:20     23] *** Checked 8 GNC rules.
[03/21 17:03:20     23] *** applyConnectGlobalNets disabled.
[03/21 17:03:20     23] Reading placement file - /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.place.gz.
[03/21 17:03:20     23] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.place.gz" ...
[03/21 17:03:21     23] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=934.2M) ***
[03/21 17:03:21     23] Total net length = 1.615e+06 (6.046e+05 1.010e+06) (ext = 3.304e+05)
[03/21 17:03:21     23] *** Checked 8 GNC rules.
[03/21 17:03:21     23] *** Applying global-net connections...
[03/21 17:03:21     23] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[03/21 17:03:21     23] Reading routing file - /home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.route.gz.
[03/21 17:03:21     23] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Fri Mar 21 14:28:03 2025 Format: 15.2) ...
[03/21 17:03:21     23] Suppress "**WARN ..." messages.
[03/21 17:03:21     23] routingBox: (0 0) (2520000 3440000)
[03/21 17:03:21     23] coreBox:    (20000 20000) (2420000 3420000)
[03/21 17:03:21     23] Un-suppress "**WARN ..." messages.
[03/21 17:03:21     24] *** Total 48604 nets are successfully restored.
[03/21 17:03:21     24] *** Completed restoreRoute (cpu=0:00:00.8 real=0:00:00.0 mem=1024.8M) ***
[03/21 17:03:21     24] Reading DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.def.gz', current time is Fri Mar 21 17:03:21 2025 ...
[03/21 17:03:21     24] --- DIVIDERCHAR '/'
[03/21 17:03:21     24] --- UnitsPerDBU = 1.0000
[03/21 17:03:21     24] DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ECE260B-Final-Project/Part5/step3optimized/pnr_fullchip/route.enc.dat/core.def.gz' is parsed, current time is Fri Mar 21 17:03:21 2025.
[03/21 17:03:22     24] Set Default Input Pin Transition as 0.1 ps.
[03/21 17:03:22     24] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/21 17:03:22     24] Initializing multi-corner capacitance tables ... 
[03/21 17:03:22     24] Initializing multi-corner resistance tables ...
[03/21 17:03:22     25] Summary for sequential cells idenfication: 
[03/21 17:03:22     25] Identified SBFF number: 199
[03/21 17:03:22     25] Identified MBFF number: 0
[03/21 17:03:22     25] Not identified SBFF number: 0
[03/21 17:03:22     25] Not identified MBFF number: 0
[03/21 17:03:22     25] Number of sequential cells which are not FFs: 104
[03/21 17:03:22     25] 
[03/21 17:03:22     25] Extracting original clock gating for clk... 
[03/21 17:03:23     25]   clock_tree clk contains 5585 sinks and 0 clock gates.
[03/21 17:03:23     25]     Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
[03/21 17:03:23     25]   Extraction for clk complete.
[03/21 17:03:23     25] Extracting original clock gating for clk done.
[03/21 17:03:23     25] Added 3 ignore pins (of 3 specified) to skew group 2. Skew group now contains 3 ignore pins.
[03/21 17:03:23     25] 
[03/21 17:03:23     25] *** Summary of all messages that are not suppressed in this session:
[03/21 17:03:23     25] Severity  ID               Count  Summary                                  
[03/21 17:03:23     25] WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 17:03:23     25] WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 17:03:23     25] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/21 17:03:23     25] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/21 17:03:23     25] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/21 17:03:23     25] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/21 17:03:23     25] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/21 17:03:23     25] WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 17:03:23     25] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/21 17:03:23     25] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/21 17:03:23     25] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/21 17:03:23     25] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/21 17:03:23     25] *** Message Summary: 2497 warning(s), 4 error(s)
[03/21 17:03:23     25] 
[03/21 17:03:33     27] <CMD> verifyGeometry
[03/21 17:03:33     27]  *** Starting Verify Geometry (MEM: 1062.8) ***
[03/21 17:03:33     27] 
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Starting Verification
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Initializing
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 17:03:33     27]                   ...... bin size: 2880
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... SubArea : 1 of 70
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:33     27]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SubArea : 2 of 70
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SubArea : 3 of 70
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SubArea : 4 of 70
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SubArea : 5 of 70
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:33     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SubArea : 6 of 70
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SubArea : 7 of 70
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SubArea : 8 of 70
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SubArea : 9 of 70
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     28]   VERIFY GEOMETRY ...... SubArea : 10 of 70
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SubArea : 11 of 70
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SubArea : 12 of 70
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SubArea : 13 of 70
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 17:03:34     29]   VERIFY GEOMETRY ...... SubArea : 14 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SubArea : 15 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SubArea : 16 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SubArea : 17 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SubArea : 18 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SubArea : 19 of 70
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     29]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SubArea : 20 of 70
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SubArea : 21 of 70
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SubArea : 22 of 70
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 17:03:35     30]   VERIFY GEOMETRY ...... SubArea : 23 of 70
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SubArea : 24 of 70
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SubArea : 25 of 70
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SubArea : 26 of 70
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SubArea : 27 of 70
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     30]   VERIFY GEOMETRY ...... SubArea : 28 of 70
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SubArea : 29 of 70
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SubArea : 30 of 70
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 17:03:36     31]   VERIFY GEOMETRY ...... SubArea : 31 of 70
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 1 Viols. 0 Wrngs.
[03/21 17:03:38     32]   VERIFY GEOMETRY ...... SubArea : 32 of 70
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 3 Viols. 0 Wrngs.
[03/21 17:03:40     34]   VERIFY GEOMETRY ...... SubArea : 33 of 70
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 1 Viols. 0 Wrngs.
[03/21 17:03:41     35]   VERIFY GEOMETRY ...... SubArea : 34 of 70
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SubArea : 35 of 70
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SubArea : 36 of 70
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
[03/21 17:03:42     36]   VERIFY GEOMETRY ...... SubArea : 37 of 70
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 2 Viols. 0 Wrngs.
[03/21 17:03:44     39]   VERIFY GEOMETRY ...... SubArea : 38 of 70
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 3 Viols. 0 Wrngs.
[03/21 17:03:47     41]   VERIFY GEOMETRY ...... SubArea : 39 of 70
[03/21 17:03:49     43]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:49     43]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:49     43]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:03:49     43]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:49     44]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 3 Viols. 0 Wrngs.
[03/21 17:03:49     44]   VERIFY GEOMETRY ...... SubArea : 40 of 70
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 1 Viols. 0 Wrngs.
[03/21 17:03:51     46]   VERIFY GEOMETRY ...... SubArea : 41 of 70
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 17:03:52     47]   VERIFY GEOMETRY ...... SubArea : 42 of 70
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... SubArea : 43 of 70
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 17:03:53     47]   VERIFY GEOMETRY ...... SubArea : 44 of 70
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 2 Viols. 0 Wrngs.
[03/21 17:03:55     49]   VERIFY GEOMETRY ...... SubArea : 45 of 70
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 3 Viols. 0 Wrngs.
[03/21 17:03:57     52]   VERIFY GEOMETRY ...... SubArea : 46 of 70
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 1 Viols. 0 Wrngs.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... SubArea : 47 of 70
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:59     53]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SubArea : 48 of 70
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SubArea : 49 of 70
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SubArea : 50 of 70
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 17:03:59     54]   VERIFY GEOMETRY ...... SubArea : 51 of 70
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SubArea : 52 of 70
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SubArea : 53 of 70
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SubArea : 54 of 70
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SubArea : 55 of 70
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     54]   VERIFY GEOMETRY ...... SubArea : 56 of 70
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SubArea : 57 of 70
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SubArea : 58 of 70
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SubArea : 59 of 70
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:00     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SubArea : 60 of 70
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SubArea : 61 of 70
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SubArea : 62 of 70
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SubArea : 63 of 70
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SubArea : 64 of 70
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     55]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SubArea : 65 of 70
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Sub-Area : 65 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SubArea : 66 of 70
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Sub-Area : 66 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SubArea : 67 of 70
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Sub-Area : 67 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SubArea : 68 of 70
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... Sub-Area : 68 complete 0 Viols. 0 Wrngs.
[03/21 17:04:01     56]   VERIFY GEOMETRY ...... SubArea : 69 of 70
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Sub-Area : 69 complete 0 Viols. 0 Wrngs.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... SubArea : 70 of 70
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:04:02     56]   VERIFY GEOMETRY ...... Sub-Area : 70 complete 0 Viols. 0 Wrngs.
[03/21 17:04:02     56] VG: elapsed time: 29.00
[03/21 17:04:02     56] Begin Summary ...
[03/21 17:04:02     56]   Cells       : 0
[03/21 17:04:02     56]   SameNet     : 0
[03/21 17:04:02     56]   Wiring      : 0
[03/21 17:04:02     56]   Antenna     : 0
[03/21 17:04:02     56]   Short       : 20
[03/21 17:04:02     56]   Overlap     : 0
[03/21 17:04:02     56] End Summary
[03/21 17:04:02     56] 
[03/21 17:04:02     56]   Verification Complete : 20 Viols.  0 Wrngs.
[03/21 17:04:02     56] 
[03/21 17:04:02     56] **********End: VERIFY GEOMETRY**********
[03/21 17:04:02     56]  *** verify geometry (CPU: 0:00:28.8  MEM: 274.1M)
[03/21 17:04:02     56] 
[03/21 17:04:02     56] <CMD> verifyConnectivity
[03/21 17:04:02     56] VERIFY_CONNECTIVITY use new engine.
[03/21 17:04:02     56] 
[03/21 17:04:02     56] ******** Start: VERIFY CONNECTIVITY ********
[03/21 17:04:02     56] Start Time: Fri Mar 21 17:04:02 2025
[03/21 17:04:02     56] 
[03/21 17:04:02     56] Design Name: core
[03/21 17:04:02     56] Database Units: 2000
[03/21 17:04:02     56] Design Boundary: (0.0000, 0.0000) (1260.0000, 1720.0000)
[03/21 17:04:02     56] Error Limit = 1000; Warning Limit = 50
[03/21 17:04:02     56] Check all nets
[03/21 17:04:02     56] **** 17:04:02 **** Processed 5000 nets.
[03/21 17:04:02     57] **** 17:04:02 **** Processed 10000 nets.
[03/21 17:04:02     57] **** 17:04:02 **** Processed 15000 nets.
[03/21 17:04:03     57] **** 17:04:03 **** Processed 20000 nets.
[03/21 17:04:03     57] **** 17:04:03 **** Processed 25000 nets.
[03/21 17:04:03     57] **** 17:04:03 **** Processed 30000 nets.
[03/21 17:04:03     58] **** 17:04:03 **** Processed 35000 nets.
[03/21 17:04:03     58] **** 17:04:03 **** Processed 40000 nets.
[03/21 17:04:04     58] **** 17:04:04 **** Processed 45000 nets.
[03/21 17:04:04     58] **** 17:04:04 **** Processed 50000 nets.
[03/21 17:04:04     59] 
[03/21 17:04:04     59] Begin Summary 
[03/21 17:04:04     59]   Found no problems or warnings.
[03/21 17:04:04     59] End Summary
[03/21 17:04:04     59] 
[03/21 17:04:04     59] End Time: Fri Mar 21 17:04:04 2025
[03/21 17:04:04     59] Time Elapsed: 0:00:02.0
[03/21 17:04:04     59] 
[03/21 17:04:04     59] ******** End: VERIFY CONNECTIVITY ********
[03/21 17:04:04     59]   Verification Complete : 0 Viols.  0 Wrngs.
[03/21 17:04:04     59]   (CPU Time: 0:00:02.5  MEM: -0.930M)
[03/21 17:04:04     59] 
[03/21 17:04:04     59] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/21 17:04:04     59] Starting SI iteration 1 using Infinite Timing Windows
[03/21 17:04:04     59] #################################################################################
[03/21 17:04:04     59] # Design Stage: PostRoute
[03/21 17:04:04     59] # Design Name: core
[03/21 17:04:04     59] # Design Mode: 65nm
[03/21 17:04:04     59] # Analysis Mode: MMMC OCV 
[03/21 17:04:04     59] # Parasitics Mode: No SPEF/RCDB
[03/21 17:04:04     59] # Signoff Settings: SI On 
[03/21 17:04:04     59] #################################################################################
[03/21 17:04:04     59] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 17:04:04     59] Extraction called for design 'core' of instances=42832 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
[03/21 17:04:04     59] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 17:04:04     59] RC Extraction called in multi-corner(2) mode.
[03/21 17:04:04     59] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 17:04:04     59] Process corner(s) are loaded.
[03/21 17:04:04     59]  Corner: Cmax
[03/21 17:04:04     59]  Corner: Cmin
[03/21 17:04:04     59] extractDetailRC Option : -outfile /tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d  -extended
[03/21 17:04:04     59] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 17:04:04     59]       RC Corner Indexes            0       1   
[03/21 17:04:04     59] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 17:04:04     59] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 17:04:04     59] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 17:04:04     59] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 17:04:04     59] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 17:04:04     59] Shrink Factor                : 1.00000
[03/21 17:04:05     59] Initializing multi-corner capacitance tables ... 
[03/21 17:04:05     59] Initializing multi-corner resistance tables ...
[03/21 17:04:06     60] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1154.4M)
[03/21 17:04:06     60] Creating parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d' for storing RC.
[03/21 17:04:06     61] Extracted 10.0003% (CPU Time= 0:00:01.6  MEM= 1232.0M)
[03/21 17:04:07     61] Extracted 20.0003% (CPU Time= 0:00:02.2  MEM= 1236.0M)
[03/21 17:04:08     62] Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 1236.0M)
[03/21 17:04:08     62] Extracted 40.0002% (CPU Time= 0:00:03.4  MEM= 1236.0M)
[03/21 17:04:08     63] Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 1237.0M)
[03/21 17:04:09     63] Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 1248.0M)
[03/21 17:04:10     64] Extracted 70.0003% (CPU Time= 0:00:05.1  MEM= 1253.0M)
[03/21 17:04:11     65] Extracted 80.0003% (CPU Time= 0:00:06.2  MEM= 1258.0M)
[03/21 17:04:12     66] Extracted 90.0002% (CPU Time= 0:00:07.4  MEM= 1261.0M)
[03/21 17:04:13     68] Extracted 100% (CPU Time= 0:00:08.5  MEM= 1265.0M)
[03/21 17:04:13     68] Number of Extracted Resistors     : 931871
[03/21 17:04:13     68] Number of Extracted Ground Cap.   : 930087
[03/21 17:04:13     68] Number of Extracted Coupling Cap. : 1675528
[03/21 17:04:13     68] Opening parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d' for reading.
[03/21 17:04:13     68] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 17:04:13     68]  Corner: Cmax
[03/21 17:04:13     68]  Corner: Cmin
[03/21 17:04:13     68] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1254.0M)
[03/21 17:04:13     68] Creating parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb_Filter.rcdb.d' for storing RC.
[03/21 17:04:14     69] Closing parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d'. 48546 times net's RC data read were performed.
[03/21 17:04:14     69] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1253.969M)
[03/21 17:04:14     69] Opening parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d' for reading.
[03/21 17:04:14     69] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1253.969M)
[03/21 17:04:14     69] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:10.0  MEM: 1253.969M)
[03/21 17:04:15     70] Setting infinite Tws ...
[03/21 17:04:15     70] First Iteration Infinite Tw... 
[03/21 17:04:15     70] Calculate early delays in OCV mode...
[03/21 17:04:15     70] Calculate late delays in OCV mode...
[03/21 17:04:16     70] Topological Sorting (CPU = 0:00:00.1, MEM = 1254.0M, InitMEM = 1254.0M)
[03/21 17:04:16     70] Initializing multi-corner capacitance tables ... 
[03/21 17:04:16     70] Initializing multi-corner resistance tables ...
[03/21 17:04:17     72] Opening parasitic data file '/tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/core_5231_kErEce.rcdb.d' for reading.
[03/21 17:04:17     72] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1318.5M)
[03/21 17:04:17     72] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/21 17:04:17     72] Type 'man IMPTS-403' for more detail.
[03/21 17:04:18     73] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/21 17:04:36     91] AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
[03/21 17:04:36     91] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/21 17:04:36     91] End delay calculation. (MEM=1393.25 CPU=0:00:18.5 REAL=0:00:18.0)
[03/21 17:04:36     91] Save waveform /tmp/innovus_temp_5231_ieng6-ece-03.ucsd.edu_jmsin_n2J7mf/.AAE_BU6Pkp/.AAE_5231/waveform.data...
[03/21 17:04:36     91] *** CDM Built up (cpu=0:00:32.3  real=0:00:32.0  mem= 1393.2M) ***
[03/21 17:04:37     92] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1393.2M)
[03/21 17:04:37     92] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 17:04:38     92] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1393.2M)
[03/21 17:04:38     92] Starting SI iteration 2
[03/21 17:04:38     93] Calculate early delays in OCV mode...
[03/21 17:04:38     93] Calculate late delays in OCV mode...
[03/21 17:04:52    107] AAE_INFO-618: Total number of nets in the design is 50013,  20.8 percent of the nets selected for SI analysis
[03/21 17:04:52    107] End delay calculation. (MEM=1388.37 CPU=0:00:14.4 REAL=0:00:14.0)
[03/21 17:04:52    107] *** CDM Built up (cpu=0:00:14.5  real=0:00:14.0  mem= 1388.4M) ***
[03/21 17:04:54    108] <CMD> report_power -outfile core.post_route.power.rpt
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Power Net Detected:
[03/21 17:04:54    108]     Voltage	    Name
[03/21 17:04:54    108]     0.00V	    VSS
[03/21 17:04:54    108]     0.90V	    VDD
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Begin Power Analysis
[03/21 17:04:54    108] 
[03/21 17:04:54    108]     0.00V	    VSS
[03/21 17:04:54    108]     0.90V	    VDD
[03/21 17:04:54    108] Begin Processing Timing Library for Power Calculation
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Begin Processing Timing Library for Power Calculation
[03/21 17:04:54    108] 
[03/21 17:04:54    108] 
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Begin Processing Power Net/Grid for Power Calculation
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.57MB/1247.57MB)
[03/21 17:04:54    108] 
[03/21 17:04:54    108] Begin Processing Timing Window Data for Power Calculation
[03/21 17:04:54    108] 
[03/21 17:04:54    108] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1253.91MB/1253.91MB)
[03/21 17:04:54    109] 
[03/21 17:04:54    109] Begin Processing User Attributes
[03/21 17:04:54    109] 
[03/21 17:04:54    109] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1253.95MB/1253.95MB)
[03/21 17:04:54    109] 
[03/21 17:04:54    109] Begin Processing Signal Activity
[03/21 17:04:54    109] 
[03/21 17:04:56    111] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1261.75MB/1261.75MB)
[03/21 17:04:56    111] 
[03/21 17:04:56    111] Begin Power Computation
[03/21 17:04:56    111] 
[03/21 17:04:56    111]       ----------------------------------------------------------
[03/21 17:04:56    111]       # of cell(s) missing both power/leakage table: 0
[03/21 17:04:56    111]       # of cell(s) missing power table: 2
[03/21 17:04:56    111]       # of cell(s) missing leakage table: 1
[03/21 17:04:56    111]       # of MSMV cell(s) missing power_level: 0
[03/21 17:04:56    111]       ----------------------------------------------------------
[03/21 17:04:56    111] CellName                                  Missing Table(s)
[03/21 17:04:56    111] TIEL                                      internal power, 
[03/21 17:04:56    111] sram_w16                                  internal power, leakge power, 
[03/21 17:04:56    111] 
[03/21 17:04:56    111] 
[03/21 17:05:05    119] Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1262.09MB/1262.09MB)
[03/21 17:05:05    119] 
[03/21 17:05:05    119] Begin Processing User Attributes
[03/21 17:05:05    119] 
[03/21 17:05:05    119] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.09MB/1262.09MB)
[03/21 17:05:05    119] 
[03/21 17:05:05    119] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1262.12MB/1262.12MB)
[03/21 17:05:05    119] 
[03/21 17:05:05    120] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/21 17:05:05    120] Start to collect the design information.
[03/21 17:05:05    120] Build netlist information for Cell core.
[03/21 17:05:05    120] Finished collecting the design information.
[03/21 17:05:05    120] Generating macro cells used in the design report.
[03/21 17:05:05    120] Generating standard cells used in the design report.
[03/21 17:05:05    120] Analyze library ... 
[03/21 17:05:05    120] Analyze netlist ... 
[03/21 17:05:05    120] Generate no-driven nets information report.
[03/21 17:05:05    120] Analyze timing ... 
[03/21 17:05:05    120] Analyze floorplan/placement ... 
[03/21 17:05:06    120] Analysis Routing ...
[03/21 17:05:06    120] Report saved in file core.post_route.summary.rpt.
[03/21 17:06:05    130] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/21 17:06:05    130] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/21 17:06:05    130] Type 'man IMPSP-5217' for more detail.
[03/21 17:06:05    130] #spOpts: N=65 
[03/21 17:06:05    130] Core basic site is core
[03/21 17:06:05    130]   Signal wire search tree: 928587 elements. (cpu=0:00:00.2, mem=0.0M)
[03/21 17:06:06    130] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 17:06:24    149] *INFO: Adding fillers to top-module.
[03/21 17:06:24    149] *INFO:   Added 136209 filler insts (cell DCAP32 / prefix FILLER).
[03/21 17:06:24    149] *INFO:   Added 2661 filler insts (cell DCAP16 / prefix FILLER).
[03/21 17:06:24    149] *INFO:   Added 3805 filler insts (cell DCAP8 / prefix FILLER).
[03/21 17:06:24    149] *INFO:   Added 6101 filler insts (cell DCAP4 / prefix FILLER).
[03/21 17:06:24    149] *INFO:   Added 16688 filler insts (cell DCAP / prefix FILLER).
[03/21 17:06:24    149] *INFO: Total 165464 filler insts added - prefix FILLER (CPU: 0:00:18.8).
[03/21 17:06:24    149] For 165464 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/21 17:06:24    149] For 208296 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/21 17:06:40    152] <CMD> verifyGeometry
[03/21 17:06:40    152]  *** Starting Verify Geometry (MEM: 1576.6) ***
[03/21 17:06:40    152] 
[03/21 17:06:40    152]   VERIFY GEOMETRY ...... Starting Verification
[03/21 17:06:40    152]   VERIFY GEOMETRY ...... Initializing
[03/21 17:06:40    152]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 17:06:40    152]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 17:06:40    152]                   ...... bin size: 2880
[03/21 17:06:40    152]   VERIFY GEOMETRY ...... SubArea : 1 of 70
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 17:06:41    152]   VERIFY GEOMETRY ...... SubArea : 2 of 70
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... SubArea : 3 of 70
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 17:06:41    153]   VERIFY GEOMETRY ...... SubArea : 4 of 70
[03/21 17:06:42    153]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:42    153]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:42    153]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:42    153]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... SubArea : 5 of 70
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 17:06:42    154]   VERIFY GEOMETRY ...... SubArea : 6 of 70
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 17:06:43    154]   VERIFY GEOMETRY ...... SubArea : 7 of 70
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 17:06:43    155]   VERIFY GEOMETRY ...... SubArea : 8 of 70
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... SubArea : 9 of 70
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 17:06:44    155]   VERIFY GEOMETRY ...... SubArea : 10 of 70
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 17:06:44    156]   VERIFY GEOMETRY ...... SubArea : 11 of 70
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 17:06:45    156]   VERIFY GEOMETRY ...... SubArea : 12 of 70
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 17:06:45    157]   VERIFY GEOMETRY ...... SubArea : 13 of 70
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 17:06:46    157]   VERIFY GEOMETRY ...... SubArea : 14 of 70
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... SubArea : 15 of 70
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 17:06:46    158]   VERIFY GEOMETRY ...... SubArea : 16 of 70
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... SubArea : 17 of 70
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 17:06:47    159]   VERIFY GEOMETRY ...... SubArea : 18 of 70
[03/21 17:06:48    159]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:48    159]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:48    159]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:48    159]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... SubArea : 19 of 70
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 17:06:48    160]   VERIFY GEOMETRY ...... SubArea : 20 of 70
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 17:06:49    160]   VERIFY GEOMETRY ...... SubArea : 21 of 70
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 17:06:49    161]   VERIFY GEOMETRY ...... SubArea : 22 of 70
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 17:06:50    161]   VERIFY GEOMETRY ...... SubArea : 23 of 70
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 17:06:50    162]   VERIFY GEOMETRY ...... SubArea : 24 of 70
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 3 Viols. 0 Wrngs.
[03/21 17:06:51    162]   VERIFY GEOMETRY ...... SubArea : 25 of 70
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
[03/21 17:06:51    163]   VERIFY GEOMETRY ...... SubArea : 26 of 70
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
[03/21 17:06:52    163]   VERIFY GEOMETRY ...... SubArea : 27 of 70
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[03/21 17:06:52    164]   VERIFY GEOMETRY ...... SubArea : 28 of 70
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 17:06:53    164]   VERIFY GEOMETRY ...... SubArea : 29 of 70
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... SubArea : 30 of 70
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 17:06:53    165]   VERIFY GEOMETRY ...... SubArea : 31 of 70
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 1 Viols. 0 Wrngs.
[03/21 17:06:55    166]   VERIFY GEOMETRY ...... SubArea : 32 of 70
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 3 Viols. 0 Wrngs.
[03/21 17:06:57    169]   VERIFY GEOMETRY ...... SubArea : 33 of 70
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 1 Viols. 0 Wrngs.
[03/21 17:06:59    170]   VERIFY GEOMETRY ...... SubArea : 34 of 70
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 17:07:00    171]   VERIFY GEOMETRY ...... SubArea : 35 of 70
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
[03/21 17:07:00    172]   VERIFY GEOMETRY ...... SubArea : 36 of 70
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
[03/21 17:07:01    173]   VERIFY GEOMETRY ...... SubArea : 37 of 70
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 2 Viols. 0 Wrngs.
[03/21 17:07:04    175]   VERIFY GEOMETRY ...... SubArea : 38 of 70
[03/21 17:07:06    178]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:06    178]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:06    178]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/21 17:07:06    178]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:07    178]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 5 Viols. 0 Wrngs.
[03/21 17:07:07    178]   VERIFY GEOMETRY ...... SubArea : 39 of 70
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 7 Viols. 0 Wrngs.
[03/21 17:07:09    181]   VERIFY GEOMETRY ...... SubArea : 40 of 70
[03/21 17:07:12    183]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:12    183]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:12    183]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 17:07:12    183]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:12    184]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 1 Viols. 0 Wrngs.
[03/21 17:07:12    184]   VERIFY GEOMETRY ...... SubArea : 41 of 70
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 17:07:14    185]   VERIFY GEOMETRY ...... SubArea : 42 of 70
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 17:07:14    186]   VERIFY GEOMETRY ...... SubArea : 43 of 70
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 17:07:15    186]   VERIFY GEOMETRY ...... SubArea : 44 of 70
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 2 Viols. 0 Wrngs.
[03/21 17:07:17    188]   VERIFY GEOMETRY ...... SubArea : 45 of 70
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 3 Viols. 0 Wrngs.
[03/21 17:07:20    192]   VERIFY GEOMETRY ...... SubArea : 46 of 70
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 3 Viols. 0 Wrngs.
[03/21 17:07:22    193]   VERIFY GEOMETRY ...... SubArea : 47 of 70
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 17:07:23    194]   VERIFY GEOMETRY ...... SubArea : 48 of 70
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 17:07:23    195]   VERIFY GEOMETRY ...... SubArea : 49 of 70
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 17:07:24    195]   VERIFY GEOMETRY ...... SubArea : 50 of 70
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 17:07:24    196]   VERIFY GEOMETRY ...... SubArea : 51 of 70
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... SubArea : 52 of 70
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 17:07:25    196]   VERIFY GEOMETRY ...... SubArea : 53 of 70
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 17:07:25    197]   VERIFY GEOMETRY ...... SubArea : 54 of 70
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 17:07:26    197]   VERIFY GEOMETRY ...... SubArea : 55 of 70
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 17:07:26    198]   VERIFY GEOMETRY ...... SubArea : 56 of 70
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 17:07:27    198]   VERIFY GEOMETRY ...... SubArea : 57 of 70
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 17:07:27    199]   VERIFY GEOMETRY ...... SubArea : 58 of 70
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 17:07:28    199]   VERIFY GEOMETRY ...... SubArea : 59 of 70
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 17:07:28    200]   VERIFY GEOMETRY ...... SubArea : 60 of 70
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 17:07:29    200]   VERIFY GEOMETRY ...... SubArea : 61 of 70
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
[03/21 17:07:29    201]   VERIFY GEOMETRY ...... SubArea : 62 of 70
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... SubArea : 63 of 70
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
[03/21 17:07:30    201]   VERIFY GEOMETRY ...... SubArea : 64 of 70
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
[03/21 17:07:30    202]   VERIFY GEOMETRY ...... SubArea : 65 of 70
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... Sub-Area : 65 complete 0 Viols. 0 Wrngs.
[03/21 17:07:31    202]   VERIFY GEOMETRY ...... SubArea : 66 of 70
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... Sub-Area : 66 complete 0 Viols. 0 Wrngs.
[03/21 17:07:31    203]   VERIFY GEOMETRY ...... SubArea : 67 of 70
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... Sub-Area : 67 complete 0 Viols. 0 Wrngs.
[03/21 17:07:32    203]   VERIFY GEOMETRY ...... SubArea : 68 of 70
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... Sub-Area : 68 complete 0 Viols. 0 Wrngs.
[03/21 17:07:32    204]   VERIFY GEOMETRY ...... SubArea : 69 of 70
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Sub-Area : 69 complete 0 Viols. 0 Wrngs.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... SubArea : 70 of 70
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 17:07:33    204]   VERIFY GEOMETRY ...... Sub-Area : 70 complete 0 Viols. 0 Wrngs.
[03/21 17:07:33    204] VG: elapsed time: 53.00
[03/21 17:07:33    204] Begin Summary ...
[03/21 17:07:33    204]   Cells       : 0
[03/21 17:07:33    204]   SameNet     : 0
[03/21 17:07:33    204]   Wiring      : 11
[03/21 17:07:33    204]   Antenna     : 0
[03/21 17:07:33    204]   Short       : 20
[03/21 17:07:33    204]   Overlap     : 0
[03/21 17:07:33    204] End Summary
[03/21 17:07:33    204] 
[03/21 17:07:33    204]   Verification Complete : 31 Viols.  0 Wrngs.
[03/21 17:07:33    204] 
[03/21 17:07:33    204] **********End: VERIFY GEOMETRY**********
[03/21 17:07:33    204]  *** verify geometry (CPU: 0:00:52.6  MEM: 199.4M)
[03/21 17:07:33    204] 
[03/21 17:07:33    205] <CMD> verifyConnectivity
[03/21 17:07:33    205] VERIFY_CONNECTIVITY use new engine.
[03/21 17:07:33    205] 
[03/21 17:07:33    205] ******** Start: VERIFY CONNECTIVITY ********
[03/21 17:07:33    205] Start Time: Fri Mar 21 17:07:33 2025
[03/21 17:07:33    205] 
[03/21 17:07:33    205] Design Name: core
[03/21 17:07:33    205] Database Units: 2000
[03/21 17:07:33    205] Design Boundary: (0.0000, 0.0000) (1260.0000, 1720.0000)
[03/21 17:07:33    205] Error Limit = 1000; Warning Limit = 50
[03/21 17:07:33    205] Check all nets
[03/21 17:07:33    205] **** 17:07:33 **** Processed 5000 nets.
[03/21 17:07:34    205] **** 17:07:34 **** Processed 10000 nets.
[03/21 17:07:34    205] **** 17:07:34 **** Processed 15000 nets.
[03/21 17:07:34    205] **** 17:07:34 **** Processed 20000 nets.
[03/21 17:07:34    206] **** 17:07:34 **** Processed 25000 nets.
[03/21 17:07:34    206] **** 17:07:34 **** Processed 30000 nets.
[03/21 17:07:34    206] **** 17:07:34 **** Processed 35000 nets.
[03/21 17:07:35    206] **** 17:07:35 **** Processed 40000 nets.
[03/21 17:07:35    206] **** 17:07:35 **** Processed 45000 nets.
[03/21 17:07:35    206] **** 17:07:35 **** Processed 50000 nets.
[03/21 17:07:35    207] *** 17:07:35 *** Building data for Net VDD
[03/21 17:07:35    207] *** 17:07:35 *** Building data for Net VDD
[03/21 17:07:35    207] *** 17:07:35 *** Checking data for Net VDD .....................
[03/21 17:07:38    209] *** 17:07:38 *** Building data for Net VSS
[03/21 17:07:38    209] *** 17:07:38 *** Building data for Net VSS
[03/21 17:07:38    209] *** 17:07:38 *** Checking data for Net VSS .....................
[03/21 17:07:41    212] 
[03/21 17:07:41    212] Begin Summary 
[03/21 17:07:41    212]   Found no problems or warnings.
[03/21 17:07:41    212] End Summary
[03/21 17:07:41    212] 
[03/21 17:07:41    212] End Time: Fri Mar 21 17:07:41 2025
[03/21 17:07:41    212] Time Elapsed: 0:00:08.0
[03/21 17:07:41    212] 
[03/21 17:07:41    212] ******** End: VERIFY CONNECTIVITY ********
[03/21 17:07:41    212]   Verification Complete : 0 Viols.  0 Wrngs.
[03/21 17:07:41    212]   (CPU Time: 0:00:07.8  MEM: 48.945M)
[03/21 17:07:41    212] 
[03/21 17:07:41    212] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/21 17:07:41    212] <CMD> report_power -outfile core.post_route.power.rpt
[03/21 17:07:41    213] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/21 17:07:41    213] Start to collect the design information.
[03/21 17:07:41    213] Build netlist information for Cell core.
[03/21 17:07:42    213] Finished collecting the design information.
[03/21 17:07:42    213] Generating macro cells used in the design report.
[03/21 17:07:42    213] Generating standard cells used in the design report.
[03/21 17:07:42    213] Analyze library ... 
[03/21 17:07:42    213] Analyze netlist ... 
[03/21 17:07:42    213] Generate no-driven nets information report.
[03/21 17:07:42    213] Analyze timing ... 
[03/21 17:07:42    213] Analyze floorplan/placement ... 
[03/21 17:07:42    214] Analysis Routing ...
[03/21 17:07:42    214] Report saved in file core.post_route.summary.rpt.
[03/21 17:07:53    215] 
[03/21 17:07:53    215] *** Memory Usage v#1 (Current mem = 1624.250M, initial mem = 149.258M) ***
[03/21 17:07:53    215] 
[03/21 17:07:53    215] *** Summary of all messages that are not suppressed in this session:
[03/21 17:07:53    215] Severity  ID               Count  Summary                                  
[03/21 17:07:53    215] WARNING   IMPLF-200          272  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 17:07:53    215] WARNING   IMPLF-201          256  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 17:07:53    215] WARNING   IMPFP-3961           4  The techSite '%s' has no related cells i...
[03/21 17:07:53    215] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/21 17:07:53    215] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/21 17:07:53    215] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/21 17:07:53    215] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/21 17:07:53    215] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/21 17:07:53    215] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/21 17:07:53    215] WARNING   IMPEXT-3518          1  The lower process node is set (using com...
[03/21 17:07:53    215] WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
[03/21 17:07:53    215] WARNING   IMPVL-159         3248  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 17:07:53    215] WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
[03/21 17:07:53    215] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[03/21 17:07:53    215] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/21 17:07:53    215] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/21 17:07:53    215] ERROR     IMPOAX-142           3  %s                                       
[03/21 17:07:53    215] ERROR     IMPOAX-820           3  The OA features are disabled in the curr...
[03/21 17:07:53    215] ERROR     IMPOAX-850           3  %s command cannot be run as OA features ...
[03/21 17:07:53    215] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/21 17:07:53    215] *** Message Summary: 4404 warning(s), 9 error(s)
[03/21 17:07:53    215] 
[03/21 17:07:53    215] --- Ending "Innovus" (totcpu=0:03:36, real=0:05:33, mem=1624.2M) ---
