{
  "DESIGN_NAME": "ripple_adder_wrapper",
  "VERILOG_FILES": ["src/conventional-ripple/ripper-adder-wrapper.v", "src/conventional-ripple/ripple-adder.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk"
}