{"vcs1":{"timestamp_begin":1709261121.686515815, "rt":1.17, "ut":0.23, "st":0.17}}
{"vcselab":{"timestamp_begin":1709261122.931931053, "rt":1.02, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1709261124.016976252, "rt":0.31, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709261121.146225764}
{"VCS_COMP_START_TIME": 1709261121.146225764}
{"VCS_COMP_END_TIME": 1709261125.523703569}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330184}}
{"stitch_vcselab": {"peak_mem": 231516}}
