Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/205_HW/HW_2/Boolean_Function_Data_Flow_tb_isim_beh.exe -prj D:/205_HW/HW_2/Boolean_Function_Data_Flow_tb_beh.prj work.Boolean_Function_Data_Flow_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/205_HW/HW_2/Boolean_Function_Data_Flow.vhd" into library work
Parsing VHDL file "D:/205_HW/HW_2/Boolean_Function_Data_Flow_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity Boolean_Function_Data_Flow [boolean_function_data_flow_defau...]
Compiling architecture tb of entity boolean_function_data_flow_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/205_HW/HW_2/Boolean_Function_Data_Flow_tb_isim_beh.exe
Fuse Memory Usage: 29936 KB
Fuse CPU Usage: 436 ms
