/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/mem_path.vh
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/opcode.vh
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/sim_define.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/ASYNC_RAM_DP_WBE.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/Branch_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/Csr_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/SMU_RV32I_System.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/alu.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/aludec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/adder.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/be_logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/extend.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/flopenr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/flopr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/mux2.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/building_blocks/mux3.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/controller.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/datapath.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/maindec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/reg_file_async.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/rev01/riscvsingle.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/10.RV32I_Integrated_Test_update_with_CSR/testbench/cpu_tb.v
