0.6
2017.3
Oct  4 2017
20:11:37
C:/gitkra/fifo/hdl/fifo/fifo.sv,1514493148,systemVerilog,,C:/gitkra/fifo/sim/fifo/tb_fifo.sv,,fifo,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/gitkra/fifo/sim/fifo/tb_fifo.sv,1514493617,systemVerilog,,,,tb_fifo,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/gitkra/fifo/work/fifo/fifo.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,xil_defaultlib,,,,,,
