

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Wed May 25 01:48:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_66_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_86_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_87_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_92_7_VITIS_LOOP_93_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_99_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_103_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_104_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_115_12                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6
  * Pipeline-7: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 6, States = { 81 82 83 84 85 86 }
  Pipeline-7 : II = 2, D = 10, States = { 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 88 100 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 87 86 
86 --> 81 
87 --> 77 
88 --> 89 
89 --> 100 90 
90 --> 100 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 90 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 101 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 102 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 103 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 104 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 105 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 106 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 107 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 108 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 109 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 110 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 111 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 112 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 113 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 114 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 115 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 116 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 117 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 118 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 119 [1/1] (3.54ns)   --->   "%sub_ln41 = sub i65 0, i65 %mul_ln41" [fcc_combined/main.cpp:41]   --->   Operation 119 'sub' 'sub_ln41' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 120 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 121 'select' 'select_ln41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i27 0, i27 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 122 'sub' 'sub_ln41_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 123 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32"   --->   Operation 124 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_23, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_30, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41_1 = select i1 %tmp, i27 %sub_ln41_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 166 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln41_1, i27 1" [fcc_combined/main.cpp:41]   --->   Operation 167 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge287, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 168 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [fcc_combined/main.cpp:43]   --->   Operation 170 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 171 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 172 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 173 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 174 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 175 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 176 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 177 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 178 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split27, i31 0, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 181 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 182 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 184 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split27, void %._crit_edge287.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 186 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 187 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 188 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 188 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:43]   --->   Operation 189 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 190 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 191 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 192 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge287"   --->   Operation 194 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 195 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [2/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 196 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 197 [1/1] (2.47ns)   --->   "%cmp37257 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 197 'icmp' 'cmp37257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %ydim_read" [fcc_combined/main.cpp:49]   --->   Operation 198 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i27 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 199 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 200 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %xdim_read" [fcc_combined/main.cpp:92]   --->   Operation 201 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 202 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge287, i32 %add_ln53, void %._crit_edge276" [fcc_combined/main.cpp:53]   --->   Operation 203 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge287, i38 %add_ln49, void %._crit_edge276" [fcc_combined/main.cpp:49]   --->   Operation 204 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %k, i32 1" [fcc_combined/main.cpp:53]   --->   Operation 205 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (2.79ns)   --->   "%add_ln49 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:49]   --->   Operation 206 'add' 'add_ln49' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49_1" [fcc_combined/main.cpp:49]   --->   Operation 207 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 208 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %k" [fcc_combined/main.cpp:49]   --->   Operation 209 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 210 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:113]   --->   Operation 211 'br' 'br_ln113' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 212 [2/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 212 'mul' 'mul150' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 213 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %add_ln53" [fcc_combined/main.cpp:53]   --->   Operation 214 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [2/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 215 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 216 [1/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 216 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:49]   --->   Operation 217 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i38 %mul_ln53_2" [fcc_combined/main.cpp:53]   --->   Operation 218 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (2.51ns)   --->   "%icmp_ln53 = icmp_slt  i39 %sext_ln49, i39 %zext_ln53_1" [fcc_combined/main.cpp:53]   --->   Operation 219 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 220 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 221 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %trunc_ln54_1" [fcc_combined/main.cpp:53]   --->   Operation 222 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 50" [fcc_combined/main.cpp:53]   --->   Operation 223 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (2.47ns)   --->   "%cmp36262 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:53]   --->   Operation 224 'icmp' 'cmp36262' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:63]   --->   Operation 225 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %cmp36262, void %._crit_edge241, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 226 'br' 'br_ln86' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %ub" [fcc_combined/main.cpp:86]   --->   Operation 227 'trunc' 'trunc_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [fcc_combined/main.cpp:86]   --->   Operation 228 'br' 'br_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 1.58>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 229 'br' 'br_ln65' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %ub" [fcc_combined/main.cpp:65]   --->   Operation 230 'trunc' 'trunc_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [fcc_combined/main.cpp:65]   --->   Operation 231 'br' 'br_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln86, void %._crit_edge226, i31 0, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 232 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 233 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_3, i31 %trunc_ln86" [fcc_combined/main.cpp:86]   --->   Operation 234 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 235 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split8, void %.lr.ph240.preheader" [fcc_combined/main.cpp:86]   --->   Operation 236 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 237 'mul' 'empty_51' <Predicate = (!icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i31 %trunc_ln86" [fcc_combined/main.cpp:92]   --->   Operation 238 'zext' 'zext_ln92_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 239 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 239 'mul' 'mul_ln92' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 240 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 240 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:86]   --->   Operation 241 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (2.52ns)   --->   "%empty_52 = add i31 %empty_51, i31 %mul_ln53_1" [fcc_combined/main.cpp:86]   --->   Operation 242 'add' 'empty_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [fcc_combined/main.cpp:86]   --->   Operation 243 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:86]   --->   Operation 244 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %cmp37257, void %._crit_edge226, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 245 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [fcc_combined/main.cpp:87]   --->   Operation 246 'partselect' 'trunc_ln1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:87]   --->   Operation 247 'sext' 'sext_ln87' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln87" [fcc_combined/main.cpp:87]   --->   Operation 248 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i31 %i_3" [fcc_combined/main.cpp:88]   --->   Operation 249 'trunc' 'trunc_ln88' <Predicate = (cmp37257)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 250 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 250 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 251 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 251 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 252 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 252 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 253 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 253 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %trunc_ln88" [fcc_combined/main.cpp:88]   --->   Operation 254 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 255 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 256 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 256 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 257 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 257 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 258 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 258 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 259 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 259 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 260 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 260 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 261 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 261 'mul' 'mul_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [fcc_combined/main.cpp:87]   --->   Operation 262 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln87, void %.split6, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 263 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 264 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 264 'add' 'add_ln87' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 265 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 267 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 268 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 268 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split6, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 269 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i31 %j_1" [fcc_combined/main.cpp:88]   --->   Operation 270 'trunc' 'trunc_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (2.07ns)   --->   "%add_ln88 = add i16 %mul_ln88, i16 %trunc_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 271 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 272 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:88]   --->   Operation 272 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln87)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:87]   --->   Operation 273 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i16 %add_ln88" [fcc_combined/main.cpp:88]   --->   Operation 274 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 275 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln88 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:88]   --->   Operation 276 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 277 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge226"   --->   Operation 278 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 280 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 280 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (1.58ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:92]   --->   Operation 281 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.85>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph240.preheader, i63 %add_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 282 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph240.preheader, i31 %select_ln92_3, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 283 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph240.preheader, i32 %add_ln93, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:93]   --->   Operation 284 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (3.49ns)   --->   "%add_ln92_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:92]   --->   Operation 285 'add' 'add_ln92_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 286 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (2.78ns)   --->   "%icmp_ln92 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln92" [fcc_combined/main.cpp:92]   --->   Operation 287 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge236.loopexit, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 288 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (2.52ns)   --->   "%add_ln92 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:92]   --->   Operation 289 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:93]   --->   Operation 290 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_3" [fcc_combined/main.cpp:92]   --->   Operation 291 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %add_ln92" [fcc_combined/main.cpp:92]   --->   Operation 292 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 293 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.68ns)   --->   "%select_ln92_2 = select i1 %icmp_ln93, i10 %trunc_ln92, i10 %trunc_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 294 'select' 'select_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%select_ln92_1_v_cast = zext i10 %select_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 295 'zext' 'select_ln92_1_v_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 296 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 296 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 297 [1/1] (0.73ns)   --->   "%select_ln92_3 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 297 'select' 'select_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln92"   --->   Operation 298 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 299 'zext' 'zext_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 300 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 301 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 301 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 37 <SV = 21> <Delay = 3.41>
ST_37 : Operation 302 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 302 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 303 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i10 %select_ln92_2, i10 %trunc_ln54" [fcc_combined/main.cpp:92]   --->   Operation 303 'add' 'add_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i10 %add_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 304 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 305 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 306 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 306 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 307 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 307 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 308 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln92, i32 1" [fcc_combined/main.cpp:93]   --->   Operation 308 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i10 %select_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 309 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 310 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 310 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln92_3" [fcc_combined/main.cpp:92]   --->   Operation 311 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 312 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 312 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 313 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 313 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 314 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 315 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 315 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 316 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 316 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 317 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 317 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:92]   --->   Operation 318 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 319 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 319 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 320 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 321 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 322 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 323 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 323 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_2"   --->   Operation 324 'sext' 'sext_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 325 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 325 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 326 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 326 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 327 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 327 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %dy_load_1" [fcc_combined/main.cpp:92]   --->   Operation 328 'sext' 'sext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 329 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 329 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 330 'sext' 'sext_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 331 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 331 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 332 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 332 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 333 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 333 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 334 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 334 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 335 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 336 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 337 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 337 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 338 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 338 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 339 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 340 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 341 'store' 'store_ln708' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"   --->   Operation 342 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 343 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 343 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:93]   --->   Operation 344 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 345 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 345 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 346 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:94]   --->   Operation 347 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 %trunc_ln708_1, i10 %dx_addr_1" [fcc_combined/main.cpp:94]   --->   Operation 348 'store' 'store_ln94' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 350 'br' 'br_ln0' <Predicate = (cmp36262)> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (1.58ns)   --->   "%br_ln99 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:99]   --->   Operation 351 'br' 'br_ln99' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 352 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %._crit_edge241, i31 %add_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:99]   --->   Operation 352 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 353 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:99]   --->   Operation 353 'add' 'add_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 354 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [fcc_combined/main.cpp:99]   --->   Operation 354 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 355 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i_6_cast, i32 %ydim_read" [fcc_combined/main.cpp:99]   --->   Operation 356 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 357 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 357 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:99]   --->   Operation 358 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_6"   --->   Operation 359 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 360 'zext' 'zext_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 361 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 361 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 362 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 362 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 363 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 363 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 364 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 364 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 3.25>
ST_46 : Operation 365 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 365 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 366 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 366 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 47 <SV = 24> <Delay = 7.01>
ST_47 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:99]   --->   Operation 367 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 368 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 368 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 369 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 369 'add' 'add_ln703' <Predicate = (!icmp_ln99)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 370 'store' 'store_ln703' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 371 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 372 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %ub" [fcc_combined/main.cpp:103]   --->   Operation 373 'trunc' 'trunc_ln103' <Predicate = (cmp36262)> <Delay = 0.00>
ST_48 : Operation 374 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [fcc_combined/main.cpp:103]   --->   Operation 374 'br' 'br_ln103' <Predicate = (cmp36262)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln103, void %._crit_edge251, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 375 'phi' 'i_7' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 376 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 376 'add' 'add_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 377 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i31 %i_7, i31 %trunc_ln103" [fcc_combined/main.cpp:103]   --->   Operation 377 'icmp' 'icmp_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 378 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 378 'speclooptripcount' 'empty_57' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split16, void %._crit_edge276.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 379 'br' 'br_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 380 [2/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 380 'mul' 'empty_58' <Predicate = (!fwprop_read & cmp36262 & !icmp_ln103)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36262 & icmp_ln103)> <Delay = 0.00>
ST_49 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 382 'br' 'br_ln0' <Predicate = (icmp_ln103) | (!cmp36262) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 383 [1/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 383 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:103]   --->   Operation 384 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 385 [1/1] (2.52ns)   --->   "%empty_59 = add i31 %empty_58, i31 %mul_ln53_1" [fcc_combined/main.cpp:103]   --->   Operation 385 'add' 'empty_59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_59, i1 0" [fcc_combined/main.cpp:103]   --->   Operation 386 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 387 [1/1] (2.55ns)   --->   "%empty_60 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:103]   --->   Operation 387 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %cmp37257, void %._crit_edge251, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 388 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [fcc_combined/main.cpp:104]   --->   Operation 389 'partselect' 'trunc_ln3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:104]   --->   Operation 390 'sext' 'sext_ln104' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 391 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln104" [fcc_combined/main.cpp:104]   --->   Operation 391 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i_7" [fcc_combined/main.cpp:105]   --->   Operation 392 'trunc' 'trunc_ln105' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %trunc_ln105" [fcc_combined/main.cpp:105]   --->   Operation 393 'zext' 'zext_ln105' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 394 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 394 'mul' 'mul_ln105' <Predicate = (cmp37257)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 395 [1/1] (7.30ns)   --->   "%empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 395 'writereq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 396 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 396 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 397 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 397 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 398 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 398 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln104 = br void" [fcc_combined/main.cpp:104]   --->   Operation 399 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 400 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln104, void %.split14, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 400 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 401 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:104]   --->   Operation 401 'add' 'add_ln104' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 402 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:104]   --->   Operation 402 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 403 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 403 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 404 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 404 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 405 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 405 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split14, void %._crit_edge251.loopexit" [fcc_combined/main.cpp:104]   --->   Operation 406 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i31 %j_4" [fcc_combined/main.cpp:105]   --->   Operation 407 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 408 [1/1] (2.07ns)   --->   "%add_ln105 = add i16 %mul_ln105, i16 %trunc_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 408 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i16 %add_ln105" [fcc_combined/main.cpp:105]   --->   Operation 409 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 410 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 410 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 411 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 411 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 412 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 412 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:104]   --->   Operation 413 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_57 : Operation 414 [1/1] (7.30ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:105]   --->   Operation 414 'write' 'write_ln105' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 416 [5/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 416 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 417 [4/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 417 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 418 [3/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 418 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 419 [2/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 419 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 420 [1/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 420 'writeresp' 'empty_63' <Predicate = (cmp37257)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge251" [fcc_combined/main.cpp:103]   --->   Operation 421 'br' 'br_ln103' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 423 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln65, void %._crit_edge261, i31 0, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 423 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 424 [1/1] (2.52ns)   --->   "%add_ln65 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:65]   --->   Operation 424 'add' 'add_ln65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 425 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i31 %i_2, i31 %trunc_ln65" [fcc_combined/main.cpp:65]   --->   Operation 425 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 426 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 426 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split20, void %.lr.ph275.preheader" [fcc_combined/main.cpp:65]   --->   Operation 427 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 428 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 428 'mul' 'empty_44' <Predicate = (!icmp_ln65)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 429 [1/1] (1.58ns)   --->   "%br_ln72 = br void %.lr.ph275" [fcc_combined/main.cpp:72]   --->   Operation 429 'br' 'br_ln72' <Predicate = (icmp_ln65)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 430 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 430 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:65]   --->   Operation 431 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %mul_ln53_1" [fcc_combined/main.cpp:65]   --->   Operation 432 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:65]   --->   Operation 433 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 434 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:65]   --->   Operation 434 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %cmp37257, void %._crit_edge261, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 435 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 436 'partselect' 'trunc_ln7' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:66]   --->   Operation 437 'sext' 'sext_ln66' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 438 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %i_2" [fcc_combined/main.cpp:67]   --->   Operation 439 'trunc' 'trunc_ln67' <Predicate = (cmp37257)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 440 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 440 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 441 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 441 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 442 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 442 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 443 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 443 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i6 %trunc_ln67" [fcc_combined/main.cpp:67]   --->   Operation 444 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 445 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 445 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 446 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 446 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 447 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 448 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 448 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 449 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 449 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 450 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 450 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 451 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 451 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [fcc_combined/main.cpp:66]   --->   Operation 452 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 453 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln66, void %.split18, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 453 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 454 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 454 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 455 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:66]   --->   Operation 455 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 456 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 457 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 457 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 458 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 458 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split18, void %._crit_edge261.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 459 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i31 %j" [fcc_combined/main.cpp:67]   --->   Operation 460 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_73 : Operation 461 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %mul_ln67, i16 %trunc_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 461 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 462 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:67]   --->   Operation 462 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:66]   --->   Operation 463 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i16 %add_ln67" [fcc_combined/main.cpp:67]   --->   Operation 464 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 465 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 465 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:67]   --->   Operation 466 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 467 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge261"   --->   Operation 468 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_76 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 469 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln72, void %._crit_edge271.loopexit, i31 0, void %.lr.ph275.preheader" [fcc_combined/main.cpp:72]   --->   Operation 470 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 471 [1/1] (2.52ns)   --->   "%add_ln72 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:72]   --->   Operation 471 'add' 'add_ln72' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 472 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i31 %i_4, i31 %trunc_ln65" [fcc_combined/main.cpp:72]   --->   Operation 472 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 473 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split23, void %._crit_edge276.loopexit54" [fcc_combined/main.cpp:72]   --->   Operation 474 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_4" [fcc_combined/main.cpp:72]   --->   Operation 475 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_4"   --->   Operation 476 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 477 'zext' 'zext_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 478 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 478 'mul' 'mul_ln1116' <Predicate = (!icmp_ln72)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 479 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 480 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 480 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 4.98>
ST_79 : Operation 481 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %trunc_ln72, i10 %trunc_ln54" [fcc_combined/main.cpp:74]   --->   Operation 481 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [fcc_combined/main.cpp:74]   --->   Operation 482 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 483 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 483 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 484 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 484 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 485 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 485 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 486 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 486 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 487 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:72]   --->   Operation 487 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 488 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 488 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 489 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 490 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 490 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 491 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:76]   --->   Operation 491 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 2.55>
ST_81 : Operation 492 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split23, i32 %add_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:76]   --->   Operation 492 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 493 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:76]   --->   Operation 493 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 494 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:76]   --->   Operation 494 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:76]   --->   Operation 495 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 496 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 497 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 498 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 498 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 499 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 499 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 500 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 500 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 3.25>
ST_82 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 501 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 502 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_82 : Operation 503 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 503 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 504 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 504 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 25> <Delay = 4.30>
ST_83 : Operation 505 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 505 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_83 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 506 'sext' 'sext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_83 : Operation 507 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 507 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_83 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_1"   --->   Operation 508 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_83 : Operation 509 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 509 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 1.05>
ST_84 : Operation 510 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 510 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 2.10>
ST_85 : Operation 511 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split23, i16 %trunc_ln2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:74]   --->   Operation 511 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 512 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 513 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 513 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 514 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 514 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_85 : Operation 515 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 515 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 28> <Delay = 5.35>
ST_86 : Operation 516 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:76]   --->   Operation 516 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_86 : Operation 517 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 517 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 518 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_86 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %trunc_ln2, i10 %y_addr" [fcc_combined/main.cpp:77]   --->   Operation 519 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 520 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 87 <SV = 28> <Delay = 0.00>
ST_87 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph275"   --->   Operation 521 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 88 <SV = 15> <Delay = 6.91>
ST_88 : Operation 522 [1/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 522 'mul' 'mul150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 16> <Delay = 2.47>
ST_89 : Operation 523 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_sgt  i32 %mul150, i32 0" [fcc_combined/main.cpp:115]   --->   Operation 523 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:115]   --->   Operation 524 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %mul150" [fcc_combined/main.cpp:115]   --->   Operation 525 'trunc' 'trunc_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 526 'partselect' 'trunc_ln4' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:115]   --->   Operation 527 'sext' 'sext_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 528 'partselect' 'trunc_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i31 %trunc_ln115_1" [fcc_combined/main.cpp:115]   --->   Operation 529 'sext' 'sext_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 530 [1/1] (1.58ns)   --->   "%br_ln115 = br void" [fcc_combined/main.cpp:115]   --->   Operation 530 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 1.58>

State 90 <SV = 17> <Delay = 2.52>
ST_90 : Operation 531 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln115, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:116]   --->   Operation 531 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 532 [1/1] (2.52ns)   --->   "%add_ln115 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:115]   --->   Operation 532 'add' 'add_ln115' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 533 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 533 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 534 [1/1] (2.47ns)   --->   "%icmp_ln115_1 = icmp_eq  i31 %i_1, i31 %trunc_ln115" [fcc_combined/main.cpp:115]   --->   Operation 534 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 535 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 535 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:115]   --->   Operation 536 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_1" [fcc_combined/main.cpp:116]   --->   Operation 537 'zext' 'zext_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 538 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:116]   --->   Operation 538 'getelementptr' 'x_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 539 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 539 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_90 : Operation 540 [1/1] (2.52ns)   --->   "%add_ln116 = add i32 %zext_ln116, i32 %sext_ln115" [fcc_combined/main.cpp:116]   --->   Operation 540 'add' 'add_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 541 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln116" [fcc_combined/main.cpp:116]   --->   Operation 541 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 542 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:117]   --->   Operation 542 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 543 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 543 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_90 : Operation 544 [1/1] (2.52ns)   --->   "%add_ln117 = add i32 %zext_ln116, i32 %sext_ln115_1" [fcc_combined/main.cpp:117]   --->   Operation 544 'add' 'add_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 545 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln117" [fcc_combined/main.cpp:117]   --->   Operation 545 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 91 <SV = 18> <Delay = 1.68>
ST_91 : Operation 546 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 546 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 547 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 547 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 92 <SV = 19> <Delay = 7.30>
ST_92 : Operation 548 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 548 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 549 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [fcc_combined/main.cpp:116]   --->   Operation 549 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 550 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 550 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 93 <SV = 20> <Delay = 7.30>
ST_93 : Operation 551 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:116]   --->   Operation 551 'write' 'write_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 552 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:117]   --->   Operation 552 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 21> <Delay = 7.30>
ST_94 : Operation 553 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 553 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 554 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:117]   --->   Operation 554 'write' 'write_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 22> <Delay = 7.30>
ST_95 : Operation 555 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 555 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 556 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 556 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 23> <Delay = 7.30>
ST_96 : Operation 557 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 557 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 558 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 558 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 24> <Delay = 7.30>
ST_97 : Operation 559 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 559 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 560 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 560 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 25> <Delay = 7.30>
ST_98 : Operation 561 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 561 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 562 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 562 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 26> <Delay = 7.30>
ST_99 : Operation 563 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:115]   --->   Operation 563 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_99 : Operation 564 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 564 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 565 'br' 'br_ln0' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 100 <SV = 18> <Delay = 0.00>
ST_100 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 566 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln115)> <Delay = 0.00>
ST_100 : Operation 567 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [fcc_combined/main.cpp:123]   --->   Operation 567 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [59]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', fcc_combined/main.cpp:41) [73]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', fcc_combined/main.cpp:41) [73]  (6.91 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln41', fcc_combined/main.cpp:41) [74]  (3.55 ns)
	'select' operation ('select_ln41', fcc_combined/main.cpp:41) [78]  (0 ns)
	'sub' operation ('sub_ln41_1', fcc_combined/main.cpp:41) [79]  (2.4 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:43) [88]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:43) with incoming values : ('add_ln43', fcc_combined/main.cpp:43) [92]  (0 ns)
	'add' operation ('add_ln43', fcc_combined/main.cpp:43) [93]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:44) [103]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:44) [102]  (0 ns)
	'store' operation ('store_ln44', fcc_combined/main.cpp:44) of variable 'gmem_addr_read', fcc_combined/main.cpp:44 on array 'bbuf.V', fcc_combined/main.cpp:36 [104]  (3.25 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', fcc_combined/main.cpp:53) [113]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', fcc_combined/main.cpp:53) [113]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul150') [419]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_1', fcc_combined/main.cpp:53) [126]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_2', fcc_combined/main.cpp:53) [128]  (6.91 ns)

 <State 20>: 5.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln53', fcc_combined/main.cpp:53) [133]  (2.55 ns)
	'select' operation ('ub', fcc_combined/main.cpp:53) [134]  (0.698 ns)
	'icmp' operation ('cmp36262', fcc_combined/main.cpp:53) [135]  (2.47 ns)

 <State 21>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:86) with incoming values : ('add_ln86', fcc_combined/main.cpp:86) [143]  (0 ns)
	'mul' operation ('empty_51', fcc_combined/main.cpp:86) [150]  (6.91 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_51', fcc_combined/main.cpp:86) [150]  (6.91 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_52', fcc_combined/main.cpp:86) [151]  (2.52 ns)
	'add' operation ('empty_53', fcc_combined/main.cpp:86) [153]  (2.55 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 31>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:87) with incoming values : ('add_ln87', fcc_combined/main.cpp:87) [165]  (0 ns)
	'add' operation ('add_ln87', fcc_combined/main.cpp:87) [166]  (2.52 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:88) [178]  (7.3 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:88) [177]  (0 ns)
	'store' operation ('store_ln88', fcc_combined/main.cpp:88) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:88 on array 'dwbuf.V', fcc_combined/main.cpp:38 [179]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln92', fcc_combined/main.cpp:92) [187]  (6.91 ns)

 <State 36>: 4.85ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:93) with incoming values : ('add_ln93', fcc_combined/main.cpp:93) [192]  (0 ns)
	'icmp' operation ('icmp_ln93', fcc_combined/main.cpp:93) [200]  (2.47 ns)
	'select' operation ('select_ln92', fcc_combined/main.cpp:92) [201]  (0.698 ns)
	'getelementptr' operation ('x_addr_2') [231]  (0 ns)
	'load' operation ('x_load_2') on array 'x' [232]  (1.68 ns)

 <State 37>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln92_1', fcc_combined/main.cpp:92) [211]  (1.73 ns)
	'getelementptr' operation ('dy_addr_1', fcc_combined/main.cpp:92) [213]  (0 ns)
	'load' operation ('dy_load_2', fcc_combined/main.cpp:92) on array 'dy' [214]  (1.68 ns)

 <State 38>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[221] ('mul_ln1118', fcc_combined/main.cpp:92) [207]  (0 ns)
	'add' operation of DSP[221] ('add_ln1118') [221]  (2.1 ns)

 <State 39>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[221] ('add_ln1118') [221]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr_2') [223]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [225]  (3.25 ns)

 <State 40>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [225]  (3.25 ns)
	'mul' operation of DSP[227] ('mul_ln1115') [227]  (2.15 ns)

 <State 41>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[227] ('mul_ln1115') [227]  (2.15 ns)

 <State 42>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[237] ('ret.V') [237]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_2' on array 'dwbuf.V', fcc_combined/main.cpp:38 [239]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[227] ('mul_ln1115') [227]  (0 ns)
	'store' operation ('store_ln94', fcc_combined/main.cpp:94) of variable 'trunc_ln708_1' on array 'dx' [230]  (3.25 ns)

 <State 44>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:99) with incoming values : ('add_ln99', fcc_combined/main.cpp:99) [247]  (1.59 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:99) with incoming values : ('add_ln99', fcc_combined/main.cpp:99) [247]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [258]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [259]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [259]  (3.25 ns)

 <State 47>: 7.01ns
The critical path consists of the following:
	'load' operation ('dy_load') on array 'dy' [261]  (1.68 ns)
	'add' operation ('add_ln703') [262]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:39 [263]  (3.25 ns)

 <State 48>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [271]  (1.59 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [271]  (0 ns)
	'mul' operation ('empty_58', fcc_combined/main.cpp:103) [278]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_58', fcc_combined/main.cpp:103) [278]  (6.91 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_59', fcc_combined/main.cpp:103) [279]  (2.52 ns)
	'add' operation ('empty_60', fcc_combined/main.cpp:103) [281]  (2.55 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:104) [287]  (7.3 ns)

 <State 53>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[290] ('mul_ln105', fcc_combined/main.cpp:105) [290]  (2.15 ns)

 <State 54>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', fcc_combined/main.cpp:104) with incoming values : ('add_ln104', fcc_combined/main.cpp:104) [293]  (1.59 ns)

 <State 55>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:104) with incoming values : ('add_ln104', fcc_combined/main.cpp:104) [293]  (0 ns)
	'add' operation ('add_ln105', fcc_combined/main.cpp:105) [303]  (2.08 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:105) [305]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:105) on array 'dwbuf.V', fcc_combined/main.cpp:38 [306]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:105) on array 'dwbuf.V', fcc_combined/main.cpp:38 [306]  (3.25 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:105) [307]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [310]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [310]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [310]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [310]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [310]  (7.3 ns)

 <State 63>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:65) with incoming values : ('add_ln65', fcc_combined/main.cpp:65) [322]  (0 ns)
	'mul' operation ('empty_44', fcc_combined/main.cpp:65) [329]  (6.91 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_44', fcc_combined/main.cpp:65) [329]  (6.91 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_45', fcc_combined/main.cpp:65) [330]  (2.52 ns)
	'add' operation ('empty_46', fcc_combined/main.cpp:65) [332]  (2.55 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [338]  (7.3 ns)

 <State 73>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:66) with incoming values : ('add_ln66', fcc_combined/main.cpp:66) [344]  (0 ns)
	'add' operation ('add_ln66', fcc_combined/main.cpp:66) [345]  (2.52 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:67) [357]  (7.3 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:67) [356]  (0 ns)
	'store' operation ('store_ln67', fcc_combined/main.cpp:67) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:67 on array 'wbuf.V', fcc_combined/main.cpp:35 [358]  (3.25 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:72) with incoming values : ('add_ln72', fcc_combined/main.cpp:72) [367]  (0 ns)
	'add' operation ('add_ln72', fcc_combined/main.cpp:72) [368]  (2.52 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[383] ('mul_ln1116') [383]  (2.15 ns)

 <State 79>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln74', fcc_combined/main.cpp:74) [375]  (1.73 ns)
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:74) [377]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:74) on array 'bbuf.V', fcc_combined/main.cpp:36 [378]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:74) on array 'bbuf.V', fcc_combined/main.cpp:36 [378]  (3.25 ns)
	'store' operation ('store_ln74', fcc_combined/main.cpp:74) of variable 'bbuf_V_load', fcc_combined/main.cpp:74 on array 'y' [380]  (3.25 ns)

 <State 81>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:76) with incoming values : ('add_ln76', fcc_combined/main.cpp:76) [387]  (0 ns)
	'add' operation ('add_ln76', fcc_combined/main.cpp:76) [388]  (2.55 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [398]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [399]  (3.25 ns)

 <State 83>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [399]  (3.25 ns)
	'mul' operation of DSP[406] ('mul_ln727') [404]  (1.05 ns)

 <State 84>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[406] ('mul_ln727') [404]  (1.05 ns)

 <State 85>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:74) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:74) ('trunc_ln2') [386]  (0 ns)
	'add' operation of DSP[406] ('ret.V') [406]  (2.1 ns)

 <State 86>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[406] ('ret.V') [406]  (2.1 ns)
	'store' operation ('store_ln77', fcc_combined/main.cpp:77) of variable 'trunc_ln2' on array 'y' [408]  (3.25 ns)

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul150') [419]  (6.91 ns)

 <State 89>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln115', fcc_combined/main.cpp:115) [420]  (2.47 ns)

 <State 90>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:116) with incoming values : ('add_ln115', fcc_combined/main.cpp:115) [430]  (0 ns)
	'add' operation ('add_ln115', fcc_combined/main.cpp:115) [431]  (2.52 ns)

 <State 91>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load', fcc_combined/main.cpp:116) on array 'x' [440]  (1.68 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:116) [443]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (fcc_combined/main.cpp:116) [444]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [445]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [445]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [445]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [445]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [445]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:117) [452]  (7.3 ns)

 <State 100>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
