Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 18 21:23:09 2019
| Host         : nicola-Latitude-E6410 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   431 |
| Unused register locations in slices containing registers |   768 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           25 |
|      4 |           16 |
|      6 |           12 |
|      8 |           42 |
|     10 |           11 |
|     12 |           14 |
|     14 |           13 |
|    16+ |          298 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7140 |          946 |
| No           | No                    | Yes                    |             512 |           77 |
| No           | Yes                   | No                     |            2440 |          416 |
| Yes          | No                    | No                     |            3854 |          597 |
| Yes          | No                    | Yes                    |             558 |           72 |
| Yes          | Yes                   | No                     |            5400 |          699 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_DV_REG2                                                                                                                        | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE                                                                                                                        |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/sclk_s0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                            | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/mosi_s0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/rmw_write                                                                                                                                                                                                                | ipbus/trans/sm/tx_hdr                                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                          | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/cs_s0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/load_buf_int                                                                                                                                                                                                           | ipbus/udp_if/ARP/set_addr_int1                                                                                                                                                                                                          |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                          | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                          | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                          | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                            | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int6                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                         | ipbus/trans/iface/p_0_in                                                                                                                                                                                                                |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0200_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/Mcount_DATA_COUNT_val                                                                                                                     |                1 |              4 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                         | ipbus/trans/sm/err_d                                                                                                                                                                                                                    |                2 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable22                                                                                                             |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable                                                                                                 |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0156                                                                                                                                    |                1 |              6 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              6 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13                                                                                                      |                1 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count[2]_PWR_56_o_LessThan_17_o                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_val                                                                                         |                1 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv1                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Reset_OR_DriverANDClockEnable1                                                                                |                1 |              6 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio_start/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                             | vio_start/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                 | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                 | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                                                                                                                            | ipbus/udp_if/tx_main/int_data_int[7]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                                |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/req_end                                                                                                                                                                                                         | ipbus/udp_if/RARP_block/req_end[5]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | vio_start/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                 |                2 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/tx_transactor/req_resend_i_1_n_0                                                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_ram_selector/send_i[3]_i_1_n_0                                                                                                                                                                                          | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_val                                                                                         |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                                                                                                                                    | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                    |                1 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_2_n_0                                                                                                                                                                                     | ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_1_n_0                                                                                                                                                                                     |                1 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/counting_reg__0                                                                                                                                                                                                    | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                                                                                                                 |                3 |             10 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/_n0281_inv                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                1 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11                                                                                                             |                1 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable                                                                                                             |                2 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/_n0520_inv1                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable10                                                                                                             |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/set_addr                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                            | ipbus/udp_if/RARP_block/req_end                                                                                                                                                                                                         |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_mask1                                                                                                                                                                                                 | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/p_1_in                                                                                                                                                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                1 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/set_addr_buf1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                                              | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1106_inv                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0351_inv                                                                                                    | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val                                                                                            |                3 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable                                                                                                        |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                3 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                           |                5 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                       | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                    | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                       | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                           |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                    | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |             14 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/_n0100_inv                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                                           | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                3 |             14 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[22]__0_i_1_n_0                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |             14 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/ping/shift_buf[7]_i_1_n_0                                                                                                                                                                                                  |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17                                                                                                      |                1 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25                                                                                                      |                1 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CRC_CE                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                           | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/payload/shift_buf1                                                                                                                                                                                                         |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/payload/payload_data_sig[7]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_state[1]_rx_enable_AND_8_o                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/ARP/p_0_in                                                                                                                                                                                                                 |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/status/status_we0                                                                                                                                                                                                          |                3 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                                                                                                                  |                3 |             16 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/words_done0                                                                                                                                                                                                              | ipbus/trans/sm/tx_hdr                                                                                                                                                                                                                   |                3 |             16 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                                                                                                                                      | ipbus/trans/sm/timer0                                                                                                                                                                                                                   |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0183_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXIS_MAC_TREADY                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udp_len_int[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_2_n_0                                                                                                                                                                                         | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/pay_len[7]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                                           | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                                          | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                                          | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                   | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                                                                                                    |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                         | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/pkt_data[7]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0100_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/special_int[7]_i_2_n_0                                                                                                                                                                                             | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                                                                                                                            | ipbus/udp_if/payload/int_data_int[7]_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                                                                                                                         | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CRC_CE                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0869_inv                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1212_inv                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848                                                                                                                               |                5 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                           | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                3 |             18 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | reset                                                                                                                                                                                                                                   |                7 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                  | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             18 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                2 |             18 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                3 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/rx_ram_mux/rxram_end_addr[12]_i_1_n_0                                                                                                                                                                                      |                2 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/IPADDR/My_IP_addr[27]_i_1_n_0                                                                                                                                                                                              |                4 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg_n_0_[1]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             18 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/waddr03_out                                                                                                                                                                                                           | ipbus/trans/iface/waddr                                                                                                                                                                                                                 |                3 |             18 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/raddr0                                                                                                                                                                                                                | ipbus/trans/iface/dinit                                                                                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/msk_mask0_in[9]                                                                                                                                                                                           | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                           |                4 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                      | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         | square_w/address0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             20 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                      | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             20 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12                                                                                                             |                2 |             20 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                            | ipbus/udp_if/rx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                                                                                                      |                3 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                      | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             22 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                                                                                                                                                                   | ipbus/udp_if/tx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                                                                                                      |                3 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                7 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                          |                7 |             22 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             22 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0404_inv                                                                                                                    | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                 |                3 |             22 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0387_inv                                                                                                                    | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                4 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                5 |             22 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                      | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             22 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                             | ipbus/udp_if/rx_packet_parser/reliable_data[11]_i_1_n_0                                                                                                                                                                                 |                2 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                5 |             22 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                2 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |             24 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                2 |             24 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                4 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                2 |             24 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                                                                                                                                                                | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                                                                                                                |                3 |             26 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/internal_ram_shim/p_0_in                                                                                                                                                                                                   |                2 |             26 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                         | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                3 |             26 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/addr_int[10]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             26 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             26 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/internal_ram_shim/end_address_buf[0]                                                                                                                                                                                       | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             26 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/internal_ram_shim/end_address_buf[1]                                                                                                                                                                                       | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             26 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0361_inv                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             28 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |             28 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/rxram_busy_int_i_1_n_0                                                                                                                                                                                             | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             28 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1218_inv                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1                                                                                                                     |                4 |             28 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/addr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             28 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08331                                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                3 |             30 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0361_inv                                                                                                                    | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val                                                                                                      |                4 |             30 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                5 |             30 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             30 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                6 |             30 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1023_inv                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             30 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | vio_start/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                              |                4 |             30 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio_start/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                       | vio_start/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                3 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio_start/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0123_inv1                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable                                                                                                             |                5 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1183_inv                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                3 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/_n0068_inv                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                4 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0176_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                3 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                5 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/next_pkt_id_int0                                                                                                                                                                                             | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                6 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[11]                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[12]                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/resend/resend_pkt_id_int                                                                                                                                                                                                   | ipbus/udp_if/resend/resend_pkt_id_int[15]_i_1_n_0                                                                                                                                                                                       |                5 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[13]                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                                                                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[15][15]_i_1_n_0                                                                                                                                                                                   | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[1]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                5 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[2]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                3 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[6]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[5]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                2 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[4]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[3]                                                                                                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                4 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/rctr01_out                                                                                                                                                                                                            | ipbus/trans/iface/rctr0                                                                                                                                                                                                                 |                4 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/wctr0                                                                                                                                                                                                                 | ipbus/trans/iface/p_0_in                                                                                                                                                                                                                |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                7 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                8 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                3 |             34 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | Inst_system_clocks/clkdiv/clear                                                                                                                                                                                                         |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                7 |             38 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             38 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                4 |             40 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/rx_ram_mux/dia[7]_i_1_n_0                                                                                                                                                                                                  |                3 |             40 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/p_0_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             40 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                8 |             40 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/_n0365                                                                                                                                      | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                8 |             42 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0871_inv                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  Inst_system_clocks/sysclk_o                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/ENB                                                                                                                                                                                            | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                8 |             52 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/RARP_block/counter_int[23]_i_1_n_0                                                                                                                                                                                         |                9 |             54 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/ENB                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             54 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/tx_hdr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             58 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             62 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | square_w/we_out                                                                                                                                                                                                                         | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                          |               13 |             64 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/hlen0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               14 |             64 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/rxf0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             64 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/IPADDR/IP_addr_rx_int                                                                                                                                                                                                      | ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_1_n_0                                                                                                                                                                                          |                6 |             64 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/ack                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             64 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                      | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |               10 |             64 |
|  fir_p/fir_clk                                     |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             64 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                                                                                                     | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               13 |             64 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/rmw_write                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             64 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                            | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                5 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | square_w/tcnt                                                                                                                                                                                                                           | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                          |               13 |             64 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2]                                                                                                                     |               14 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/samples[31]_i_1_n_0                                                                                                                                                                                                               | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                          |                7 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufout0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/rcnt                                                                                                                                                                                                          | reset                                                                                                                                                                                                                                   |                6 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/tcnt                                                                                                                                                                                                          | reset                                                                                                                                                                                                                                   |                5 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/wcnt                                                                                                                                                                                                          | reset                                                                                                                                                                                                                                   |                8 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/bcnt                                                                                                                                                                                                                       | reset                                                                                                                                                                                                                                   |                7 |             64 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_200_o                                                                                                             | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RECLOCK_RX_CONFIG                                                                                                                           |               15 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/cnt                                                                                                                                                                                                                        | reset                                                                                                                                                                                                                                   |                8 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/cnt_o                                                                                                                                                                                                                      | reset                                                                                                                                                                                                                                   |                8 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/s_txd[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             66 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             66 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             66 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             66 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_en                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             66 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             68 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             70 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             70 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             72 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               10 |             72 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/master_fir_ila/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               13 |             74 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             76 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               26 |             76 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                8 |             78 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             80 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               15 |             88 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |               16 |             90 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0172_inv                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               11 |             96 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             98 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             98 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                                                                                                  | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               11 |            104 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               26 |            106 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               26 |            110 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |               19 |            126 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |            134 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               34 |            134 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |               26 |            138 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               11 |            142 |
|  fir_p/fir_clk                                     |                                                                                                                                                                                                                                         | vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                          |               15 |            160 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                                                                                           | ipbus/udp_if/status_buffer/history[126]_i_1_n_0                                                                                                                                                                                         |               24 |            180 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               34 |            182 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               24 |            192 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            206 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            206 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |               36 |            256 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/ipbus_in[127]_i_2_n_0                                                                                                                                                                                        | ipbus/udp_if/status_buffer/ipbus_in[127]_i_1_n_0                                                                                                                                                                                        |               34 |            256 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |               52 |            324 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               29 |            326 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         | fir_p/fir_p2/fir_ila/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               60 |            448 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              251 |           1652 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              617 |           5468 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


