

================================================================
== Vivado HLS Report for 'rinvToPt'
================================================================
* Date:           Thu Aug 23 18:06:27 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_pt
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.92ns
ST_1: data_V_read_1 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_V_read)

ST_1: OP1_V_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:2  %OP1_V_cast = sext i24 %data_V_read_1 to i32

ST_1: tmp (6)  [3/3] 0.92ns  loc: src/tk-mu_simple.h:480
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 2>: 0.92ns
ST_2: tmp (6)  [2/3] 0.92ns  loc: src/tk-mu_simple.h:480
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 3>: 2.50ns
ST_3: tmp (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast

ST_3: r_V (7)  [1/1] 2.50ns  loc: src/tk-mu_simple.h:480
_ifconv:4  %r_V = add i32 4194304, %tmp

ST_3: tmp_2 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:5  %tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_V, i32 8, i32 31)

ST_3: tmp_4 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:8  %tmp_4 = trunc i32 %r_V to i8


 <State 4>: 3.53ns
ST_4: ret_V_cast_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:6  %ret_V_cast_cast = sext i24 %tmp_2 to i25

ST_4: tmp_3 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480 (grouped into LUT with out node index)
_ifconv:7  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

ST_4: p_Result_2 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:9  %p_Result_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %tmp_4, i14 0)

ST_4: tmp_7 (13)  [1/1] 1.34ns  loc: src/tk-mu_simple.h:480
_ifconv:10  %tmp_7 = icmp eq i22 %p_Result_2, 0

ST_4: ret_V (14)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:480
_ifconv:11  %ret_V = add i25 1, %ret_V_cast_cast

ST_4: tmp_6 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480
_ifconv:12  %tmp_6 = sext i24 %tmp_2 to i32

ST_4: tmp_s (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480 (grouped into LUT with out node index)
_ifconv:13  %tmp_s = sext i25 %ret_V to i32

ST_4: tmp_5 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:480 (grouped into LUT with out node index)
_ifconv:14  %tmp_5 = select i1 %tmp_7, i32 %tmp_6, i32 %tmp_s

ST_4: index (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:480 (out node of the LUT)
_ifconv:15  %index = select i1 %tmp_3, i32 %tmp_5, i32 %tmp_6

ST_4: tmp_9 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:482
_ifconv:16  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_4: tmp_10 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:483
_ifconv:17  %tmp_10 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %index, i32 14, i32 31)

ST_4: icmp (21)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:483
_ifconv:18  %icmp = icmp sgt i18 %tmp_10, 0


 <State 5>: 2.39ns
ST_5: tmp_1 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:484
_ifconv:19  %tmp_1 = zext i32 %index to i64

ST_5: rinvToPt_table1_addr (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:484
_ifconv:20  %rinvToPt_table1_addr = getelementptr [16384 x i14]* @rinvToPt_table1, i64 0, i64 %tmp_1

ST_5: rinvToPt_table1_load (24)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:484
_ifconv:21  %rinvToPt_table1_load = load i14* %rinvToPt_table1_addr, align 2


 <State 6>: 3.10ns
ST_6: StgValue_30 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:477
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: rinvToPt_table1_load (24)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:484
_ifconv:21  %rinvToPt_table1_load = load i14* %rinvToPt_table1_addr, align 2

ST_6: sel_tmp1 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:482 (grouped into LUT with out node sel_tmp2)
_ifconv:22  %sel_tmp1 = xor i1 %tmp_9, true

ST_6: sel_tmp2 (26)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:483 (out node of the LUT)
_ifconv:23  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_6: sel_tmp_cast (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:484 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:24  %sel_tmp_cast = select i1 %sel_tmp2, i14 0, i14 64

ST_6: tmp_8 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:484 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:25  %tmp_8 = or i1 %sel_tmp2, %tmp_9

ST_6: ssdm_int_V_write_ass (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:484 (out node of the LUT)
_ifconv:26  %ssdm_int_V_write_ass = select i1 %tmp_8, i14 %sel_tmp_cast, i14 %rinvToPt_table1_load

ST_6: StgValue_37 (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:492
_ifconv:27  ret i14 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rinvToPt_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1        (read          ) [ 0000000]
OP1_V_cast           (sext          ) [ 0111000]
tmp                  (mul           ) [ 0000000]
r_V                  (add           ) [ 0100100]
tmp_2                (partselect    ) [ 0100100]
tmp_4                (trunc         ) [ 0100100]
ret_V_cast_cast      (sext          ) [ 0000000]
tmp_3                (bitselect     ) [ 0000000]
p_Result_2           (bitconcatenate) [ 0000000]
tmp_7                (icmp          ) [ 0000000]
ret_V                (add           ) [ 0000000]
tmp_6                (sext          ) [ 0000000]
tmp_s                (sext          ) [ 0000000]
tmp_5                (select        ) [ 0000000]
index                (select        ) [ 0100010]
tmp_9                (bitselect     ) [ 0100011]
tmp_10               (partselect    ) [ 0000000]
icmp                 (icmp          ) [ 0100011]
tmp_1                (zext          ) [ 0000000]
rinvToPt_table1_addr (getelementptr ) [ 0100001]
StgValue_30          (specpipeline  ) [ 0000000]
rinvToPt_table1_load (load          ) [ 0000000]
sel_tmp1             (xor           ) [ 0000000]
sel_tmp2             (and           ) [ 0000000]
sel_tmp_cast         (select        ) [ 0000000]
tmp_8                (or            ) [ 0000000]
ssdm_int_V_write_ass (select        ) [ 0000000]
StgValue_37          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rinvToPt_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToPt_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="data_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="24" slack="0"/>
<pin id="50" dir="0" index="1" bw="24" slack="0"/>
<pin id="51" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rinvToPt_table1_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="14" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="25" slack="0"/>
<pin id="58" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rinvToPt_table1_addr/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="14" slack="0"/>
<pin id="63" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="64" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rinvToPt_table1_load/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="OP1_V_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="24" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_4_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ret_V_cast_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="1"/>
<pin id="84" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast_cast/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_3_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="1"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_7_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="22" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="ret_V_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="24" slack="0"/>
<pin id="108" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="25" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="0" index="2" bw="25" slack="0"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="index_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="25" slack="0"/>
<pin id="129" dir="0" index="2" bw="24" slack="0"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="25" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_10_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="0" index="1" bw="25" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="25" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sel_tmp1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sel_tmp2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sel_tmp_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="2"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="ssdm_int_V_write_ass_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/6 "/>
</bind>
</comp>

<comp id="193" class="1007" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="0" index="2" bw="24" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/1 r_V/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="OP1_V_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="208" class="1005" name="r_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="1"/>
<pin id="215" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="index_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_9_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="2"/>
<pin id="231" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="2"/>
<pin id="237" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="240" class="1005" name="rinvToPt_table1_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="1"/>
<pin id="242" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="rinvToPt_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="82" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="99" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="85" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="118" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="111" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="126" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="126" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="167" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="172" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="61" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="66" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="202"><net_src comp="193" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="206"><net_src comp="66" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="211"><net_src comp="193" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="216"><net_src comp="70" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="222"><net_src comp="79" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="227"><net_src comp="126" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="232"><net_src comp="134" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="238"><net_src comp="152" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="243"><net_src comp="54" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rinvToPt : data_V_read | {1 }
	Port: rinvToPt : rinvToPt_table1 | {5 6 }
  - Chain level:
	State 1
		tmp : 1
	State 2
	State 3
		r_V : 1
		tmp_2 : 2
		tmp_4 : 2
	State 4
		tmp_7 : 1
		ret_V : 1
		tmp_s : 2
		tmp_5 : 3
		index : 4
		tmp_9 : 5
		tmp_10 : 5
		icmp : 6
	State 5
		rinvToPt_table1_addr : 1
		rinvToPt_table1_load : 2
	State 6
		StgValue_37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_118        |    0    |    0    |    25   |
|  select  |         index_fu_126        |    0    |    0    |    25   |
|          |     sel_tmp_cast_fu_172     |    0    |    0    |    8    |
|          | ssdm_int_V_write_ass_fu_185 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_105        |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_7_fu_99         |    0    |    0    |    8    |
|          |         icmp_fu_152         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_162       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_167       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_8_fu_180        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_193         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_1_read_fu_48  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       OP1_V_cast_fu_66      |    0    |    0    |    0    |
|   sext   |    ret_V_cast_cast_fu_82    |    0    |    0    |    0    |
|          |         tmp_6_fu_111        |    0    |    0    |    0    |
|          |         tmp_s_fu_114        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_2_fu_70         |    0    |    0    |    0    |
|          |        tmp_10_fu_142        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         tmp_4_fu_79         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_3_fu_85         |    0    |    0    |    0    |
|          |         tmp_9_fu_134        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_2_fu_92      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_1_fu_158        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   114   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     OP1_V_cast_reg_203     |   32   |
|        icmp_reg_235        |    1   |
|        index_reg_224       |   32   |
|         r_V_reg_208        |   32   |
|rinvToPt_table1_addr_reg_240|   14   |
|        tmp_2_reg_213       |   24   |
|        tmp_4_reg_219       |    8   |
|        tmp_9_reg_229       |    1   |
+----------------------------+--------+
|            Total           |   144  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  14  |   28   ||    14   |
|    grp_fu_193    |  p1  |   2  |  24  |   48   ||    24   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.784  ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   144  |   152  |
+-----------+--------+--------+--------+--------+
