/home/wisdom/2019.3/bin/efx_map --project DdrControllerDebug --root DdrControllerDebug --write-efx-verilog /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.map.v --binary-db /home/wisdom/2019.3/project/DDR3Test/Efinity/DdrControllerDebug.vdb --device T120F484 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir /home/wisdom/2019.3/project/DDR3Test/Efinity/work_syn --output-dir /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/DdrControllerDebug.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/DdrData.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/Ram2Axi4.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/DdrTest.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/DdrTestStatic.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/debug_top.v,t:verilog_2k --v /home/wisdom/2019.3/project/DDR3Test/Efinity/../Source/ddr_reset_sequencer.v,t:verilog_2k --I /home/wisdom/2019.3/project/DDR3Test/Efinity