<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/nativeInst_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef CPU_X86_NATIVEINST_X86_HPP
 26 #define CPU_X86_NATIVEINST_X86_HPP
 27 
 28 #include &quot;asm/assembler.hpp&quot;
 29 #include &quot;runtime/icache.hpp&quot;
 30 #include &quot;runtime/os.hpp&quot;
 31 #include &quot;runtime/safepointMechanism.hpp&quot;
 32 
 33 // We have interfaces for the following instructions:
 34 // - NativeInstruction
 35 // - - NativeCall
 36 // - - NativeMovConstReg
 37 // - - NativeMovConstRegPatching
 38 // - - NativeMovRegMem
 39 // - - NativeMovRegMemPatching
 40 // - - NativeJump
 41 // - - NativeFarJump
 42 // - - NativeIllegalOpCode
 43 // - - NativeGeneralJump
 44 // - - NativeReturn
 45 // - - NativeReturnX (return with argument)
 46 // - - NativePushConst
 47 // - - NativeTstRegMem
 48 
 49 // The base class for different kinds of native instruction abstractions.
 50 // Provides the primitive operations to manipulate code relative to this.
 51 
 52 class NativeInstruction {
 53   friend class Relocation;
 54 
 55  public:
 56   enum Intel_specific_constants {
 57     nop_instruction_code        = 0x90,
 58     nop_instruction_size        =    1
 59   };
 60 
 61   bool is_nop()                        { return ubyte_at(0) == nop_instruction_code; }
 62   inline bool is_call();
 63   inline bool is_call_reg();
 64   inline bool is_illegal();
 65   inline bool is_return();
 66   inline bool is_jump();
 67   inline bool is_jump_reg();
 68   inline bool is_far_jump();
 69   inline bool is_cond_jump();
 70   inline bool is_safepoint_poll();
 71   inline bool is_mov_literal64();
 72 
 73  protected:
 74   address addr_at(int offset) const    { return address(this) + offset; }
 75 
 76   s_char sbyte_at(int offset) const    { return *(s_char*) addr_at(offset); }
 77   u_char ubyte_at(int offset) const    { return *(u_char*) addr_at(offset); }
 78 
 79   jint int_at(int offset) const         { return *(jint*) addr_at(offset); }
 80 
 81   intptr_t ptr_at(int offset) const    { return *(intptr_t*) addr_at(offset); }
 82 
 83   oop  oop_at (int offset) const       { return *(oop*) addr_at(offset); }
 84 
 85 
 86   void set_char_at(int offset, char c)        { *addr_at(offset) = (u_char)c; wrote(offset); }
 87   void set_int_at(int offset, jint  i)        { *(jint*)addr_at(offset) = i;  wrote(offset); }
 88   void set_ptr_at (int offset, intptr_t  ptr) { *(intptr_t*) addr_at(offset) = ptr;  wrote(offset); }
 89   void set_oop_at (int offset, oop  o)        { *(oop*) addr_at(offset) = o;  wrote(offset); }
 90 
 91   // This doesn&#39;t really do anything on Intel, but it is the place where
 92   // cache invalidation belongs, generically:
 93   void wrote(int offset);
 94 
 95  public:
 96 
<a name="1" id="anc1"></a>


 97   inline friend NativeInstruction* nativeInstruction_at(address address);
 98 };
 99 
100 inline NativeInstruction* nativeInstruction_at(address address) {
101   NativeInstruction* inst = (NativeInstruction*)address;
102 #ifdef ASSERT
103   //inst-&gt;verify();
104 #endif
105   return inst;
106 }
107 
108 class NativePltCall: public NativeInstruction {
109 public:
110   enum Intel_specific_constants {
111     instruction_code           = 0xE8,
112     instruction_size           =    5,
113     instruction_offset         =    0,
114     displacement_offset        =    1,
115     return_address_offset      =    5
116   };
117   address instruction_address() const { return addr_at(instruction_offset); }
118   address next_instruction_address() const { return addr_at(return_address_offset); }
119   address displacement_address() const { return addr_at(displacement_offset); }
120   int displacement() const { return (jint) int_at(displacement_offset); }
121   address return_address() const { return addr_at(return_address_offset); }
122   address destination() const;
123   address plt_entry() const;
124   address plt_jump() const;
125   address plt_load_got() const;
126   address plt_resolve_call() const;
127   address plt_c2i_stub() const;
128   void set_stub_to_clean();
129 
130   void  reset_to_plt_resolve_call();
131   void  set_destination_mt_safe(address dest);
132 
133   void verify() const;
134 };
135 
136 inline NativePltCall* nativePltCall_at(address address) {
137   NativePltCall* call = (NativePltCall*) address;
138 #ifdef ASSERT
139   call-&gt;verify();
140 #endif
141   return call;
142 }
143 
144 inline NativePltCall* nativePltCall_before(address addr) {
145   address at = addr - NativePltCall::instruction_size;
146   return nativePltCall_at(at);
147 }
148 
149 class NativeCall;
150 inline NativeCall* nativeCall_at(address address);
151 // The NativeCall is an abstraction for accessing/manipulating native call imm32/rel32off
152 // instructions (used to manipulate inline caches, primitive &amp; dll calls, etc.).
153 
154 class NativeCall: public NativeInstruction {
155  public:
156   enum Intel_specific_constants {
157     instruction_code            = 0xE8,
158     instruction_size            =    5,
159     instruction_offset          =    0,
160     displacement_offset         =    1,
161     return_address_offset       =    5
162   };
163 
164   enum { cache_line_size = BytesPerWord };  // conservative estimate!
165 
166   address instruction_address() const       { return addr_at(instruction_offset); }
167   address next_instruction_address() const  { return addr_at(return_address_offset); }
168   int   displacement() const                { return (jint) int_at(displacement_offset); }
169   address displacement_address() const      { return addr_at(displacement_offset); }
170   address return_address() const            { return addr_at(return_address_offset); }
171   address destination() const;
172   void  set_destination(address dest)       {
173 #ifdef AMD64
174     intptr_t disp = dest - return_address();
175     guarantee(disp == (intptr_t)(jint)disp, &quot;must be 32-bit offset&quot;);
176 #endif // AMD64
177     set_int_at(displacement_offset, dest - return_address());
178   }
179   void  set_destination_mt_safe(address dest);
180 
181   void  verify_alignment() { assert((intptr_t)addr_at(displacement_offset) % BytesPerInt == 0, &quot;must be aligned&quot;); }
182   void  verify();
183   void  print();
184 
185   // Creation
186   inline friend NativeCall* nativeCall_at(address address);
187   inline friend NativeCall* nativeCall_before(address return_address);
188 
189   static bool is_call_at(address instr) {
190     return ((*instr) &amp; 0xFF) == NativeCall::instruction_code;
191   }
192 
193   static bool is_call_before(address return_address) {
194     return is_call_at(return_address - NativeCall::return_address_offset);
195   }
196 
197   static bool is_call_to(address instr, address target) {
198     return nativeInstruction_at(instr)-&gt;is_call() &amp;&amp;
199       nativeCall_at(instr)-&gt;destination() == target;
200   }
201 
202 #if INCLUDE_AOT
203   static bool is_far_call(address instr, address target) {
204     intptr_t disp = target - (instr + sizeof(int32_t));
205     return !Assembler::is_simm32(disp);
206   }
207 #endif
208 
209   // MT-safe patching of a call instruction.
210   static void insert(address code_pos, address entry);
211 
212   static void replace_mt_safe(address instr_addr, address code_buffer);
213 };
214 
215 inline NativeCall* nativeCall_at(address address) {
216   NativeCall* call = (NativeCall*)(address - NativeCall::instruction_offset);
217 #ifdef ASSERT
218   call-&gt;verify();
219 #endif
220   return call;
221 }
222 
223 inline NativeCall* nativeCall_before(address return_address) {
224   NativeCall* call = (NativeCall*)(return_address - NativeCall::return_address_offset);
225 #ifdef ASSERT
226   call-&gt;verify();
227 #endif
228   return call;
229 }
230 
231 class NativeCallReg: public NativeInstruction {
232  public:
233   enum Intel_specific_constants {
234     instruction_code            = 0xFF,
235     instruction_offset          =    0,
236     return_address_offset_norex =    2,
237     return_address_offset_rex   =    3
238   };
239 
240   int next_instruction_offset() const  {
241     if (ubyte_at(0) == NativeCallReg::instruction_code) {
242       return return_address_offset_norex;
243     } else {
244       return return_address_offset_rex;
245     }
246   }
247 };
248 
249 // An interface for accessing/manipulating native mov reg, imm32 instructions.
250 // (used to manipulate inlined 32bit data dll calls, etc.)
251 class NativeMovConstReg: public NativeInstruction {
252 #ifdef AMD64
253   static const bool has_rex = true;
254   static const int rex_size = 1;
255 #else
256   static const bool has_rex = false;
257   static const int rex_size = 0;
258 #endif // AMD64
259  public:
260   enum Intel_specific_constants {
261     instruction_code            = 0xB8,
262     instruction_size            =    1 + rex_size + wordSize,
263     instruction_offset          =    0,
264     data_offset                 =    1 + rex_size,
265     next_instruction_offset     =    instruction_size,
266     register_mask               = 0x07
267   };
268 
269   address instruction_address() const       { return addr_at(instruction_offset); }
270   address next_instruction_address() const  { return addr_at(next_instruction_offset); }
271   intptr_t data() const                     { return ptr_at(data_offset); }
272   void  set_data(intptr_t x)                { set_ptr_at(data_offset, x); }
273 
274   void  verify();
275   void  print();
276 
<a name="2" id="anc2"></a>


277   // Creation
278   inline friend NativeMovConstReg* nativeMovConstReg_at(address address);
279   inline friend NativeMovConstReg* nativeMovConstReg_before(address address);
280 };
281 
282 inline NativeMovConstReg* nativeMovConstReg_at(address address) {
283   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_offset);
284 #ifdef ASSERT
285   test-&gt;verify();
286 #endif
287   return test;
288 }
289 
290 inline NativeMovConstReg* nativeMovConstReg_before(address address) {
291   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_size - NativeMovConstReg::instruction_offset);
292 #ifdef ASSERT
293   test-&gt;verify();
294 #endif
295   return test;
296 }
297 
298 class NativeMovConstRegPatching: public NativeMovConstReg {
299  private:
300     friend NativeMovConstRegPatching* nativeMovConstRegPatching_at(address address) {
301     NativeMovConstRegPatching* test = (NativeMovConstRegPatching*)(address - instruction_offset);
302     #ifdef ASSERT
303       test-&gt;verify();
304     #endif
305     return test;
306   }
307 };
308 
309 // An interface for accessing/manipulating native moves of the form:
310 //      mov[b/w/l/q] [reg + offset], reg   (instruction_code_reg2mem)
311 //      mov[b/w/l/q] reg, [reg+offset]     (instruction_code_mem2reg
312 //      mov[s/z]x[w/b/q] [reg + offset], reg
313 //      fld_s  [reg+offset]
314 //      fld_d  [reg+offset]
315 //      fstp_s [reg + offset]
316 //      fstp_d [reg + offset]
317 //      mov_literal64  scratch,&lt;pointer&gt; ; mov[b/w/l/q] 0(scratch),reg | mov[b/w/l/q] reg,0(scratch)
318 //
319 // Warning: These routines must be able to handle any instruction sequences
320 // that are generated as a result of the load/store byte,word,long
321 // macros.  For example: The load_unsigned_byte instruction generates
322 // an xor reg,reg inst prior to generating the movb instruction.  This
323 // class must skip the xor instruction.
324 
325 class NativeMovRegMem: public NativeInstruction {
326  public:
327   enum Intel_specific_constants {
328     instruction_prefix_wide_lo          = Assembler::REX,
329     instruction_prefix_wide_hi          = Assembler::REX_WRXB,
330     instruction_code_xor                = 0x33,
331     instruction_extended_prefix         = 0x0F,
332     instruction_code_mem2reg_movslq     = 0x63,
333     instruction_code_mem2reg_movzxb     = 0xB6,
334     instruction_code_mem2reg_movsxb     = 0xBE,
335     instruction_code_mem2reg_movzxw     = 0xB7,
336     instruction_code_mem2reg_movsxw     = 0xBF,
337     instruction_operandsize_prefix      = 0x66,
338     instruction_code_reg2mem            = 0x89,
339     instruction_code_mem2reg            = 0x8b,
340     instruction_code_reg2memb           = 0x88,
341     instruction_code_mem2regb           = 0x8a,
342     instruction_code_float_s            = 0xd9,
343     instruction_code_float_d            = 0xdd,
344     instruction_code_long_volatile      = 0xdf,
345     instruction_code_xmm_ss_prefix      = 0xf3,
346     instruction_code_xmm_sd_prefix      = 0xf2,
347     instruction_code_xmm_code           = 0x0f,
348     instruction_code_xmm_load           = 0x10,
349     instruction_code_xmm_store          = 0x11,
350     instruction_code_xmm_lpd            = 0x12,
351 
352     instruction_code_lea                = 0x8d,
353 
354     instruction_VEX_prefix_2bytes       = Assembler::VEX_2bytes,
355     instruction_VEX_prefix_3bytes       = Assembler::VEX_3bytes,
356     instruction_EVEX_prefix_4bytes      = Assembler::EVEX_4bytes,
357 
358     instruction_offset                  = 0,
359     data_offset                         = 2,
360     next_instruction_offset             = 4
361   };
362 
363   // helper
364   int instruction_start() const;
365 
366   address instruction_address() const {
367     return addr_at(instruction_start());
368   }
369 
370   int num_bytes_to_end_of_patch() const {
371     return patch_offset() + sizeof(jint);
372   }
373 
374   int offset() const {
375     return int_at(patch_offset());
376   }
377 
378   void set_offset(int x) {
379     set_int_at(patch_offset(), x);
380   }
381 
382   void add_offset_in_bytes(int add_offset) {
383     int patch_off = patch_offset();
384     set_int_at(patch_off, int_at(patch_off) + add_offset);
385   }
386 
387   void verify();
388   void print ();
389 
<a name="3" id="anc3"></a>


390  private:
391   int patch_offset() const;
392   inline friend NativeMovRegMem* nativeMovRegMem_at (address address);
393 };
394 
395 inline NativeMovRegMem* nativeMovRegMem_at (address address) {
396   NativeMovRegMem* test = (NativeMovRegMem*)(address - NativeMovRegMem::instruction_offset);
397 #ifdef ASSERT
398   test-&gt;verify();
399 #endif
400   return test;
401 }
402 
403 
404 // An interface for accessing/manipulating native leal instruction of form:
405 //        leal reg, [reg + offset]
406 
407 class NativeLoadAddress: public NativeMovRegMem {
408 #ifdef AMD64
409   static const bool has_rex = true;
410   static const int rex_size = 1;
411 #else
412   static const bool has_rex = false;
413   static const int rex_size = 0;
414 #endif // AMD64
415  public:
416   enum Intel_specific_constants {
417     instruction_prefix_wide             = Assembler::REX_W,
418     instruction_prefix_wide_extended    = Assembler::REX_WB,
419     lea_instruction_code                = 0x8D,
420     mov64_instruction_code              = 0xB8
421   };
422 
423   void verify();
424   void print ();
425 
<a name="4" id="anc4"></a>


426  private:
427   friend NativeLoadAddress* nativeLoadAddress_at (address address) {
428     NativeLoadAddress* test = (NativeLoadAddress*)(address - instruction_offset);
429     #ifdef ASSERT
430       test-&gt;verify();
431     #endif
432     return test;
433   }
434 };
435 
436 // destination is rbx or rax
437 // mov rbx, [rip + offset]
438 class NativeLoadGot: public NativeInstruction {
439 #ifdef AMD64
440   static const bool has_rex = true;
441   static const int rex_size = 1;
442 #else
443   static const bool has_rex = false;
444   static const int rex_size = 0;
445 #endif
446 
447   enum Intel_specific_constants {
448     rex_prefix = 0x48,
449     rex_b_prefix = 0x49,
450     instruction_code = 0x8b,
451     modrm_rbx_code = 0x1d,
452     modrm_rax_code = 0x05,
453     instruction_length = 6 + rex_size,
454     offset_offset = 2 + rex_size
455   };
456 
457   int rip_offset() const { return int_at(offset_offset); }
458   address return_address() const { return addr_at(instruction_length); }
459   address got_address() const { return return_address() + rip_offset(); }
460 
461 #ifdef ASSERT
462   void report_and_fail() const;
463   address instruction_address() const { return addr_at(0); }
464 #endif
465 
466 public:
467   address next_instruction_address() const { return return_address(); }
468   intptr_t data() const;
469   void set_data(intptr_t data) {
470     intptr_t *addr = (intptr_t *) got_address();
471     *addr = data;
472   }
473 
474   DEBUG_ONLY( void verify() const );
475 };
476 
477 inline NativeLoadGot* nativeLoadGot_at(address addr) {
478   NativeLoadGot* load = (NativeLoadGot*) addr;
479 #ifdef ASSERT
480   load-&gt;verify();
481 #endif
482   return load;
483 }
484 
485 // jump rel32off
486 
487 class NativeJump: public NativeInstruction {
488  public:
489   enum Intel_specific_constants {
490     instruction_code            = 0xe9,
491     instruction_size            =    5,
492     instruction_offset          =    0,
493     data_offset                 =    1,
494     next_instruction_offset     =    5
495   };
496 
497   address instruction_address() const       { return addr_at(instruction_offset); }
498   address next_instruction_address() const  { return addr_at(next_instruction_offset); }
499   address jump_destination() const          {
500      address dest = (int_at(data_offset)+next_instruction_address());
501      // 32bit used to encode unresolved jmp as jmp -1
502      // 64bit can&#39;t produce this so it used jump to self.
503      // Now 32bit and 64bit use jump to self as the unresolved address
504      // which the inline cache code (and relocs) know about
505 
506      // return -1 if jump to self
507     dest = (dest == (address) this) ? (address) -1 : dest;
508     return dest;
509   }
510 
511   void  set_jump_destination(address dest)  {
512     intptr_t val = dest - next_instruction_address();
513     if (dest == (address) -1) {
514       val = -5; // jump to self
515     }
516 #ifdef AMD64
517     assert((labs(val)  &amp; 0xFFFFFFFF00000000) == 0 || dest == (address)-1, &quot;must be 32bit offset or -1&quot;);
518 #endif // AMD64
519     set_int_at(data_offset, (jint)val);
520   }
521 
522   // Creation
523   inline friend NativeJump* nativeJump_at(address address);
524 
525   void verify();
526 
<a name="5" id="anc5"></a>


527   // Insertion of native jump instruction
528   static void insert(address code_pos, address entry);
529   // MT-safe insertion of native jump at verified method entry
530   static void check_verified_entry_alignment(address entry, address verified_entry);
531   static void patch_verified_entry(address entry, address verified_entry, address dest);
532 };
533 
534 inline NativeJump* nativeJump_at(address address) {
535   NativeJump* jump = (NativeJump*)(address - NativeJump::instruction_offset);
536 #ifdef ASSERT
537   jump-&gt;verify();
538 #endif
539   return jump;
540 }
541 
542 // far jump reg
543 class NativeFarJump: public NativeInstruction {
544  public:
545   address jump_destination() const;
546 
547   // Creation
548   inline friend NativeFarJump* nativeFarJump_at(address address);
549 
550   void verify();
551 
<a name="6" id="anc6"></a>


552 };
553 
554 inline NativeFarJump* nativeFarJump_at(address address) {
555   NativeFarJump* jump = (NativeFarJump*)(address);
556 #ifdef ASSERT
557   jump-&gt;verify();
558 #endif
559   return jump;
560 }
561 
562 // Handles all kinds of jump on Intel. Long/far, conditional/unconditional
563 class NativeGeneralJump: public NativeInstruction {
564  public:
565   enum Intel_specific_constants {
566     // Constants does not apply, since the lengths and offsets depends on the actual jump
567     // used
568     // Instruction codes:
569     //   Unconditional jumps: 0xE9    (rel32off), 0xEB (rel8off)
570     //   Conditional jumps:   0x0F8x  (rel32off), 0x7x (rel8off)
571     unconditional_long_jump  = 0xe9,
572     unconditional_short_jump = 0xeb,
573     instruction_size = 5
574   };
575 
576   address instruction_address() const       { return addr_at(0); }
577   address jump_destination()    const;
578 
579   // Creation
580   inline friend NativeGeneralJump* nativeGeneralJump_at(address address);
581 
582   // Insertion of native general jump instruction
583   static void insert_unconditional(address code_pos, address entry);
584   static void replace_mt_safe(address instr_addr, address code_buffer);
585 
586   void verify();
587 };
588 
589 inline NativeGeneralJump* nativeGeneralJump_at(address address) {
590   NativeGeneralJump* jump = (NativeGeneralJump*)(address);
591   debug_only(jump-&gt;verify();)
592   return jump;
593 }
594 
595 class NativeGotJump: public NativeInstruction {
596   enum Intel_specific_constants {
597     rex_prefix = 0x41,
598     instruction_code = 0xff,
599     modrm_code = 0x25,
600     instruction_size = 6,
601     rip_offset = 2
602   };
603 
604   bool has_rex() const { return ubyte_at(0) == rex_prefix; }
605   int rex_size() const { return has_rex() ? 1 : 0; }
606 
607   address return_address() const { return addr_at(instruction_size + rex_size()); }
608   int got_offset() const { return (jint) int_at(rip_offset + rex_size()); }
609 
610 #ifdef ASSERT
611   void report_and_fail() const;
612   address instruction_address() const { return addr_at(0); }
613 #endif
614 
615 public:
616   address got_address() const { return return_address() + got_offset(); }
617   address next_instruction_address() const { return return_address(); }
618   bool is_GotJump() const { return ubyte_at(rex_size()) == instruction_code; }
619 
620   address destination() const;
621   void set_jump_destination(address dest)  {
622     address *got_entry = (address *) got_address();
623     *got_entry = dest;
624   }
625 
626   DEBUG_ONLY( void verify() const; )
627 };
628 
629 inline NativeGotJump* nativeGotJump_at(address addr) {
630   NativeGotJump* jump = (NativeGotJump*)(addr);
631   debug_only(jump-&gt;verify());
632   return jump;
633 }
634 
635 class NativePopReg : public NativeInstruction {
636  public:
637   enum Intel_specific_constants {
638     instruction_code            = 0x58,
639     instruction_size            =    1,
640     instruction_offset          =    0,
641     data_offset                 =    1,
642     next_instruction_offset     =    1
643   };
644 
645   // Insert a pop instruction
646   static void insert(address code_pos, Register reg);
647 };
648 
649 
650 class NativeIllegalInstruction: public NativeInstruction {
651  public:
652   enum Intel_specific_constants {
653     instruction_code            = 0x0B0F,    // Real byte order is: 0x0F, 0x0B
654     instruction_size            =    2,
655     instruction_offset          =    0,
656     next_instruction_offset     =    2
657   };
658 
659   // Insert illegal opcode as specific address
660   static void insert(address code_pos);
661 };
662 
663 // return instruction that does not pop values of the stack
664 class NativeReturn: public NativeInstruction {
665  public:
666   enum Intel_specific_constants {
667     instruction_code            = 0xC3,
668     instruction_size            =    1,
669     instruction_offset          =    0,
670     next_instruction_offset     =    1
671   };
672 };
673 
674 // return instruction that does pop values of the stack
675 class NativeReturnX: public NativeInstruction {
676  public:
677   enum Intel_specific_constants {
678     instruction_code            = 0xC2,
679     instruction_size            =    2,
680     instruction_offset          =    0,
681     next_instruction_offset     =    2
682   };
683 };
684 
685 // Simple test vs memory
686 class NativeTstRegMem: public NativeInstruction {
687  public:
688   enum Intel_specific_constants {
689     instruction_rex_prefix_mask = 0xF0,
690     instruction_rex_prefix      = Assembler::REX,
691     instruction_rex_b_prefix    = Assembler::REX_B,
692     instruction_code_memXregl   = 0x85,
693     modrm_mask                  = 0x38, // select reg from the ModRM byte
694     modrm_reg                   = 0x00  // rax
695   };
696 };
697 
698 inline bool NativeInstruction::is_illegal()      { return (short)int_at(0) == (short)NativeIllegalInstruction::instruction_code; }
699 inline bool NativeInstruction::is_call()         { return ubyte_at(0) == NativeCall::instruction_code; }
700 inline bool NativeInstruction::is_call_reg()     { return ubyte_at(0) == NativeCallReg::instruction_code ||
701                                                           (ubyte_at(1) == NativeCallReg::instruction_code &amp;&amp;
702                                                            (ubyte_at(0) == Assembler::REX || ubyte_at(0) == Assembler::REX_B)); }
703 inline bool NativeInstruction::is_return()       { return ubyte_at(0) == NativeReturn::instruction_code ||
704                                                           ubyte_at(0) == NativeReturnX::instruction_code; }
705 inline bool NativeInstruction::is_jump()         { return ubyte_at(0) == NativeJump::instruction_code ||
706                                                           ubyte_at(0) == 0xEB; /* short jump */ }
707 inline bool NativeInstruction::is_jump_reg()     {
708   int pos = 0;
709   if (ubyte_at(0) == Assembler::REX_B) pos = 1;
710   return ubyte_at(pos) == 0xFF &amp;&amp; (ubyte_at(pos + 1) &amp; 0xF0) == 0xE0;
711 }
712 inline bool NativeInstruction::is_far_jump()     { return is_mov_literal64(); }
713 inline bool NativeInstruction::is_cond_jump()    { return (int_at(0) &amp; 0xF0FF) == 0x800F /* long jump */ ||
714                                                           (ubyte_at(0) &amp; 0xF0) == 0x70;  /* short jump */ }
715 inline bool NativeInstruction::is_safepoint_poll() {
716 #ifdef AMD64
717   const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;
718   const int test_offset = has_rex_prefix ? 1 : 0;
719 #else
720   const int test_offset = 0;
721 #endif
722   const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;
723   const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;
724   return is_test_opcode &amp;&amp; is_rax_target;
725 }
726 
727 inline bool NativeInstruction::is_mov_literal64() {
728 #ifdef AMD64
729   return ((ubyte_at(0) == Assembler::REX_W || ubyte_at(0) == Assembler::REX_WB) &amp;&amp;
730           (ubyte_at(1) &amp; (0xff ^ NativeMovConstReg::register_mask)) == 0xB8);
731 #else
732   return false;
733 #endif // AMD64
734 }
735 
736 #endif // CPU_X86_NATIVEINST_X86_HPP
<a name="7" id="anc7"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="7" type="hidden" />
</body>
</html>