# Multi-Cycle-Microprocessor
Single Cycle Microprocessor in Verilog using Vivado 2018.2 

Supports LW, SW, BEQ, R-type, Addi, and Jump Instructions
