$version Yosys 0.9+4052 (git sha1 44520808, clang  -fPIC -Os) $end
$date Sat May 22 13:43:31 2021 $end
$scope module addersim $end
$var wire 31 n1 adder_inst_out $end
$var wire 1 n2 clk $end
$var wire 32 n3 input1 $end
$var wire 32 n4 input2 $end
$var wire 1 n5 out $end
$scope module adder_inst $end
$var wire 1 n6 addsubbot $end
$var wire 1 n7 addsubtop $end
$var wire 1 n8 ahold $end
$var wire 1 n9 bhold $end
$var wire 1 n10 ce $end
$var wire 1 n11 chold $end
$var wire 1 n12 ci $end
$var wire 1 n13 clk $end
$var wire 1 n14 dhold $end
$var wire 32 n15 input1 $end
$var wire 32 n16 input2 $end
$var wire 1 n17 irstbot $end
$var wire 1 n18 irsttop $end
$var wire 1 n19 oholdbot $end
$var wire 1 n20 oholdtop $end
$var wire 1 n21 oloadbot $end
$var wire 1 n22 oloadtop $end
$var wire 1 n23 orstbot $end
$var wire 1 n24 orsttop $end
$var wire 32 n25 out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bx n5
b00000000000000000000000000000001 n4
b00000000000000000000000000000001 n3
bx n2
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n1
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n25
b0 n24
b0 n23
b0 n22
b0 n21
b0 n20
b0 n19
b0 n18
b0 n17
b00000000000000000000000000000001 n16
b00000000000000000000000000000001 n15
b0 n14
bx n13
b0 n12
b0 n11
b1 n10
b0 n9
b0 n8
b0 n7
b0 n6
#5
b0 n2
b0 n13
#10
b1 n2
b1 n13
#15
b0 n2
b0 n13
#20
b1 n2
b1 n13
#25
b0 n2
b0 n13
#30
b1 n2
b1 n13
#35
b0 n2
b0 n13
#40
b1 n2
b1 n13
#45
b0 n2
b0 n13
#50
b1 n2
b1 n13
#55
b0 n2
b0 n13
#60
b1 n2
b1 n13
#65
b0 n2
b0 n13
#70
b1 n2
b1 n13
#75
b0 n2
b0 n13
#80
b1 n2
b1 n13
#85
b0 n2
b0 n13
#90
b1 n2
b1 n13
#95
b0 n2
b0 n13
#100
b1 n2
b1 n13
#105
b0 n2
b0 n13
#110
b1 n2
b1 n13
#115
b0 n2
b0 n13
#120
b1 n2
b1 n13
#125
b0 n2
b0 n13
#130
b1 n2
b1 n13
#135
b0 n2
b0 n13
#140
b1 n2
b1 n13
#145
b0 n2
b0 n13
#150
b1 n2
b1 n13
#155
b0 n2
b0 n13
#160
b1 n2
b1 n13
#165
b0 n2
b0 n13
#170
b1 n2
b1 n13
#175
b0 n2
b0 n13
#180
b1 n2
b1 n13
#185
b0 n2
b0 n13
#190
b1 n2
b1 n13
#195
b0 n2
b0 n13
#200
b1 n2
b1 n13
#202
