0.6
2016.4
Dec 14 2016
22:45:39
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_F.v,1491551298,systemVerilog,,,,AESL_autobram_F,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_H.v,1491551298,systemVerilog,,,,AESL_autobram_H,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_r.v,1491551298,systemVerilog,,,,AESL_autobram_r,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_y.v,1491551298,systemVerilog,,,,AESL_autobram_y,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hbkb.v,1491551281,systemVerilog,,,,filterbank_core_hbkb;filterbank_core_hbkb_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hcud.v,1491551281,systemVerilog,,,,filterbank_core_hcud;filterbank_core_hcud_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hfYi.v,1491551281,systemVerilog,,,,filterbank_core_hfYi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hg8j.v,1491551281,systemVerilog,,,,filterbank_core_hg8j,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v,1491551298,systemVerilog,,,,apatb_filterbank_core_hwa_top,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.v,1491551281,systemVerilog,,,,filterbank_core_hwa,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/ip/xil_defaultlib/filterbank_core_hwa_ap_fadd_3_full_dsp_32.vhd,1491551313,vhdl,,,,filterbank_core_hwa_ap_fadd_3_full_dsp_32,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/ip/xil_defaultlib/filterbank_core_hwa_ap_fmul_2_max_dsp_32.vhd,1491551311,vhdl,,,,filterbank_core_hwa_ap_fmul_2_max_dsp_32,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
