objective: understand and implement ethernet connections between FPGA PL and PC in order to support future projects.

stack: verilog, Modelsim, Vivado, cocotb
