Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:39:16 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |             596 |          171 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
| Clock Signal |                      Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                  |                                      |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/start0 |                                      |                1 |              7 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/nodes_ce0                         |                                      |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/q_in_fu_146_reg0                  | bd_0_i/hls_inst/inst/ap_NS_fsm14_out |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/q_out_1_reg_9850                  |                                      |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                  |                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm13_out                   | bd_0_i/hls_inst/inst/ap_NS_fsm14_out |                6 |             17 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                  |                                      |                4 |             18 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_742_ap_start               |                                      |                7 |             19 |         2.71 |
|  ap_clk      |                                                        |                                      |               11 |             26 |         2.36 |
|  ap_clk      |                                                        | ap_rst                               |                9 |             31 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                  |                                      |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[5]                      |                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                  |                                      |               18 |             72 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state20                 |                                      |               93 |            320 |         3.44 |
+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


