{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583610727803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583610727812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 07 13:52:07 2020 " "Processing started: Sat Mar 07 13:52:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583610727812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610727812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610727812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583610728507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583610728507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "../src/timer_1ms.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/timer_1ms.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/sectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/sectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 secTimer " "Found entity 1: secTimer" {  } { { "../src/secTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/digittimer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/digittimer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer_2 " "Found entity 1: digitTimer_2" {  } { { "../src/digitTimer_2.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer_2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/cnt1000.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/cnt1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt1000 " "Found entity 1: cnt1000" {  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/trng.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/trng.v" { { "Info" "ISGN_ENTITY_NAME" "1 trng " "Found entity 1: trng" {  } { { "../src/trng.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/trng.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/loadreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/loadreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadreg " "Found entity 1: loadreg" {  } { { "../src/loadreg.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/loadreg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610740990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610740990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/lab3_bucur_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/lab3_bucur_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_BUCUR_S " "Found entity 1: Lab3_BUCUR_S" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "../src/decoder7.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/decoder7.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "../src/cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/check.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "../src/check.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/check.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_press " "Found entity 1: button_press" {  } { { "../src/button_press.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/button_press.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/bshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/bshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bshaper " "Found entity 1: bshaper" {  } { { "../src/bshaper.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/bshaper.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/access.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/access.v" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583610741056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610741056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_BUCUR_S " "Elaborating entity \"Lab3_BUCUR_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583610741105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:bot_dec " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:bot_dec\"" {  } { { "../src/Lab3_BUCUR_S.v" "bot_dec" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:player_sum " "Elaborating entity \"adder\" for hierarchy \"adder:player_sum\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_sum" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:sum_result " "Elaborating entity \"check\" for hierarchy \"check:sum_result\"" {  } { { "../src/Lab3_BUCUR_S.v" "sum_result" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trng trng:pbot " "Elaborating entity \"trng\" for hierarchy \"trng:pbot\"" {  } { { "../src/Lab3_BUCUR_S.v" "pbot" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 trng:pbot\|cnt4:counter " "Elaborating entity \"cnt4\" for hierarchy \"trng:pbot\|cnt4:counter\"" {  } { { "../src/trng.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/trng.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadreg loadreg:player_num " "Elaborating entity \"loadreg\" for hierarchy \"loadreg:player_num\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_num" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access access:acc_ctl " "Elaborating entity \"access\" for hierarchy \"access:acc_ctl\"" {  } { { "../src/Lab3_BUCUR_S.v" "acc_ctl" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bshaper bshaper:player_button " "Elaborating entity \"bshaper\" for hierarchy \"bshaper:player_button\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_button" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer_2 digitTimer_2:timer " "Elaborating entity \"digitTimer_2\" for hierarchy \"digitTimer_2:timer\"" {  } { { "../src/Lab3_BUCUR_S.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer_2:timer\|digitTimer:tens " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer_2:timer\|digitTimer:tens\"" {  } { { "../src/digitTimer_2.v" "tens" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer_2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secTimer secTimer:timer_clk " "Elaborating entity \"secTimer\" for hierarchy \"secTimer:timer_clk\"" {  } { { "../src/Lab3_BUCUR_S.v" "timer_clk" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt1000 secTimer:timer_clk\|cnt1000:counter " "Elaborating entity \"cnt1000\" for hierarchy \"secTimer:timer_clk\|cnt1000:counter\"" {  } { { "../src/secTimer.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1ms secTimer:timer_clk\|timer_1ms:timer " "Elaborating entity \"timer_1ms\" for hierarchy \"secTimer:timer_clk\|timer_1ms:timer\"" {  } { { "../src/secTimer.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610741189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583610741881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583610741881 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[0\] digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[1\] digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[2\] digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[3\] digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[0\] digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[1\] digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[2\] digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[3\] digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|noborrow_dn digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583610741882 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|noborrow_dn"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1583610741882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583610742028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583610742609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583610742875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583610742875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583610743000 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583610743000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583610743000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583610743000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583610743056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 07 13:52:23 2020 " "Processing ended: Sat Mar 07 13:52:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583610743056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583610743056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583610743056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583610743056 ""}
