Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  7 16:31:28 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BCD_Counter_timing_summary_routed.rpt -pb BCD_Counter_timing_summary_routed.pb -rpx BCD_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_Counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Hz_CLK/KHz_to_1Hz/o_Out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Hz_CLK/MHz_to_1KHz/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.583        0.000                      0                   33        0.255        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.583        0.000                      0                   33        0.255        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.890ns (20.455%)  route 3.461ns (79.545%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 27.859 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/Q
                         net (fo=2, routed)           1.069     6.898    Hz_CLK/MHz_to_1KHz/r_Count[20]
    SLICE_X20Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.022 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7/O
                         net (fo=1, routed)           0.427     7.449    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.965     9.537    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.661 r  Hz_CLK/MHz_to_1KHz/r_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.661    Hz_CLK/MHz_to_1KHz/r_Count_0[4]
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    27.859    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
                         clock pessimism              0.391    28.250    
                         clock uncertainty           -0.035    28.215    
    SLICE_X19Y39         FDCE (Setup_fdce_C_D)        0.029    28.244    Hz_CLK/MHz_to_1KHz/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         28.244    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.957%)  route 3.321ns (80.043%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 27.861 - 23.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.675     5.309    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.863     6.628    Hz_CLK/MHz_to_1KHz/r_Count[4]
    SLICE_X20Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.752 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.179    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.303 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.031     9.334    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4_n_0
    SLICE_X19Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.458 r  Hz_CLK/MHz_to_1KHz/r_Count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.458    Hz_CLK/MHz_to_1KHz/r_Count_0[22]
    SLICE_X19Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    27.861    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[22]/C
                         clock pessimism              0.425    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X19Y44         FDCE (Setup_fdce_C_D)        0.029    28.280    Hz_CLK/MHz_to_1KHz/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         28.280    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 18.822    

Slack (MET) :             18.825ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.828ns (19.962%)  route 3.320ns (80.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 27.861 - 23.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.675     5.309    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.863     6.628    Hz_CLK/MHz_to_1KHz/r_Count[4]
    SLICE_X20Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.752 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.179    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.303 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.030     9.333    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4_n_0
    SLICE_X19Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.457 r  Hz_CLK/MHz_to_1KHz/r_Count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.457    Hz_CLK/MHz_to_1KHz/r_Count_0[24]
    SLICE_X19Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    27.861    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[24]/C
                         clock pessimism              0.425    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X19Y44         FDCE (Setup_fdce_C_D)        0.031    28.282    Hz_CLK/MHz_to_1KHz/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         28.282    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 18.825    

Slack (MET) :             18.867ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.431%)  route 3.263ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 27.859 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/Q
                         net (fo=2, routed)           1.069     6.898    Hz_CLK/MHz_to_1KHz/r_Count[20]
    SLICE_X20Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.022 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7/O
                         net (fo=1, routed)           0.427     7.449    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.766     9.339    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2_n_0
    SLICE_X20Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.463 r  Hz_CLK/MHz_to_1KHz/r_Count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.463    Hz_CLK/MHz_to_1KHz/r_Count_0[14]
    SLICE_X20Y42         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    27.859    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y42         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
                         clock pessimism              0.425    28.284    
                         clock uncertainty           -0.035    28.249    
    SLICE_X20Y42         FDCE (Setup_fdce_C_D)        0.081    28.330    Hz_CLK/MHz_to_1KHz/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         28.330    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 18.867    

Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.890ns (22.322%)  route 3.097ns (77.678%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 27.859 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/Q
                         net (fo=2, routed)           1.069     6.898    Hz_CLK/MHz_to_1KHz/r_Count[20]
    SLICE_X20Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.022 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7/O
                         net (fo=1, routed)           0.427     7.449    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_7_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.601     9.173    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.297 r  Hz_CLK/MHz_to_1KHz/r_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.297    Hz_CLK/MHz_to_1KHz/r_Count_0[5]
    SLICE_X19Y40         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    27.859    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y40         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[5]/C
                         clock pessimism              0.391    28.250    
                         clock uncertainty           -0.035    28.215    
    SLICE_X19Y40         FDCE (Setup_fdce_C_D)        0.029    28.244    Hz_CLK/MHz_to_1KHz/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         28.244    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.960ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.947%)  route 3.165ns (78.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 27.859 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.698    Hz_CLK/MHz_to_1KHz/r_Count[29]
    SLICE_X20Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.249    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8_n_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          1.868     9.242    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X20Y42         LUT5 (Prop_lut5_I1_O)        0.124     9.366 r  Hz_CLK/MHz_to_1KHz/r_Count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.366    Hz_CLK/MHz_to_1KHz/r_Count_0[13]
    SLICE_X20Y42         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    27.859    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y42         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/C
                         clock pessimism              0.425    28.284    
                         clock uncertainty           -0.035    28.249    
    SLICE_X20Y42         FDCE (Setup_fdce_C_D)        0.077    28.326    Hz_CLK/MHz_to_1KHz/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         28.326    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 18.960    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.890ns (21.952%)  route 3.164ns (78.048%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 27.859 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.698    Hz_CLK/MHz_to_1KHz/r_Count[29]
    SLICE_X20Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.249    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8_n_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          1.867     9.240    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I1_O)        0.124     9.364 r  Hz_CLK/MHz_to_1KHz/r_Count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.364    Hz_CLK/MHz_to_1KHz/r_Count_0[12]
    SLICE_X20Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    27.859    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/C
                         clock pessimism              0.425    28.284    
                         clock uncertainty           -0.035    28.249    
    SLICE_X20Y41         FDCE (Setup_fdce_C_D)        0.079    28.328    Hz_CLK/MHz_to_1KHz/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         28.328    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.965ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.890ns (21.970%)  route 3.161ns (78.030%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 27.858 - 23.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.675     5.309    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y42         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/Q
                         net (fo=2, routed)           0.891     6.718    Hz_CLK/MHz_to_1KHz/r_Count[14]
    SLICE_X20Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.842 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_10/O
                         net (fo=1, routed)           0.568     7.410    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_10_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5/O
                         net (fo=32, routed)          1.702     9.236    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.360 r  Hz_CLK/MHz_to_1KHz/r_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.360    Hz_CLK/MHz_to_1KHz/r_Count_0[1]
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    27.858    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[1]/C
                         clock pessimism              0.425    28.283    
                         clock uncertainty           -0.035    28.248    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)        0.077    28.325    Hz_CLK/MHz_to_1KHz/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         28.325    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 18.965    

Slack (MET) :             18.965ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 27.860 - 23.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.675     5.309    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.863     6.628    Hz_CLK/MHz_to_1KHz/r_Count[4]
    SLICE_X20Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.752 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.179    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.303 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.903     9.206    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.330    Hz_CLK/MHz_to_1KHz/r_Count_0[31]
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    27.860    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/C
                         clock pessimism              0.391    28.251    
                         clock uncertainty           -0.035    28.216    
    SLICE_X20Y46         FDCE (Setup_fdce_C_D)        0.079    28.295    Hz_CLK/MHz_to_1KHz/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.295    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 18.965    

Slack (MET) :             18.973ns  (required time - arrival time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.890ns (22.011%)  route 3.153ns (77.989%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 27.858 - 23.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.310    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.698    Hz_CLK/MHz_to_1KHz/r_Count[29]
    SLICE_X20Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.249    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_8_n_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          1.856     9.230    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.354 r  Hz_CLK/MHz_to_1KHz/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.354    Hz_CLK/MHz_to_1KHz/r_Count_0[3]
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    27.858    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/C
                         clock pessimism              0.425    28.283    
                         clock uncertainty           -0.035    28.248    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)        0.079    28.327    Hz_CLK/MHz_to_1KHz/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.327    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 18.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.119%)  route 0.375ns (61.881%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.443    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/Q
                         net (fo=2, routed)           0.127     1.711    Hz_CLK/MHz_to_1KHz/r_Count[25]
    SLICE_X20Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.248     2.004    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.049 r  Hz_CLK/MHz_to_1KHz/o_Out_i_1/O
                         net (fo=1, routed)           0.000     2.049    Hz_CLK/MHz_to_1KHz/o_Out_i_1_n_0
    SLICE_X22Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.955    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X22Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/o_Out_reg/C
                         clock pessimism             -0.252     1.703    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.091     1.794    Hz_CLK/MHz_to_1KHz/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.441    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.813    Hz_CLK/MHz_to_1KHz/r_Count[0]
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  Hz_CLK/MHz_to_1KHz/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    Hz_CLK/MHz_to_1KHz/r_Count_0[0]
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.956    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[0]/C
                         clock pessimism             -0.515     1.441    
    SLICE_X19Y39         FDCE (Hold_fdce_C_D)         0.092     1.533    Hz_CLK/MHz_to_1KHz/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.709%)  route 0.274ns (54.291%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.442    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.127     1.710    Hz_CLK/MHz_to_1KHz/r_Count[9]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.755 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5/O
                         net (fo=32, routed)          0.147     1.902    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.947 r  Hz_CLK/MHz_to_1KHz/r_Count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.947    Hz_CLK/MHz_to_1KHz/r_Count_0[12]
    SLICE_X20Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.956    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[12]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.121     1.597    Hz_CLK/MHz_to_1KHz/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.070%)  route 0.345ns (59.930%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.442    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y41         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.127     1.710    Hz_CLK/MHz_to_1KHz/r_Count[9]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.755 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5/O
                         net (fo=32, routed)          0.218     1.973    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_5_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I3_O)        0.045     2.018 r  Hz_CLK/MHz_to_1KHz/r_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.018    Hz_CLK/MHz_to_1KHz/r_Count_0[8]
    SLICE_X20Y40         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.956    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y40         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[8]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X20Y40         FDCE (Hold_fdce_C_D)         0.121     1.597    Hz_CLK/MHz_to_1KHz/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.254ns (45.759%)  route 0.301ns (54.241%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.438    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  Hz_CLK/MHz_to_1KHz/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.178     1.780    Hz_CLK/MHz_to_1KHz/r_Count[2]
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4/O
                         net (fo=32, routed)          0.123     1.948    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_4_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.993 r  Hz_CLK/MHz_to_1KHz/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.993    Hz_CLK/MHz_to_1KHz/r_Count_0[3]
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.955    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y39         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[3]/C
                         clock pessimism             -0.517     1.438    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)         0.121     1.559    Hz_CLK/MHz_to_1KHz/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.231ns (43.786%)  route 0.297ns (56.214%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.443    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/Q
                         net (fo=2, routed)           0.127     1.711    Hz_CLK/MHz_to_1KHz/r_Count[25]
    SLICE_X20Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.169     1.926    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.971 r  Hz_CLK/MHz_to_1KHz/r_Count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.971    Hz_CLK/MHz_to_1KHz/r_Count_0[25]
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.958    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X19Y45         FDCE (Hold_fdce_C_D)         0.091     1.534    Hz_CLK/MHz_to_1KHz/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.254ns (43.478%)  route 0.330ns (56.522%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.440    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y43         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.178     1.782    Hz_CLK/MHz_to_1KHz/r_Count[18]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.152     1.979    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2_n_0
    SLICE_X20Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  Hz_CLK/MHz_to_1KHz/r_Count[21]_i_1/O
                         net (fo=1, routed)           0.000     2.024    Hz_CLK/MHz_to_1KHz/r_Count_0[21]
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.957    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[21]/C
                         clock pessimism             -0.501     1.456    
    SLICE_X20Y44         FDCE (Hold_fdce_C_D)         0.121     1.577    Hz_CLK/MHz_to_1KHz/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.329%)  route 0.332ns (56.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.440    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y43         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.178     1.782    Hz_CLK/MHz_to_1KHz/r_Count[18]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.154     1.981    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_2_n_0
    SLICE_X20Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.026 r  Hz_CLK/MHz_to_1KHz/r_Count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.026    Hz_CLK/MHz_to_1KHz/r_Count_0[20]
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.957    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y44         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
                         clock pessimism             -0.501     1.456    
    SLICE_X20Y44         FDCE (Hold_fdce_C_D)         0.120     1.576    Hz_CLK/MHz_to_1KHz/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.231ns (36.996%)  route 0.393ns (63.004%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.443    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/Q
                         net (fo=2, routed)           0.127     1.711    Hz_CLK/MHz_to_1KHz/r_Count[25]
    SLICE_X20Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.266     2.022    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.067 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.067    Hz_CLK/MHz_to_1KHz/r_Count_0[31]
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.957    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[31]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X20Y46         FDCE (Hold_fdce_C_D)         0.121     1.598    Hz_CLK/MHz_to_1KHz/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Hz_CLK/MHz_to_1KHz/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.937%)  route 0.394ns (63.063%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.443    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X19Y45         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/Q
                         net (fo=2, routed)           0.127     1.711    Hz_CLK/MHz_to_1KHz/r_Count[25]
    SLICE_X20Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.267     2.023    Hz_CLK/MHz_to_1KHz/r_Count[31]_i_3_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.068 r  Hz_CLK/MHz_to_1KHz/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.068    Hz_CLK/MHz_to_1KHz/r_Count_0[30]
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.957    Hz_CLK/MHz_to_1KHz/CLK
    SLICE_X20Y46         FDCE                                         r  Hz_CLK/MHz_to_1KHz/r_Count_reg[30]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X20Y46         FDCE (Hold_fdce_C_D)         0.121     1.598    Hz_CLK/MHz_to_1KHz/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.470    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X22Y46    Hz_CLK/MHz_to_1KHz/o_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X19Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X20Y39    Hz_CLK/MHz_to_1KHz/r_Count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X19Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X19Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X19Y45    Hz_CLK/MHz_to_1KHz/r_Count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X22Y46    Hz_CLK/MHz_to_1KHz/o_Out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X22Y46    Hz_CLK/MHz_to_1KHz/o_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X20Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y42    Hz_CLK/MHz_to_1KHz/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43    Hz_CLK/MHz_to_1KHz/r_Count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y39    Hz_CLK/MHz_to_1KHz/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y44    Hz_CLK/MHz_to_1KHz/r_Count_reg[24]/C



