// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_cal_initial_HH_
#define _a0_cal_initial_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_out_initial.h"
#include "a0_read_A.h"

namespace ap_rtl {

struct a0_cal_initial : public sc_module {
    // Port declarations 650
    sc_in< sc_lv<32> > A_dout;
    sc_in< sc_logic > A_empty_n;
    sc_out< sc_logic > A_read;
    sc_out< sc_lv<8> > la_0_address0;
    sc_out< sc_logic > la_0_ce0;
    sc_out< sc_lv<32> > la_0_d0;
    sc_in< sc_lv<32> > la_0_q0;
    sc_out< sc_logic > la_0_we0;
    sc_out< sc_lv<8> > la_0_address1;
    sc_out< sc_logic > la_0_ce1;
    sc_out< sc_lv<32> > la_0_d1;
    sc_in< sc_lv<32> > la_0_q1;
    sc_out< sc_logic > la_0_we1;
    sc_out< sc_lv<8> > la_1_address0;
    sc_out< sc_logic > la_1_ce0;
    sc_out< sc_lv<32> > la_1_d0;
    sc_in< sc_lv<32> > la_1_q0;
    sc_out< sc_logic > la_1_we0;
    sc_out< sc_lv<8> > la_1_address1;
    sc_out< sc_logic > la_1_ce1;
    sc_out< sc_lv<32> > la_1_d1;
    sc_in< sc_lv<32> > la_1_q1;
    sc_out< sc_logic > la_1_we1;
    sc_out< sc_lv<8> > la_2_address0;
    sc_out< sc_logic > la_2_ce0;
    sc_out< sc_lv<32> > la_2_d0;
    sc_in< sc_lv<32> > la_2_q0;
    sc_out< sc_logic > la_2_we0;
    sc_out< sc_lv<8> > la_2_address1;
    sc_out< sc_logic > la_2_ce1;
    sc_out< sc_lv<32> > la_2_d1;
    sc_in< sc_lv<32> > la_2_q1;
    sc_out< sc_logic > la_2_we1;
    sc_out< sc_lv<8> > la_3_address0;
    sc_out< sc_logic > la_3_ce0;
    sc_out< sc_lv<32> > la_3_d0;
    sc_in< sc_lv<32> > la_3_q0;
    sc_out< sc_logic > la_3_we0;
    sc_out< sc_lv<8> > la_3_address1;
    sc_out< sc_logic > la_3_ce1;
    sc_out< sc_lv<32> > la_3_d1;
    sc_in< sc_lv<32> > la_3_q1;
    sc_out< sc_logic > la_3_we1;
    sc_out< sc_lv<8> > la_4_address0;
    sc_out< sc_logic > la_4_ce0;
    sc_out< sc_lv<32> > la_4_d0;
    sc_in< sc_lv<32> > la_4_q0;
    sc_out< sc_logic > la_4_we0;
    sc_out< sc_lv<8> > la_4_address1;
    sc_out< sc_logic > la_4_ce1;
    sc_out< sc_lv<32> > la_4_d1;
    sc_in< sc_lv<32> > la_4_q1;
    sc_out< sc_logic > la_4_we1;
    sc_out< sc_lv<8> > la_5_address0;
    sc_out< sc_logic > la_5_ce0;
    sc_out< sc_lv<32> > la_5_d0;
    sc_in< sc_lv<32> > la_5_q0;
    sc_out< sc_logic > la_5_we0;
    sc_out< sc_lv<8> > la_5_address1;
    sc_out< sc_logic > la_5_ce1;
    sc_out< sc_lv<32> > la_5_d1;
    sc_in< sc_lv<32> > la_5_q1;
    sc_out< sc_logic > la_5_we1;
    sc_out< sc_lv<8> > la_6_address0;
    sc_out< sc_logic > la_6_ce0;
    sc_out< sc_lv<32> > la_6_d0;
    sc_in< sc_lv<32> > la_6_q0;
    sc_out< sc_logic > la_6_we0;
    sc_out< sc_lv<8> > la_6_address1;
    sc_out< sc_logic > la_6_ce1;
    sc_out< sc_lv<32> > la_6_d1;
    sc_in< sc_lv<32> > la_6_q1;
    sc_out< sc_logic > la_6_we1;
    sc_out< sc_lv<8> > la_7_address0;
    sc_out< sc_logic > la_7_ce0;
    sc_out< sc_lv<32> > la_7_d0;
    sc_in< sc_lv<32> > la_7_q0;
    sc_out< sc_logic > la_7_we0;
    sc_out< sc_lv<8> > la_7_address1;
    sc_out< sc_logic > la_7_ce1;
    sc_out< sc_lv<32> > la_7_d1;
    sc_in< sc_lv<32> > la_7_q1;
    sc_out< sc_logic > la_7_we1;
    sc_out< sc_lv<8> > la_8_address0;
    sc_out< sc_logic > la_8_ce0;
    sc_out< sc_lv<32> > la_8_d0;
    sc_in< sc_lv<32> > la_8_q0;
    sc_out< sc_logic > la_8_we0;
    sc_out< sc_lv<8> > la_8_address1;
    sc_out< sc_logic > la_8_ce1;
    sc_out< sc_lv<32> > la_8_d1;
    sc_in< sc_lv<32> > la_8_q1;
    sc_out< sc_logic > la_8_we1;
    sc_out< sc_lv<8> > la_9_address0;
    sc_out< sc_logic > la_9_ce0;
    sc_out< sc_lv<32> > la_9_d0;
    sc_in< sc_lv<32> > la_9_q0;
    sc_out< sc_logic > la_9_we0;
    sc_out< sc_lv<8> > la_9_address1;
    sc_out< sc_logic > la_9_ce1;
    sc_out< sc_lv<32> > la_9_d1;
    sc_in< sc_lv<32> > la_9_q1;
    sc_out< sc_logic > la_9_we1;
    sc_out< sc_lv<8> > la_10_address0;
    sc_out< sc_logic > la_10_ce0;
    sc_out< sc_lv<32> > la_10_d0;
    sc_in< sc_lv<32> > la_10_q0;
    sc_out< sc_logic > la_10_we0;
    sc_out< sc_lv<8> > la_10_address1;
    sc_out< sc_logic > la_10_ce1;
    sc_out< sc_lv<32> > la_10_d1;
    sc_in< sc_lv<32> > la_10_q1;
    sc_out< sc_logic > la_10_we1;
    sc_out< sc_lv<8> > la_11_address0;
    sc_out< sc_logic > la_11_ce0;
    sc_out< sc_lv<32> > la_11_d0;
    sc_in< sc_lv<32> > la_11_q0;
    sc_out< sc_logic > la_11_we0;
    sc_out< sc_lv<8> > la_11_address1;
    sc_out< sc_logic > la_11_ce1;
    sc_out< sc_lv<32> > la_11_d1;
    sc_in< sc_lv<32> > la_11_q1;
    sc_out< sc_logic > la_11_we1;
    sc_out< sc_lv<8> > la_12_address0;
    sc_out< sc_logic > la_12_ce0;
    sc_out< sc_lv<32> > la_12_d0;
    sc_in< sc_lv<32> > la_12_q0;
    sc_out< sc_logic > la_12_we0;
    sc_out< sc_lv<8> > la_12_address1;
    sc_out< sc_logic > la_12_ce1;
    sc_out< sc_lv<32> > la_12_d1;
    sc_in< sc_lv<32> > la_12_q1;
    sc_out< sc_logic > la_12_we1;
    sc_out< sc_lv<8> > la_13_address0;
    sc_out< sc_logic > la_13_ce0;
    sc_out< sc_lv<32> > la_13_d0;
    sc_in< sc_lv<32> > la_13_q0;
    sc_out< sc_logic > la_13_we0;
    sc_out< sc_lv<8> > la_13_address1;
    sc_out< sc_logic > la_13_ce1;
    sc_out< sc_lv<32> > la_13_d1;
    sc_in< sc_lv<32> > la_13_q1;
    sc_out< sc_logic > la_13_we1;
    sc_out< sc_lv<8> > la_14_address0;
    sc_out< sc_logic > la_14_ce0;
    sc_out< sc_lv<32> > la_14_d0;
    sc_in< sc_lv<32> > la_14_q0;
    sc_out< sc_logic > la_14_we0;
    sc_out< sc_lv<8> > la_14_address1;
    sc_out< sc_logic > la_14_ce1;
    sc_out< sc_lv<32> > la_14_d1;
    sc_in< sc_lv<32> > la_14_q1;
    sc_out< sc_logic > la_14_we1;
    sc_out< sc_lv<8> > la_15_address0;
    sc_out< sc_logic > la_15_ce0;
    sc_out< sc_lv<32> > la_15_d0;
    sc_in< sc_lv<32> > la_15_q0;
    sc_out< sc_logic > la_15_we0;
    sc_out< sc_lv<8> > la_15_address1;
    sc_out< sc_logic > la_15_ce1;
    sc_out< sc_lv<32> > la_15_d1;
    sc_in< sc_lv<32> > la_15_q1;
    sc_out< sc_logic > la_15_we1;
    sc_out< sc_lv<8> > la_16_address0;
    sc_out< sc_logic > la_16_ce0;
    sc_out< sc_lv<32> > la_16_d0;
    sc_in< sc_lv<32> > la_16_q0;
    sc_out< sc_logic > la_16_we0;
    sc_out< sc_lv<8> > la_16_address1;
    sc_out< sc_logic > la_16_ce1;
    sc_out< sc_lv<32> > la_16_d1;
    sc_in< sc_lv<32> > la_16_q1;
    sc_out< sc_logic > la_16_we1;
    sc_out< sc_lv<8> > la_17_address0;
    sc_out< sc_logic > la_17_ce0;
    sc_out< sc_lv<32> > la_17_d0;
    sc_in< sc_lv<32> > la_17_q0;
    sc_out< sc_logic > la_17_we0;
    sc_out< sc_lv<8> > la_17_address1;
    sc_out< sc_logic > la_17_ce1;
    sc_out< sc_lv<32> > la_17_d1;
    sc_in< sc_lv<32> > la_17_q1;
    sc_out< sc_logic > la_17_we1;
    sc_out< sc_lv<8> > la_18_address0;
    sc_out< sc_logic > la_18_ce0;
    sc_out< sc_lv<32> > la_18_d0;
    sc_in< sc_lv<32> > la_18_q0;
    sc_out< sc_logic > la_18_we0;
    sc_out< sc_lv<8> > la_18_address1;
    sc_out< sc_logic > la_18_ce1;
    sc_out< sc_lv<32> > la_18_d1;
    sc_in< sc_lv<32> > la_18_q1;
    sc_out< sc_logic > la_18_we1;
    sc_out< sc_lv<8> > la_19_address0;
    sc_out< sc_logic > la_19_ce0;
    sc_out< sc_lv<32> > la_19_d0;
    sc_in< sc_lv<32> > la_19_q0;
    sc_out< sc_logic > la_19_we0;
    sc_out< sc_lv<8> > la_19_address1;
    sc_out< sc_logic > la_19_ce1;
    sc_out< sc_lv<32> > la_19_d1;
    sc_in< sc_lv<32> > la_19_q1;
    sc_out< sc_logic > la_19_we1;
    sc_out< sc_lv<8> > la_20_address0;
    sc_out< sc_logic > la_20_ce0;
    sc_out< sc_lv<32> > la_20_d0;
    sc_in< sc_lv<32> > la_20_q0;
    sc_out< sc_logic > la_20_we0;
    sc_out< sc_lv<8> > la_20_address1;
    sc_out< sc_logic > la_20_ce1;
    sc_out< sc_lv<32> > la_20_d1;
    sc_in< sc_lv<32> > la_20_q1;
    sc_out< sc_logic > la_20_we1;
    sc_out< sc_lv<8> > la_21_address0;
    sc_out< sc_logic > la_21_ce0;
    sc_out< sc_lv<32> > la_21_d0;
    sc_in< sc_lv<32> > la_21_q0;
    sc_out< sc_logic > la_21_we0;
    sc_out< sc_lv<8> > la_21_address1;
    sc_out< sc_logic > la_21_ce1;
    sc_out< sc_lv<32> > la_21_d1;
    sc_in< sc_lv<32> > la_21_q1;
    sc_out< sc_logic > la_21_we1;
    sc_out< sc_lv<8> > la_22_address0;
    sc_out< sc_logic > la_22_ce0;
    sc_out< sc_lv<32> > la_22_d0;
    sc_in< sc_lv<32> > la_22_q0;
    sc_out< sc_logic > la_22_we0;
    sc_out< sc_lv<8> > la_22_address1;
    sc_out< sc_logic > la_22_ce1;
    sc_out< sc_lv<32> > la_22_d1;
    sc_in< sc_lv<32> > la_22_q1;
    sc_out< sc_logic > la_22_we1;
    sc_out< sc_lv<8> > la_23_address0;
    sc_out< sc_logic > la_23_ce0;
    sc_out< sc_lv<32> > la_23_d0;
    sc_in< sc_lv<32> > la_23_q0;
    sc_out< sc_logic > la_23_we0;
    sc_out< sc_lv<8> > la_23_address1;
    sc_out< sc_logic > la_23_ce1;
    sc_out< sc_lv<32> > la_23_d1;
    sc_in< sc_lv<32> > la_23_q1;
    sc_out< sc_logic > la_23_we1;
    sc_out< sc_lv<8> > la_24_address0;
    sc_out< sc_logic > la_24_ce0;
    sc_out< sc_lv<32> > la_24_d0;
    sc_in< sc_lv<32> > la_24_q0;
    sc_out< sc_logic > la_24_we0;
    sc_out< sc_lv<8> > la_24_address1;
    sc_out< sc_logic > la_24_ce1;
    sc_out< sc_lv<32> > la_24_d1;
    sc_in< sc_lv<32> > la_24_q1;
    sc_out< sc_logic > la_24_we1;
    sc_out< sc_lv<8> > la_25_address0;
    sc_out< sc_logic > la_25_ce0;
    sc_out< sc_lv<32> > la_25_d0;
    sc_in< sc_lv<32> > la_25_q0;
    sc_out< sc_logic > la_25_we0;
    sc_out< sc_lv<8> > la_25_address1;
    sc_out< sc_logic > la_25_ce1;
    sc_out< sc_lv<32> > la_25_d1;
    sc_in< sc_lv<32> > la_25_q1;
    sc_out< sc_logic > la_25_we1;
    sc_out< sc_lv<8> > la_26_address0;
    sc_out< sc_logic > la_26_ce0;
    sc_out< sc_lv<32> > la_26_d0;
    sc_in< sc_lv<32> > la_26_q0;
    sc_out< sc_logic > la_26_we0;
    sc_out< sc_lv<8> > la_26_address1;
    sc_out< sc_logic > la_26_ce1;
    sc_out< sc_lv<32> > la_26_d1;
    sc_in< sc_lv<32> > la_26_q1;
    sc_out< sc_logic > la_26_we1;
    sc_out< sc_lv<8> > la_27_address0;
    sc_out< sc_logic > la_27_ce0;
    sc_out< sc_lv<32> > la_27_d0;
    sc_in< sc_lv<32> > la_27_q0;
    sc_out< sc_logic > la_27_we0;
    sc_out< sc_lv<8> > la_27_address1;
    sc_out< sc_logic > la_27_ce1;
    sc_out< sc_lv<32> > la_27_d1;
    sc_in< sc_lv<32> > la_27_q1;
    sc_out< sc_logic > la_27_we1;
    sc_out< sc_lv<8> > la_28_address0;
    sc_out< sc_logic > la_28_ce0;
    sc_out< sc_lv<32> > la_28_d0;
    sc_in< sc_lv<32> > la_28_q0;
    sc_out< sc_logic > la_28_we0;
    sc_out< sc_lv<8> > la_28_address1;
    sc_out< sc_logic > la_28_ce1;
    sc_out< sc_lv<32> > la_28_d1;
    sc_in< sc_lv<32> > la_28_q1;
    sc_out< sc_logic > la_28_we1;
    sc_out< sc_lv<8> > la_29_address0;
    sc_out< sc_logic > la_29_ce0;
    sc_out< sc_lv<32> > la_29_d0;
    sc_in< sc_lv<32> > la_29_q0;
    sc_out< sc_logic > la_29_we0;
    sc_out< sc_lv<8> > la_29_address1;
    sc_out< sc_logic > la_29_ce1;
    sc_out< sc_lv<32> > la_29_d1;
    sc_in< sc_lv<32> > la_29_q1;
    sc_out< sc_logic > la_29_we1;
    sc_out< sc_lv<8> > la_30_address0;
    sc_out< sc_logic > la_30_ce0;
    sc_out< sc_lv<32> > la_30_d0;
    sc_in< sc_lv<32> > la_30_q0;
    sc_out< sc_logic > la_30_we0;
    sc_out< sc_lv<8> > la_30_address1;
    sc_out< sc_logic > la_30_ce1;
    sc_out< sc_lv<32> > la_30_d1;
    sc_in< sc_lv<32> > la_30_q1;
    sc_out< sc_logic > la_30_we1;
    sc_out< sc_lv<8> > la_31_address0;
    sc_out< sc_logic > la_31_ce0;
    sc_out< sc_lv<32> > la_31_d0;
    sc_in< sc_lv<32> > la_31_q0;
    sc_out< sc_logic > la_31_we0;
    sc_out< sc_lv<8> > la_31_address1;
    sc_out< sc_logic > la_31_ce1;
    sc_out< sc_lv<32> > la_31_d1;
    sc_in< sc_lv<32> > la_31_q1;
    sc_out< sc_logic > la_31_we1;
    sc_out< sc_lv<8> > lout_0_address0;
    sc_out< sc_logic > lout_0_ce0;
    sc_out< sc_lv<32> > lout_0_d0;
    sc_in< sc_lv<32> > lout_0_q0;
    sc_out< sc_logic > lout_0_we0;
    sc_out< sc_lv<8> > lout_0_address1;
    sc_out< sc_logic > lout_0_ce1;
    sc_out< sc_lv<32> > lout_0_d1;
    sc_in< sc_lv<32> > lout_0_q1;
    sc_out< sc_logic > lout_0_we1;
    sc_out< sc_lv<8> > lout_1_address0;
    sc_out< sc_logic > lout_1_ce0;
    sc_out< sc_lv<32> > lout_1_d0;
    sc_in< sc_lv<32> > lout_1_q0;
    sc_out< sc_logic > lout_1_we0;
    sc_out< sc_lv<8> > lout_1_address1;
    sc_out< sc_logic > lout_1_ce1;
    sc_out< sc_lv<32> > lout_1_d1;
    sc_in< sc_lv<32> > lout_1_q1;
    sc_out< sc_logic > lout_1_we1;
    sc_out< sc_lv<8> > lout_2_address0;
    sc_out< sc_logic > lout_2_ce0;
    sc_out< sc_lv<32> > lout_2_d0;
    sc_in< sc_lv<32> > lout_2_q0;
    sc_out< sc_logic > lout_2_we0;
    sc_out< sc_lv<8> > lout_2_address1;
    sc_out< sc_logic > lout_2_ce1;
    sc_out< sc_lv<32> > lout_2_d1;
    sc_in< sc_lv<32> > lout_2_q1;
    sc_out< sc_logic > lout_2_we1;
    sc_out< sc_lv<8> > lout_3_address0;
    sc_out< sc_logic > lout_3_ce0;
    sc_out< sc_lv<32> > lout_3_d0;
    sc_in< sc_lv<32> > lout_3_q0;
    sc_out< sc_logic > lout_3_we0;
    sc_out< sc_lv<8> > lout_3_address1;
    sc_out< sc_logic > lout_3_ce1;
    sc_out< sc_lv<32> > lout_3_d1;
    sc_in< sc_lv<32> > lout_3_q1;
    sc_out< sc_logic > lout_3_we1;
    sc_out< sc_lv<8> > lout_4_address0;
    sc_out< sc_logic > lout_4_ce0;
    sc_out< sc_lv<32> > lout_4_d0;
    sc_in< sc_lv<32> > lout_4_q0;
    sc_out< sc_logic > lout_4_we0;
    sc_out< sc_lv<8> > lout_4_address1;
    sc_out< sc_logic > lout_4_ce1;
    sc_out< sc_lv<32> > lout_4_d1;
    sc_in< sc_lv<32> > lout_4_q1;
    sc_out< sc_logic > lout_4_we1;
    sc_out< sc_lv<8> > lout_5_address0;
    sc_out< sc_logic > lout_5_ce0;
    sc_out< sc_lv<32> > lout_5_d0;
    sc_in< sc_lv<32> > lout_5_q0;
    sc_out< sc_logic > lout_5_we0;
    sc_out< sc_lv<8> > lout_5_address1;
    sc_out< sc_logic > lout_5_ce1;
    sc_out< sc_lv<32> > lout_5_d1;
    sc_in< sc_lv<32> > lout_5_q1;
    sc_out< sc_logic > lout_5_we1;
    sc_out< sc_lv<8> > lout_6_address0;
    sc_out< sc_logic > lout_6_ce0;
    sc_out< sc_lv<32> > lout_6_d0;
    sc_in< sc_lv<32> > lout_6_q0;
    sc_out< sc_logic > lout_6_we0;
    sc_out< sc_lv<8> > lout_6_address1;
    sc_out< sc_logic > lout_6_ce1;
    sc_out< sc_lv<32> > lout_6_d1;
    sc_in< sc_lv<32> > lout_6_q1;
    sc_out< sc_logic > lout_6_we1;
    sc_out< sc_lv<8> > lout_7_address0;
    sc_out< sc_logic > lout_7_ce0;
    sc_out< sc_lv<32> > lout_7_d0;
    sc_in< sc_lv<32> > lout_7_q0;
    sc_out< sc_logic > lout_7_we0;
    sc_out< sc_lv<8> > lout_7_address1;
    sc_out< sc_logic > lout_7_ce1;
    sc_out< sc_lv<32> > lout_7_d1;
    sc_in< sc_lv<32> > lout_7_q1;
    sc_out< sc_logic > lout_7_we1;
    sc_out< sc_lv<8> > lout_8_address0;
    sc_out< sc_logic > lout_8_ce0;
    sc_out< sc_lv<32> > lout_8_d0;
    sc_in< sc_lv<32> > lout_8_q0;
    sc_out< sc_logic > lout_8_we0;
    sc_out< sc_lv<8> > lout_8_address1;
    sc_out< sc_logic > lout_8_ce1;
    sc_out< sc_lv<32> > lout_8_d1;
    sc_in< sc_lv<32> > lout_8_q1;
    sc_out< sc_logic > lout_8_we1;
    sc_out< sc_lv<8> > lout_9_address0;
    sc_out< sc_logic > lout_9_ce0;
    sc_out< sc_lv<32> > lout_9_d0;
    sc_in< sc_lv<32> > lout_9_q0;
    sc_out< sc_logic > lout_9_we0;
    sc_out< sc_lv<8> > lout_9_address1;
    sc_out< sc_logic > lout_9_ce1;
    sc_out< sc_lv<32> > lout_9_d1;
    sc_in< sc_lv<32> > lout_9_q1;
    sc_out< sc_logic > lout_9_we1;
    sc_out< sc_lv<8> > lout_10_address0;
    sc_out< sc_logic > lout_10_ce0;
    sc_out< sc_lv<32> > lout_10_d0;
    sc_in< sc_lv<32> > lout_10_q0;
    sc_out< sc_logic > lout_10_we0;
    sc_out< sc_lv<8> > lout_10_address1;
    sc_out< sc_logic > lout_10_ce1;
    sc_out< sc_lv<32> > lout_10_d1;
    sc_in< sc_lv<32> > lout_10_q1;
    sc_out< sc_logic > lout_10_we1;
    sc_out< sc_lv<8> > lout_11_address0;
    sc_out< sc_logic > lout_11_ce0;
    sc_out< sc_lv<32> > lout_11_d0;
    sc_in< sc_lv<32> > lout_11_q0;
    sc_out< sc_logic > lout_11_we0;
    sc_out< sc_lv<8> > lout_11_address1;
    sc_out< sc_logic > lout_11_ce1;
    sc_out< sc_lv<32> > lout_11_d1;
    sc_in< sc_lv<32> > lout_11_q1;
    sc_out< sc_logic > lout_11_we1;
    sc_out< sc_lv<8> > lout_12_address0;
    sc_out< sc_logic > lout_12_ce0;
    sc_out< sc_lv<32> > lout_12_d0;
    sc_in< sc_lv<32> > lout_12_q0;
    sc_out< sc_logic > lout_12_we0;
    sc_out< sc_lv<8> > lout_12_address1;
    sc_out< sc_logic > lout_12_ce1;
    sc_out< sc_lv<32> > lout_12_d1;
    sc_in< sc_lv<32> > lout_12_q1;
    sc_out< sc_logic > lout_12_we1;
    sc_out< sc_lv<8> > lout_13_address0;
    sc_out< sc_logic > lout_13_ce0;
    sc_out< sc_lv<32> > lout_13_d0;
    sc_in< sc_lv<32> > lout_13_q0;
    sc_out< sc_logic > lout_13_we0;
    sc_out< sc_lv<8> > lout_13_address1;
    sc_out< sc_logic > lout_13_ce1;
    sc_out< sc_lv<32> > lout_13_d1;
    sc_in< sc_lv<32> > lout_13_q1;
    sc_out< sc_logic > lout_13_we1;
    sc_out< sc_lv<8> > lout_14_address0;
    sc_out< sc_logic > lout_14_ce0;
    sc_out< sc_lv<32> > lout_14_d0;
    sc_in< sc_lv<32> > lout_14_q0;
    sc_out< sc_logic > lout_14_we0;
    sc_out< sc_lv<8> > lout_14_address1;
    sc_out< sc_logic > lout_14_ce1;
    sc_out< sc_lv<32> > lout_14_d1;
    sc_in< sc_lv<32> > lout_14_q1;
    sc_out< sc_logic > lout_14_we1;
    sc_out< sc_lv<8> > lout_15_address0;
    sc_out< sc_logic > lout_15_ce0;
    sc_out< sc_lv<32> > lout_15_d0;
    sc_in< sc_lv<32> > lout_15_q0;
    sc_out< sc_logic > lout_15_we0;
    sc_out< sc_lv<8> > lout_15_address1;
    sc_out< sc_logic > lout_15_ce1;
    sc_out< sc_lv<32> > lout_15_d1;
    sc_in< sc_lv<32> > lout_15_q1;
    sc_out< sc_logic > lout_15_we1;
    sc_out< sc_lv<8> > lout_16_address0;
    sc_out< sc_logic > lout_16_ce0;
    sc_out< sc_lv<32> > lout_16_d0;
    sc_in< sc_lv<32> > lout_16_q0;
    sc_out< sc_logic > lout_16_we0;
    sc_out< sc_lv<8> > lout_16_address1;
    sc_out< sc_logic > lout_16_ce1;
    sc_out< sc_lv<32> > lout_16_d1;
    sc_in< sc_lv<32> > lout_16_q1;
    sc_out< sc_logic > lout_16_we1;
    sc_out< sc_lv<8> > lout_17_address0;
    sc_out< sc_logic > lout_17_ce0;
    sc_out< sc_lv<32> > lout_17_d0;
    sc_in< sc_lv<32> > lout_17_q0;
    sc_out< sc_logic > lout_17_we0;
    sc_out< sc_lv<8> > lout_17_address1;
    sc_out< sc_logic > lout_17_ce1;
    sc_out< sc_lv<32> > lout_17_d1;
    sc_in< sc_lv<32> > lout_17_q1;
    sc_out< sc_logic > lout_17_we1;
    sc_out< sc_lv<8> > lout_18_address0;
    sc_out< sc_logic > lout_18_ce0;
    sc_out< sc_lv<32> > lout_18_d0;
    sc_in< sc_lv<32> > lout_18_q0;
    sc_out< sc_logic > lout_18_we0;
    sc_out< sc_lv<8> > lout_18_address1;
    sc_out< sc_logic > lout_18_ce1;
    sc_out< sc_lv<32> > lout_18_d1;
    sc_in< sc_lv<32> > lout_18_q1;
    sc_out< sc_logic > lout_18_we1;
    sc_out< sc_lv<8> > lout_19_address0;
    sc_out< sc_logic > lout_19_ce0;
    sc_out< sc_lv<32> > lout_19_d0;
    sc_in< sc_lv<32> > lout_19_q0;
    sc_out< sc_logic > lout_19_we0;
    sc_out< sc_lv<8> > lout_19_address1;
    sc_out< sc_logic > lout_19_ce1;
    sc_out< sc_lv<32> > lout_19_d1;
    sc_in< sc_lv<32> > lout_19_q1;
    sc_out< sc_logic > lout_19_we1;
    sc_out< sc_lv<8> > lout_20_address0;
    sc_out< sc_logic > lout_20_ce0;
    sc_out< sc_lv<32> > lout_20_d0;
    sc_in< sc_lv<32> > lout_20_q0;
    sc_out< sc_logic > lout_20_we0;
    sc_out< sc_lv<8> > lout_20_address1;
    sc_out< sc_logic > lout_20_ce1;
    sc_out< sc_lv<32> > lout_20_d1;
    sc_in< sc_lv<32> > lout_20_q1;
    sc_out< sc_logic > lout_20_we1;
    sc_out< sc_lv<8> > lout_21_address0;
    sc_out< sc_logic > lout_21_ce0;
    sc_out< sc_lv<32> > lout_21_d0;
    sc_in< sc_lv<32> > lout_21_q0;
    sc_out< sc_logic > lout_21_we0;
    sc_out< sc_lv<8> > lout_21_address1;
    sc_out< sc_logic > lout_21_ce1;
    sc_out< sc_lv<32> > lout_21_d1;
    sc_in< sc_lv<32> > lout_21_q1;
    sc_out< sc_logic > lout_21_we1;
    sc_out< sc_lv<8> > lout_22_address0;
    sc_out< sc_logic > lout_22_ce0;
    sc_out< sc_lv<32> > lout_22_d0;
    sc_in< sc_lv<32> > lout_22_q0;
    sc_out< sc_logic > lout_22_we0;
    sc_out< sc_lv<8> > lout_22_address1;
    sc_out< sc_logic > lout_22_ce1;
    sc_out< sc_lv<32> > lout_22_d1;
    sc_in< sc_lv<32> > lout_22_q1;
    sc_out< sc_logic > lout_22_we1;
    sc_out< sc_lv<8> > lout_23_address0;
    sc_out< sc_logic > lout_23_ce0;
    sc_out< sc_lv<32> > lout_23_d0;
    sc_in< sc_lv<32> > lout_23_q0;
    sc_out< sc_logic > lout_23_we0;
    sc_out< sc_lv<8> > lout_23_address1;
    sc_out< sc_logic > lout_23_ce1;
    sc_out< sc_lv<32> > lout_23_d1;
    sc_in< sc_lv<32> > lout_23_q1;
    sc_out< sc_logic > lout_23_we1;
    sc_out< sc_lv<8> > lout_24_address0;
    sc_out< sc_logic > lout_24_ce0;
    sc_out< sc_lv<32> > lout_24_d0;
    sc_in< sc_lv<32> > lout_24_q0;
    sc_out< sc_logic > lout_24_we0;
    sc_out< sc_lv<8> > lout_24_address1;
    sc_out< sc_logic > lout_24_ce1;
    sc_out< sc_lv<32> > lout_24_d1;
    sc_in< sc_lv<32> > lout_24_q1;
    sc_out< sc_logic > lout_24_we1;
    sc_out< sc_lv<8> > lout_25_address0;
    sc_out< sc_logic > lout_25_ce0;
    sc_out< sc_lv<32> > lout_25_d0;
    sc_in< sc_lv<32> > lout_25_q0;
    sc_out< sc_logic > lout_25_we0;
    sc_out< sc_lv<8> > lout_25_address1;
    sc_out< sc_logic > lout_25_ce1;
    sc_out< sc_lv<32> > lout_25_d1;
    sc_in< sc_lv<32> > lout_25_q1;
    sc_out< sc_logic > lout_25_we1;
    sc_out< sc_lv<8> > lout_26_address0;
    sc_out< sc_logic > lout_26_ce0;
    sc_out< sc_lv<32> > lout_26_d0;
    sc_in< sc_lv<32> > lout_26_q0;
    sc_out< sc_logic > lout_26_we0;
    sc_out< sc_lv<8> > lout_26_address1;
    sc_out< sc_logic > lout_26_ce1;
    sc_out< sc_lv<32> > lout_26_d1;
    sc_in< sc_lv<32> > lout_26_q1;
    sc_out< sc_logic > lout_26_we1;
    sc_out< sc_lv<8> > lout_27_address0;
    sc_out< sc_logic > lout_27_ce0;
    sc_out< sc_lv<32> > lout_27_d0;
    sc_in< sc_lv<32> > lout_27_q0;
    sc_out< sc_logic > lout_27_we0;
    sc_out< sc_lv<8> > lout_27_address1;
    sc_out< sc_logic > lout_27_ce1;
    sc_out< sc_lv<32> > lout_27_d1;
    sc_in< sc_lv<32> > lout_27_q1;
    sc_out< sc_logic > lout_27_we1;
    sc_out< sc_lv<8> > lout_28_address0;
    sc_out< sc_logic > lout_28_ce0;
    sc_out< sc_lv<32> > lout_28_d0;
    sc_in< sc_lv<32> > lout_28_q0;
    sc_out< sc_logic > lout_28_we0;
    sc_out< sc_lv<8> > lout_28_address1;
    sc_out< sc_logic > lout_28_ce1;
    sc_out< sc_lv<32> > lout_28_d1;
    sc_in< sc_lv<32> > lout_28_q1;
    sc_out< sc_logic > lout_28_we1;
    sc_out< sc_lv<8> > lout_29_address0;
    sc_out< sc_logic > lout_29_ce0;
    sc_out< sc_lv<32> > lout_29_d0;
    sc_in< sc_lv<32> > lout_29_q0;
    sc_out< sc_logic > lout_29_we0;
    sc_out< sc_lv<8> > lout_29_address1;
    sc_out< sc_logic > lout_29_ce1;
    sc_out< sc_lv<32> > lout_29_d1;
    sc_in< sc_lv<32> > lout_29_q1;
    sc_out< sc_logic > lout_29_we1;
    sc_out< sc_lv<8> > lout_30_address0;
    sc_out< sc_logic > lout_30_ce0;
    sc_out< sc_lv<32> > lout_30_d0;
    sc_in< sc_lv<32> > lout_30_q0;
    sc_out< sc_logic > lout_30_we0;
    sc_out< sc_lv<8> > lout_30_address1;
    sc_out< sc_logic > lout_30_ce1;
    sc_out< sc_lv<32> > lout_30_d1;
    sc_in< sc_lv<32> > lout_30_q1;
    sc_out< sc_logic > lout_30_we1;
    sc_out< sc_lv<8> > lout_31_address0;
    sc_out< sc_logic > lout_31_ce0;
    sc_out< sc_lv<32> > lout_31_d0;
    sc_in< sc_lv<32> > lout_31_q0;
    sc_out< sc_logic > lout_31_we0;
    sc_out< sc_lv<8> > lout_31_address1;
    sc_out< sc_logic > lout_31_ce1;
    sc_out< sc_lv<32> > lout_31_d1;
    sc_in< sc_lv<32> > lout_31_q1;
    sc_out< sc_logic > lout_31_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    a0_cal_initial(sc_module_name name);
    SC_HAS_PROCESS(a0_cal_initial);

    ~a0_cal_initial();

    sc_trace_file* mVcdFile;

    a0_out_initial* out_initial_U0;
    a0_read_A* read_A_U0;
    sc_signal< sc_logic > out_initial_U0_ap_start;
    sc_signal< sc_logic > out_initial_U0_ap_done;
    sc_signal< sc_logic > out_initial_U0_ap_continue;
    sc_signal< sc_logic > out_initial_U0_ap_idle;
    sc_signal< sc_logic > out_initial_U0_ap_ready;
    sc_signal< sc_lv<8> > out_initial_U0_lout_0_address0;
    sc_signal< sc_logic > out_initial_U0_lout_0_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_0_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_0_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_1_address0;
    sc_signal< sc_logic > out_initial_U0_lout_1_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_1_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_1_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_2_address0;
    sc_signal< sc_logic > out_initial_U0_lout_2_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_2_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_2_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_3_address0;
    sc_signal< sc_logic > out_initial_U0_lout_3_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_3_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_3_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_4_address0;
    sc_signal< sc_logic > out_initial_U0_lout_4_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_4_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_4_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_5_address0;
    sc_signal< sc_logic > out_initial_U0_lout_5_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_5_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_5_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_6_address0;
    sc_signal< sc_logic > out_initial_U0_lout_6_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_6_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_6_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_7_address0;
    sc_signal< sc_logic > out_initial_U0_lout_7_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_7_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_7_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_8_address0;
    sc_signal< sc_logic > out_initial_U0_lout_8_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_8_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_8_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_9_address0;
    sc_signal< sc_logic > out_initial_U0_lout_9_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_9_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_9_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_10_address0;
    sc_signal< sc_logic > out_initial_U0_lout_10_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_10_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_10_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_11_address0;
    sc_signal< sc_logic > out_initial_U0_lout_11_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_11_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_11_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_12_address0;
    sc_signal< sc_logic > out_initial_U0_lout_12_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_12_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_12_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_13_address0;
    sc_signal< sc_logic > out_initial_U0_lout_13_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_13_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_13_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_14_address0;
    sc_signal< sc_logic > out_initial_U0_lout_14_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_14_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_14_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_15_address0;
    sc_signal< sc_logic > out_initial_U0_lout_15_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_15_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_15_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_16_address0;
    sc_signal< sc_logic > out_initial_U0_lout_16_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_16_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_16_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_17_address0;
    sc_signal< sc_logic > out_initial_U0_lout_17_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_17_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_17_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_18_address0;
    sc_signal< sc_logic > out_initial_U0_lout_18_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_18_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_18_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_19_address0;
    sc_signal< sc_logic > out_initial_U0_lout_19_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_19_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_19_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_20_address0;
    sc_signal< sc_logic > out_initial_U0_lout_20_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_20_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_20_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_21_address0;
    sc_signal< sc_logic > out_initial_U0_lout_21_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_21_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_21_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_22_address0;
    sc_signal< sc_logic > out_initial_U0_lout_22_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_22_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_22_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_23_address0;
    sc_signal< sc_logic > out_initial_U0_lout_23_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_23_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_23_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_24_address0;
    sc_signal< sc_logic > out_initial_U0_lout_24_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_24_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_24_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_25_address0;
    sc_signal< sc_logic > out_initial_U0_lout_25_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_25_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_25_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_26_address0;
    sc_signal< sc_logic > out_initial_U0_lout_26_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_26_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_26_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_27_address0;
    sc_signal< sc_logic > out_initial_U0_lout_27_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_27_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_27_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_28_address0;
    sc_signal< sc_logic > out_initial_U0_lout_28_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_28_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_28_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_29_address0;
    sc_signal< sc_logic > out_initial_U0_lout_29_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_29_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_29_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_30_address0;
    sc_signal< sc_logic > out_initial_U0_lout_30_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_30_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_30_d0;
    sc_signal< sc_lv<8> > out_initial_U0_lout_31_address0;
    sc_signal< sc_logic > out_initial_U0_lout_31_ce0;
    sc_signal< sc_logic > out_initial_U0_lout_31_we0;
    sc_signal< sc_lv<32> > out_initial_U0_lout_31_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > read_A_U0_ap_start;
    sc_signal< sc_logic > read_A_U0_ap_done;
    sc_signal< sc_logic > read_A_U0_ap_continue;
    sc_signal< sc_logic > read_A_U0_ap_idle;
    sc_signal< sc_logic > read_A_U0_ap_ready;
    sc_signal< sc_logic > read_A_U0_A_read;
    sc_signal< sc_lv<8> > read_A_U0_la_0_address0;
    sc_signal< sc_logic > read_A_U0_la_0_ce0;
    sc_signal< sc_logic > read_A_U0_la_0_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_0_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_1_address0;
    sc_signal< sc_logic > read_A_U0_la_1_ce0;
    sc_signal< sc_logic > read_A_U0_la_1_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_1_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_2_address0;
    sc_signal< sc_logic > read_A_U0_la_2_ce0;
    sc_signal< sc_logic > read_A_U0_la_2_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_2_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_3_address0;
    sc_signal< sc_logic > read_A_U0_la_3_ce0;
    sc_signal< sc_logic > read_A_U0_la_3_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_3_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_4_address0;
    sc_signal< sc_logic > read_A_U0_la_4_ce0;
    sc_signal< sc_logic > read_A_U0_la_4_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_4_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_5_address0;
    sc_signal< sc_logic > read_A_U0_la_5_ce0;
    sc_signal< sc_logic > read_A_U0_la_5_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_5_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_6_address0;
    sc_signal< sc_logic > read_A_U0_la_6_ce0;
    sc_signal< sc_logic > read_A_U0_la_6_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_6_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_7_address0;
    sc_signal< sc_logic > read_A_U0_la_7_ce0;
    sc_signal< sc_logic > read_A_U0_la_7_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_7_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_8_address0;
    sc_signal< sc_logic > read_A_U0_la_8_ce0;
    sc_signal< sc_logic > read_A_U0_la_8_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_8_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_9_address0;
    sc_signal< sc_logic > read_A_U0_la_9_ce0;
    sc_signal< sc_logic > read_A_U0_la_9_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_9_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_10_address0;
    sc_signal< sc_logic > read_A_U0_la_10_ce0;
    sc_signal< sc_logic > read_A_U0_la_10_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_10_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_11_address0;
    sc_signal< sc_logic > read_A_U0_la_11_ce0;
    sc_signal< sc_logic > read_A_U0_la_11_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_11_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_12_address0;
    sc_signal< sc_logic > read_A_U0_la_12_ce0;
    sc_signal< sc_logic > read_A_U0_la_12_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_12_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_13_address0;
    sc_signal< sc_logic > read_A_U0_la_13_ce0;
    sc_signal< sc_logic > read_A_U0_la_13_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_13_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_14_address0;
    sc_signal< sc_logic > read_A_U0_la_14_ce0;
    sc_signal< sc_logic > read_A_U0_la_14_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_14_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_15_address0;
    sc_signal< sc_logic > read_A_U0_la_15_ce0;
    sc_signal< sc_logic > read_A_U0_la_15_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_15_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_16_address0;
    sc_signal< sc_logic > read_A_U0_la_16_ce0;
    sc_signal< sc_logic > read_A_U0_la_16_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_16_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_17_address0;
    sc_signal< sc_logic > read_A_U0_la_17_ce0;
    sc_signal< sc_logic > read_A_U0_la_17_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_17_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_18_address0;
    sc_signal< sc_logic > read_A_U0_la_18_ce0;
    sc_signal< sc_logic > read_A_U0_la_18_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_18_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_19_address0;
    sc_signal< sc_logic > read_A_U0_la_19_ce0;
    sc_signal< sc_logic > read_A_U0_la_19_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_19_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_20_address0;
    sc_signal< sc_logic > read_A_U0_la_20_ce0;
    sc_signal< sc_logic > read_A_U0_la_20_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_20_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_21_address0;
    sc_signal< sc_logic > read_A_U0_la_21_ce0;
    sc_signal< sc_logic > read_A_U0_la_21_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_21_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_22_address0;
    sc_signal< sc_logic > read_A_U0_la_22_ce0;
    sc_signal< sc_logic > read_A_U0_la_22_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_22_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_23_address0;
    sc_signal< sc_logic > read_A_U0_la_23_ce0;
    sc_signal< sc_logic > read_A_U0_la_23_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_23_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_24_address0;
    sc_signal< sc_logic > read_A_U0_la_24_ce0;
    sc_signal< sc_logic > read_A_U0_la_24_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_24_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_25_address0;
    sc_signal< sc_logic > read_A_U0_la_25_ce0;
    sc_signal< sc_logic > read_A_U0_la_25_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_25_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_26_address0;
    sc_signal< sc_logic > read_A_U0_la_26_ce0;
    sc_signal< sc_logic > read_A_U0_la_26_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_26_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_27_address0;
    sc_signal< sc_logic > read_A_U0_la_27_ce0;
    sc_signal< sc_logic > read_A_U0_la_27_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_27_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_28_address0;
    sc_signal< sc_logic > read_A_U0_la_28_ce0;
    sc_signal< sc_logic > read_A_U0_la_28_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_28_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_29_address0;
    sc_signal< sc_logic > read_A_U0_la_29_ce0;
    sc_signal< sc_logic > read_A_U0_la_29_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_29_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_30_address0;
    sc_signal< sc_logic > read_A_U0_la_30_ce0;
    sc_signal< sc_logic > read_A_U0_la_30_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_30_d0;
    sc_signal< sc_lv<8> > read_A_U0_la_31_address0;
    sc_signal< sc_logic > read_A_U0_la_31_ce0;
    sc_signal< sc_logic > read_A_U0_la_31_we0;
    sc_signal< sc_lv<32> > read_A_U0_la_31_d0;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > out_initial_U0_start_full_n;
    sc_signal< sc_logic > out_initial_U0_start_write;
    sc_signal< sc_logic > read_A_U0_start_full_n;
    sc_signal< sc_logic > read_A_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_A_read();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_la_0_address0();
    void thread_la_0_address1();
    void thread_la_0_ce0();
    void thread_la_0_ce1();
    void thread_la_0_d0();
    void thread_la_0_d1();
    void thread_la_0_we0();
    void thread_la_0_we1();
    void thread_la_10_address0();
    void thread_la_10_address1();
    void thread_la_10_ce0();
    void thread_la_10_ce1();
    void thread_la_10_d0();
    void thread_la_10_d1();
    void thread_la_10_we0();
    void thread_la_10_we1();
    void thread_la_11_address0();
    void thread_la_11_address1();
    void thread_la_11_ce0();
    void thread_la_11_ce1();
    void thread_la_11_d0();
    void thread_la_11_d1();
    void thread_la_11_we0();
    void thread_la_11_we1();
    void thread_la_12_address0();
    void thread_la_12_address1();
    void thread_la_12_ce0();
    void thread_la_12_ce1();
    void thread_la_12_d0();
    void thread_la_12_d1();
    void thread_la_12_we0();
    void thread_la_12_we1();
    void thread_la_13_address0();
    void thread_la_13_address1();
    void thread_la_13_ce0();
    void thread_la_13_ce1();
    void thread_la_13_d0();
    void thread_la_13_d1();
    void thread_la_13_we0();
    void thread_la_13_we1();
    void thread_la_14_address0();
    void thread_la_14_address1();
    void thread_la_14_ce0();
    void thread_la_14_ce1();
    void thread_la_14_d0();
    void thread_la_14_d1();
    void thread_la_14_we0();
    void thread_la_14_we1();
    void thread_la_15_address0();
    void thread_la_15_address1();
    void thread_la_15_ce0();
    void thread_la_15_ce1();
    void thread_la_15_d0();
    void thread_la_15_d1();
    void thread_la_15_we0();
    void thread_la_15_we1();
    void thread_la_16_address0();
    void thread_la_16_address1();
    void thread_la_16_ce0();
    void thread_la_16_ce1();
    void thread_la_16_d0();
    void thread_la_16_d1();
    void thread_la_16_we0();
    void thread_la_16_we1();
    void thread_la_17_address0();
    void thread_la_17_address1();
    void thread_la_17_ce0();
    void thread_la_17_ce1();
    void thread_la_17_d0();
    void thread_la_17_d1();
    void thread_la_17_we0();
    void thread_la_17_we1();
    void thread_la_18_address0();
    void thread_la_18_address1();
    void thread_la_18_ce0();
    void thread_la_18_ce1();
    void thread_la_18_d0();
    void thread_la_18_d1();
    void thread_la_18_we0();
    void thread_la_18_we1();
    void thread_la_19_address0();
    void thread_la_19_address1();
    void thread_la_19_ce0();
    void thread_la_19_ce1();
    void thread_la_19_d0();
    void thread_la_19_d1();
    void thread_la_19_we0();
    void thread_la_19_we1();
    void thread_la_1_address0();
    void thread_la_1_address1();
    void thread_la_1_ce0();
    void thread_la_1_ce1();
    void thread_la_1_d0();
    void thread_la_1_d1();
    void thread_la_1_we0();
    void thread_la_1_we1();
    void thread_la_20_address0();
    void thread_la_20_address1();
    void thread_la_20_ce0();
    void thread_la_20_ce1();
    void thread_la_20_d0();
    void thread_la_20_d1();
    void thread_la_20_we0();
    void thread_la_20_we1();
    void thread_la_21_address0();
    void thread_la_21_address1();
    void thread_la_21_ce0();
    void thread_la_21_ce1();
    void thread_la_21_d0();
    void thread_la_21_d1();
    void thread_la_21_we0();
    void thread_la_21_we1();
    void thread_la_22_address0();
    void thread_la_22_address1();
    void thread_la_22_ce0();
    void thread_la_22_ce1();
    void thread_la_22_d0();
    void thread_la_22_d1();
    void thread_la_22_we0();
    void thread_la_22_we1();
    void thread_la_23_address0();
    void thread_la_23_address1();
    void thread_la_23_ce0();
    void thread_la_23_ce1();
    void thread_la_23_d0();
    void thread_la_23_d1();
    void thread_la_23_we0();
    void thread_la_23_we1();
    void thread_la_24_address0();
    void thread_la_24_address1();
    void thread_la_24_ce0();
    void thread_la_24_ce1();
    void thread_la_24_d0();
    void thread_la_24_d1();
    void thread_la_24_we0();
    void thread_la_24_we1();
    void thread_la_25_address0();
    void thread_la_25_address1();
    void thread_la_25_ce0();
    void thread_la_25_ce1();
    void thread_la_25_d0();
    void thread_la_25_d1();
    void thread_la_25_we0();
    void thread_la_25_we1();
    void thread_la_26_address0();
    void thread_la_26_address1();
    void thread_la_26_ce0();
    void thread_la_26_ce1();
    void thread_la_26_d0();
    void thread_la_26_d1();
    void thread_la_26_we0();
    void thread_la_26_we1();
    void thread_la_27_address0();
    void thread_la_27_address1();
    void thread_la_27_ce0();
    void thread_la_27_ce1();
    void thread_la_27_d0();
    void thread_la_27_d1();
    void thread_la_27_we0();
    void thread_la_27_we1();
    void thread_la_28_address0();
    void thread_la_28_address1();
    void thread_la_28_ce0();
    void thread_la_28_ce1();
    void thread_la_28_d0();
    void thread_la_28_d1();
    void thread_la_28_we0();
    void thread_la_28_we1();
    void thread_la_29_address0();
    void thread_la_29_address1();
    void thread_la_29_ce0();
    void thread_la_29_ce1();
    void thread_la_29_d0();
    void thread_la_29_d1();
    void thread_la_29_we0();
    void thread_la_29_we1();
    void thread_la_2_address0();
    void thread_la_2_address1();
    void thread_la_2_ce0();
    void thread_la_2_ce1();
    void thread_la_2_d0();
    void thread_la_2_d1();
    void thread_la_2_we0();
    void thread_la_2_we1();
    void thread_la_30_address0();
    void thread_la_30_address1();
    void thread_la_30_ce0();
    void thread_la_30_ce1();
    void thread_la_30_d0();
    void thread_la_30_d1();
    void thread_la_30_we0();
    void thread_la_30_we1();
    void thread_la_31_address0();
    void thread_la_31_address1();
    void thread_la_31_ce0();
    void thread_la_31_ce1();
    void thread_la_31_d0();
    void thread_la_31_d1();
    void thread_la_31_we0();
    void thread_la_31_we1();
    void thread_la_3_address0();
    void thread_la_3_address1();
    void thread_la_3_ce0();
    void thread_la_3_ce1();
    void thread_la_3_d0();
    void thread_la_3_d1();
    void thread_la_3_we0();
    void thread_la_3_we1();
    void thread_la_4_address0();
    void thread_la_4_address1();
    void thread_la_4_ce0();
    void thread_la_4_ce1();
    void thread_la_4_d0();
    void thread_la_4_d1();
    void thread_la_4_we0();
    void thread_la_4_we1();
    void thread_la_5_address0();
    void thread_la_5_address1();
    void thread_la_5_ce0();
    void thread_la_5_ce1();
    void thread_la_5_d0();
    void thread_la_5_d1();
    void thread_la_5_we0();
    void thread_la_5_we1();
    void thread_la_6_address0();
    void thread_la_6_address1();
    void thread_la_6_ce0();
    void thread_la_6_ce1();
    void thread_la_6_d0();
    void thread_la_6_d1();
    void thread_la_6_we0();
    void thread_la_6_we1();
    void thread_la_7_address0();
    void thread_la_7_address1();
    void thread_la_7_ce0();
    void thread_la_7_ce1();
    void thread_la_7_d0();
    void thread_la_7_d1();
    void thread_la_7_we0();
    void thread_la_7_we1();
    void thread_la_8_address0();
    void thread_la_8_address1();
    void thread_la_8_ce0();
    void thread_la_8_ce1();
    void thread_la_8_d0();
    void thread_la_8_d1();
    void thread_la_8_we0();
    void thread_la_8_we1();
    void thread_la_9_address0();
    void thread_la_9_address1();
    void thread_la_9_ce0();
    void thread_la_9_ce1();
    void thread_la_9_d0();
    void thread_la_9_d1();
    void thread_la_9_we0();
    void thread_la_9_we1();
    void thread_lout_0_address0();
    void thread_lout_0_address1();
    void thread_lout_0_ce0();
    void thread_lout_0_ce1();
    void thread_lout_0_d0();
    void thread_lout_0_d1();
    void thread_lout_0_we0();
    void thread_lout_0_we1();
    void thread_lout_10_address0();
    void thread_lout_10_address1();
    void thread_lout_10_ce0();
    void thread_lout_10_ce1();
    void thread_lout_10_d0();
    void thread_lout_10_d1();
    void thread_lout_10_we0();
    void thread_lout_10_we1();
    void thread_lout_11_address0();
    void thread_lout_11_address1();
    void thread_lout_11_ce0();
    void thread_lout_11_ce1();
    void thread_lout_11_d0();
    void thread_lout_11_d1();
    void thread_lout_11_we0();
    void thread_lout_11_we1();
    void thread_lout_12_address0();
    void thread_lout_12_address1();
    void thread_lout_12_ce0();
    void thread_lout_12_ce1();
    void thread_lout_12_d0();
    void thread_lout_12_d1();
    void thread_lout_12_we0();
    void thread_lout_12_we1();
    void thread_lout_13_address0();
    void thread_lout_13_address1();
    void thread_lout_13_ce0();
    void thread_lout_13_ce1();
    void thread_lout_13_d0();
    void thread_lout_13_d1();
    void thread_lout_13_we0();
    void thread_lout_13_we1();
    void thread_lout_14_address0();
    void thread_lout_14_address1();
    void thread_lout_14_ce0();
    void thread_lout_14_ce1();
    void thread_lout_14_d0();
    void thread_lout_14_d1();
    void thread_lout_14_we0();
    void thread_lout_14_we1();
    void thread_lout_15_address0();
    void thread_lout_15_address1();
    void thread_lout_15_ce0();
    void thread_lout_15_ce1();
    void thread_lout_15_d0();
    void thread_lout_15_d1();
    void thread_lout_15_we0();
    void thread_lout_15_we1();
    void thread_lout_16_address0();
    void thread_lout_16_address1();
    void thread_lout_16_ce0();
    void thread_lout_16_ce1();
    void thread_lout_16_d0();
    void thread_lout_16_d1();
    void thread_lout_16_we0();
    void thread_lout_16_we1();
    void thread_lout_17_address0();
    void thread_lout_17_address1();
    void thread_lout_17_ce0();
    void thread_lout_17_ce1();
    void thread_lout_17_d0();
    void thread_lout_17_d1();
    void thread_lout_17_we0();
    void thread_lout_17_we1();
    void thread_lout_18_address0();
    void thread_lout_18_address1();
    void thread_lout_18_ce0();
    void thread_lout_18_ce1();
    void thread_lout_18_d0();
    void thread_lout_18_d1();
    void thread_lout_18_we0();
    void thread_lout_18_we1();
    void thread_lout_19_address0();
    void thread_lout_19_address1();
    void thread_lout_19_ce0();
    void thread_lout_19_ce1();
    void thread_lout_19_d0();
    void thread_lout_19_d1();
    void thread_lout_19_we0();
    void thread_lout_19_we1();
    void thread_lout_1_address0();
    void thread_lout_1_address1();
    void thread_lout_1_ce0();
    void thread_lout_1_ce1();
    void thread_lout_1_d0();
    void thread_lout_1_d1();
    void thread_lout_1_we0();
    void thread_lout_1_we1();
    void thread_lout_20_address0();
    void thread_lout_20_address1();
    void thread_lout_20_ce0();
    void thread_lout_20_ce1();
    void thread_lout_20_d0();
    void thread_lout_20_d1();
    void thread_lout_20_we0();
    void thread_lout_20_we1();
    void thread_lout_21_address0();
    void thread_lout_21_address1();
    void thread_lout_21_ce0();
    void thread_lout_21_ce1();
    void thread_lout_21_d0();
    void thread_lout_21_d1();
    void thread_lout_21_we0();
    void thread_lout_21_we1();
    void thread_lout_22_address0();
    void thread_lout_22_address1();
    void thread_lout_22_ce0();
    void thread_lout_22_ce1();
    void thread_lout_22_d0();
    void thread_lout_22_d1();
    void thread_lout_22_we0();
    void thread_lout_22_we1();
    void thread_lout_23_address0();
    void thread_lout_23_address1();
    void thread_lout_23_ce0();
    void thread_lout_23_ce1();
    void thread_lout_23_d0();
    void thread_lout_23_d1();
    void thread_lout_23_we0();
    void thread_lout_23_we1();
    void thread_lout_24_address0();
    void thread_lout_24_address1();
    void thread_lout_24_ce0();
    void thread_lout_24_ce1();
    void thread_lout_24_d0();
    void thread_lout_24_d1();
    void thread_lout_24_we0();
    void thread_lout_24_we1();
    void thread_lout_25_address0();
    void thread_lout_25_address1();
    void thread_lout_25_ce0();
    void thread_lout_25_ce1();
    void thread_lout_25_d0();
    void thread_lout_25_d1();
    void thread_lout_25_we0();
    void thread_lout_25_we1();
    void thread_lout_26_address0();
    void thread_lout_26_address1();
    void thread_lout_26_ce0();
    void thread_lout_26_ce1();
    void thread_lout_26_d0();
    void thread_lout_26_d1();
    void thread_lout_26_we0();
    void thread_lout_26_we1();
    void thread_lout_27_address0();
    void thread_lout_27_address1();
    void thread_lout_27_ce0();
    void thread_lout_27_ce1();
    void thread_lout_27_d0();
    void thread_lout_27_d1();
    void thread_lout_27_we0();
    void thread_lout_27_we1();
    void thread_lout_28_address0();
    void thread_lout_28_address1();
    void thread_lout_28_ce0();
    void thread_lout_28_ce1();
    void thread_lout_28_d0();
    void thread_lout_28_d1();
    void thread_lout_28_we0();
    void thread_lout_28_we1();
    void thread_lout_29_address0();
    void thread_lout_29_address1();
    void thread_lout_29_ce0();
    void thread_lout_29_ce1();
    void thread_lout_29_d0();
    void thread_lout_29_d1();
    void thread_lout_29_we0();
    void thread_lout_29_we1();
    void thread_lout_2_address0();
    void thread_lout_2_address1();
    void thread_lout_2_ce0();
    void thread_lout_2_ce1();
    void thread_lout_2_d0();
    void thread_lout_2_d1();
    void thread_lout_2_we0();
    void thread_lout_2_we1();
    void thread_lout_30_address0();
    void thread_lout_30_address1();
    void thread_lout_30_ce0();
    void thread_lout_30_ce1();
    void thread_lout_30_d0();
    void thread_lout_30_d1();
    void thread_lout_30_we0();
    void thread_lout_30_we1();
    void thread_lout_31_address0();
    void thread_lout_31_address1();
    void thread_lout_31_ce0();
    void thread_lout_31_ce1();
    void thread_lout_31_d0();
    void thread_lout_31_d1();
    void thread_lout_31_we0();
    void thread_lout_31_we1();
    void thread_lout_3_address0();
    void thread_lout_3_address1();
    void thread_lout_3_ce0();
    void thread_lout_3_ce1();
    void thread_lout_3_d0();
    void thread_lout_3_d1();
    void thread_lout_3_we0();
    void thread_lout_3_we1();
    void thread_lout_4_address0();
    void thread_lout_4_address1();
    void thread_lout_4_ce0();
    void thread_lout_4_ce1();
    void thread_lout_4_d0();
    void thread_lout_4_d1();
    void thread_lout_4_we0();
    void thread_lout_4_we1();
    void thread_lout_5_address0();
    void thread_lout_5_address1();
    void thread_lout_5_ce0();
    void thread_lout_5_ce1();
    void thread_lout_5_d0();
    void thread_lout_5_d1();
    void thread_lout_5_we0();
    void thread_lout_5_we1();
    void thread_lout_6_address0();
    void thread_lout_6_address1();
    void thread_lout_6_ce0();
    void thread_lout_6_ce1();
    void thread_lout_6_d0();
    void thread_lout_6_d1();
    void thread_lout_6_we0();
    void thread_lout_6_we1();
    void thread_lout_7_address0();
    void thread_lout_7_address1();
    void thread_lout_7_ce0();
    void thread_lout_7_ce1();
    void thread_lout_7_d0();
    void thread_lout_7_d1();
    void thread_lout_7_we0();
    void thread_lout_7_we1();
    void thread_lout_8_address0();
    void thread_lout_8_address1();
    void thread_lout_8_ce0();
    void thread_lout_8_ce1();
    void thread_lout_8_d0();
    void thread_lout_8_d1();
    void thread_lout_8_we0();
    void thread_lout_8_we1();
    void thread_lout_9_address0();
    void thread_lout_9_address1();
    void thread_lout_9_ce0();
    void thread_lout_9_ce1();
    void thread_lout_9_d0();
    void thread_lout_9_d1();
    void thread_lout_9_we0();
    void thread_lout_9_we1();
    void thread_out_initial_U0_ap_continue();
    void thread_out_initial_U0_ap_start();
    void thread_out_initial_U0_start_full_n();
    void thread_out_initial_U0_start_write();
    void thread_read_A_U0_ap_continue();
    void thread_read_A_U0_ap_start();
    void thread_read_A_U0_start_full_n();
    void thread_read_A_U0_start_write();
};

}

using namespace ap_rtl;

#endif
