<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › sbe-2t3e3 › maps.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>maps.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SBE 2T3E3 synchronous serial card driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Krzysztof Halasa &lt;khc@pm.waw.pl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This code is based on a driver written by SBE Inc.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &quot;2t3e3.h&quot;</span>

<span class="k">const</span> <span class="n">u32</span> <span class="n">cpld_reg_map</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0080</span> <span class="p">},</span> <span class="cm">/* 0 - Port Control Register A (PCRA) */</span>
	<span class="p">{</span> <span class="mh">0x0004</span><span class="p">,</span> <span class="mh">0x0084</span> <span class="p">},</span> <span class="cm">/* 1 - Port Control Register B (PCRB) */</span>
	<span class="p">{</span> <span class="mh">0x0008</span><span class="p">,</span> <span class="mh">0x0088</span> <span class="p">},</span> <span class="cm">/* 2 - LCV Count Register (PLCR) */</span>
	<span class="p">{</span> <span class="mh">0x000c</span><span class="p">,</span> <span class="mh">0x008c</span> <span class="p">},</span> <span class="cm">/* 3 - LCV Threshold register (PLTR) */</span>
	<span class="p">{</span> <span class="mh">0x0010</span><span class="p">,</span> <span class="mh">0x0090</span> <span class="p">},</span> <span class="cm">/* 4 - Payload Fill Register (PPFR) */</span>
	<span class="p">{</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mh">0x0200</span> <span class="p">},</span> <span class="cm">/* 5 - Board ID / FPGA Programming Status Register */</span>
	<span class="p">{</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mh">0x0204</span> <span class="p">},</span> <span class="cm">/* 6 - FPGA Version Register */</span>
	<span class="p">{</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="mh">0x1000</span> <span class="p">},</span> <span class="cm">/* 7 - Framer Registers Base Address */</span>
	<span class="p">{</span> <span class="mh">0x2000</span><span class="p">,</span> <span class="mh">0x2000</span> <span class="p">},</span> <span class="cm">/* 8 - Serial Chip Select Register */</span>
	<span class="p">{</span> <span class="mh">0x2004</span><span class="p">,</span> <span class="mh">0x2004</span> <span class="p">},</span> <span class="cm">/* 9 - Static Reset Register */</span>
	<span class="p">{</span> <span class="mh">0x2008</span><span class="p">,</span> <span class="mh">0x2008</span> <span class="p">},</span> <span class="cm">/* 10 - Pulse Reset Register */</span>
	<span class="p">{</span> <span class="mh">0x200c</span><span class="p">,</span> <span class="mh">0x200c</span> <span class="p">},</span> <span class="cm">/* 11 - FPGA Reconfiguration Register */</span>
	<span class="p">{</span> <span class="mh">0x2010</span><span class="p">,</span> <span class="mh">0x2014</span> <span class="p">},</span> <span class="cm">/* 12 - LED Register (LEDR) */</span>
	<span class="p">{</span> <span class="mh">0x2018</span><span class="p">,</span> <span class="mh">0x201c</span> <span class="p">},</span> <span class="cm">/* 13 - LIU Control and Status Register (PISCR) */</span>
	<span class="p">{</span> <span class="mh">0x2020</span><span class="p">,</span> <span class="mh">0x2024</span> <span class="p">},</span> <span class="cm">/* 14 - Interrupt Enable Register (PIER) */</span>
	<span class="p">{</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="mh">0x00e8</span> <span class="p">},</span> <span class="cm">/* 15 - Port Control Register C (PCRC) */</span>
	<span class="p">{</span> <span class="mh">0x006c</span><span class="p">,</span> <span class="mh">0x00ec</span> <span class="p">},</span> <span class="cm">/* 16 - Port Bandwidth Start (PBWF) */</span>
	<span class="p">{</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="mh">0x00f0</span> <span class="p">},</span> <span class="cm">/* 17 - Port Bandwidth Stop (PBWL) */</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">u32</span> <span class="n">cpld_val_map</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span> <span class="p">},</span> <span class="cm">/* LIU1 / LIU2 select for Serial Chip Select */</span>
	<span class="p">{</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x08</span> <span class="p">},</span> <span class="cm">/* DAC1 / DAC2 select for Serial Chip Select */</span>
	<span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">},</span> <span class="cm">/* LOOP1 / LOOP2 - select of loop timing source */</span>
	<span class="p">{</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span> <span class="p">}</span>  <span class="cm">/* PORT1 / PORT2 - select LIU and Framer for reset */</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">u32</span> <span class="n">t3e3_framer_reg_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* 0 - OPERATING_MODE */</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="cm">/* 1 - IO_CONTROL */</span>
	<span class="mh">0x04</span><span class="p">,</span> <span class="cm">/* 2 - BLOCK_INTERRUPT_ENABLE */</span>
	<span class="mh">0x05</span><span class="p">,</span> <span class="cm">/* 3 - BLOCK_INTERRUPT_STATUS */</span>
	<span class="mh">0x10</span><span class="p">,</span> <span class="cm">/* 4 - T3_RX_CONFIGURATION_STATUS, E3_RX_CONFIGURATION_STATUS_1 */</span>
	<span class="mh">0x11</span><span class="p">,</span> <span class="cm">/* 5 - T3_RX_STATUS, E3_RX_CONFIGURATION_STATUS_2 */</span>
	<span class="mh">0x12</span><span class="p">,</span> <span class="cm">/* 6 - T3_RX_INTERRUPT_ENABLE, E3_RX_INTERRUPT_ENABLE_1 */</span>
	<span class="mh">0x13</span><span class="p">,</span> <span class="cm">/* 7 - T3_RX_INTERRUPT_STATUS, E3_RX_INTERRUPT_ENABLE_2 */</span>
	<span class="mh">0x14</span><span class="p">,</span> <span class="cm">/* 8 - T3_RX_SYNC_DETECT_ENABLE, E3_RX_INTERRUPT_STATUS_1 */</span>
	<span class="mh">0x15</span><span class="p">,</span> <span class="cm">/* 9 - E3_RX_INTERRUPT_STATUS_2 */</span>
	<span class="mh">0x16</span><span class="p">,</span> <span class="cm">/* 10 - T3_RX_FEAC */</span>
	<span class="mh">0x17</span><span class="p">,</span> <span class="cm">/* 11 - T3_RX_FEAC_INTERRUPT_ENABLE_STATUS */</span>
	<span class="mh">0x18</span><span class="p">,</span> <span class="cm">/* 12 - T3_RX_LAPD_CONTROL, E3_RX_LAPD_CONTROL */</span>
	<span class="mh">0x19</span><span class="p">,</span> <span class="cm">/* 13 - T3_RX_LAPD_STATUS, E3_RX_LAPD_STATUS */</span>
	<span class="mh">0x1a</span><span class="p">,</span> <span class="cm">/* 14 - E3_RX_NR_BYTE, E3_RX_SERVICE_BITS */</span>
	<span class="mh">0x1b</span><span class="p">,</span> <span class="cm">/* 15 - E3_RX_GC_BYTE */</span>
	<span class="mh">0x30</span><span class="p">,</span> <span class="cm">/* 16 - T3_TX_CONFIGURATION, E3_TX_CONFIGURATION */</span>
	<span class="mh">0x31</span><span class="p">,</span> <span class="cm">/* 17 - T3_TX_FEAC_CONFIGURATION_STATUS */</span>
	<span class="mh">0x32</span><span class="p">,</span> <span class="cm">/* 18 - T3_TX_FEAC */</span>
	<span class="mh">0x33</span><span class="p">,</span> <span class="cm">/* 19 - T3_TX_LAPD_CONFIGURATION, E3_TX_LAPD_CONFIGURATION */</span>
	<span class="mh">0x34</span><span class="p">,</span> <span class="cm">/* 20 - T3_TX_LAPD_STATUS, E3_TX_LAPD_STATUS_INTERRUPT */</span>
	<span class="mh">0x35</span><span class="p">,</span> <span class="cm">/* 21 - T3_TX_MBIT_MASK, E3_TX_GC_BYTE, E3_TX_SERVICE_BITS */</span>
	<span class="mh">0x36</span><span class="p">,</span> <span class="cm">/* 22 - T3_TX_FBIT_MASK, E3_TX_MA_BYTE */</span>
	<span class="mh">0x37</span><span class="p">,</span> <span class="cm">/* 23 - T3_TX_FBIT_MASK_2, E3_TX_NR_BYTE */</span>
	<span class="mh">0x38</span><span class="p">,</span> <span class="cm">/* 24 - T3_TX_FBIT_MASK_3 */</span>
	<span class="mh">0x48</span><span class="p">,</span> <span class="cm">/* 25 - E3_TX_FA1_ERROR_MASK, E3_TX_FAS_ERROR_MASK_UPPER */</span>
	<span class="mh">0x49</span><span class="p">,</span> <span class="cm">/* 26 - E3_TX_FA2_ERROR_MASK, E3_TX_FAS_ERROR_MASK_LOWER */</span>
	<span class="mh">0x4a</span><span class="p">,</span> <span class="cm">/* 27 - E3_TX_BIP8_MASK, E3_TX_BIP4_MASK */</span>
	<span class="mh">0x50</span><span class="p">,</span> <span class="cm">/* 28 - PMON_LCV_EVENT_COUNT_MSB */</span>
	<span class="mh">0x51</span><span class="p">,</span> <span class="cm">/* 29 - PMON_LCV_EVENT_COUNT_LSB */</span>
	<span class="mh">0x52</span><span class="p">,</span> <span class="cm">/* 30 - PMON_FRAMING_BIT_ERROR_EVENT_COUNT_MSB */</span>
	<span class="mh">0x53</span><span class="p">,</span> <span class="cm">/* 31 - PMON_FRAMING_BIT_ERROR_EVENT_COUNT_LSB */</span>
	<span class="mh">0x54</span><span class="p">,</span> <span class="cm">/* 32 - PMON_PARITY_ERROR_EVENT_COUNT_MSB */</span>
	<span class="mh">0x55</span><span class="p">,</span> <span class="cm">/* 33 - PMON_PARITY_ERROR_EVENT_COUNT_LSB */</span>
	<span class="mh">0x56</span><span class="p">,</span> <span class="cm">/* 34 - PMON_FEBE_EVENT_COUNT_MSB */</span>
	<span class="mh">0x57</span><span class="p">,</span> <span class="cm">/* 35 - PMON_FEBE_EVENT_COUNT_LSB */</span>
	<span class="mh">0x58</span><span class="p">,</span> <span class="cm">/* 36 - PMON_CP_BIT_ERROR_EVENT_COUNT_MSB */</span>
	<span class="mh">0x59</span><span class="p">,</span> <span class="cm">/* 37 - PMON_CP_BIT_ERROR_EVENT_COUNT_LSB */</span>
	<span class="mh">0x6c</span><span class="p">,</span> <span class="cm">/* 38 - PMON_HOLDING_REGISTER */</span>
	<span class="mh">0x6d</span><span class="p">,</span> <span class="cm">/* 39 - ONE_SECOND_ERROR_STATUS */</span>
	<span class="mh">0x6e</span><span class="p">,</span> <span class="cm">/* 40 - LCV_ONE_SECOND_ACCUMULATOR_MSB */</span>
	<span class="mh">0x6f</span><span class="p">,</span> <span class="cm">/* 41 - LCV_ONE_SECOND_ACCUMULATOR_LSB */</span>
	<span class="mh">0x70</span><span class="p">,</span> <span class="cm">/* 42 - FRAME_PARITY_ERROR_ONE_SECOND_ACCUMULATOR_MSB */</span>
	<span class="mh">0x71</span><span class="p">,</span> <span class="cm">/* 43 - FRAME_PARITY_ERROR_ONE_SECOND_ACCUMULATOR_LSB */</span>
	<span class="mh">0x72</span><span class="p">,</span> <span class="cm">/* 44 - FRAME_CP_BIT_ERROR_ONE_SECOND_ACCUMULATOR_MSB */</span>
	<span class="mh">0x73</span><span class="p">,</span> <span class="cm">/* 45 - FRAME_CP_BIT_ERROR_ONE_SECOND_ACCUMULATOR_LSB */</span>
	<span class="mh">0x80</span><span class="p">,</span> <span class="cm">/* 46 - LINE_INTERFACE_DRIVE */</span>
	<span class="mh">0x81</span>  <span class="cm">/* 47 - LINE_INTERFACE_SCAN */</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">u32</span> <span class="n">t3e3_liu_reg_map</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* REG0 */</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="cm">/* REG1 */</span>
	<span class="mh">0x02</span><span class="p">,</span> <span class="cm">/* REG2 */</span>
	<span class="mh">0x03</span><span class="p">,</span> <span class="cm">/* REG3 */</span>
	<span class="mh">0x04</span> <span class="cm">/* REG4 */</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
