[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PCA9306GM125 production of NXP SEMICONDUCTORS from the text:PCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nRev. 9.4 — 5 July 2023 Product data sheet\n1   General description\nThe PCA9306 is a dual bidirectional I2C-bus and SMBus voltage-level translator with an enable (EN) input, and\nis operational from 1.0 V to 3.6 V (V ref(1)) and 1.8 V to 5.5 V (V bias(ref)(2) ).\nThe PCA9306 allows bidirectional voltage translations between 1.0 V and 5 V without the use of a direction pin.\nThe low ON-state resistance (R on) of the switch allows connections to be made with minimal propagation delay.\nWhen EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and\nSDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is\noff, and a high-impedance state exists between ports.\nThe PCA9306 is not a bus buffer like the PCA9509 or PCA9517A that provide both level translation and\nphysically isolate the capacitance to either side of the bus when both sides are connected. The PCA9306 only\nisolates both sides when the device is disabled and provides voltage level translation when active.\nThe PCA9306 can also be used to run two buses, one at 400 kHz operating frequency and the other at 100 kHz\noperating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated\nwhen the 400 kHz operation of the other bus is required. If the controller is running at 400 kHz, the maximum\nsystem operating frequency may be less than 400 kHz because of the delays added by the translator.\nAs with the standard I2C-bus system, pull-up resistors are required to provide the logic HIGH levels on the\ntranslator’s bus. The PCA9306 has a standard open-collector configuration of the I2C-bus. The size of these\npull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device\nis designed to work with Standard-mode, Fast-mode and Fast-mode Plus I2C-bus devices in addition to SMBus\ndevices. The maximum frequency is dependent on the RC time constant, but generally supports > 2 MHz.\nWhen the SDA1 or SDA2 port is LOW, the clamp is in the ON-state and a low resistance connection exists\nbetween the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is\nHIGH, the voltage on the SDA1 port is limited to the voltage set by VREF1. When the SDA1 port is HIGH, the\nSDA2 port is pulled to the drain pull-up supply voltage (V pu(D)) by the pull-up resistors. This functionality allows\na seamless translation between higher and lower voltages selected by the user without the need for directional\ncontrol. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.\nAll channels have the same electrical characteristics and there is minimal deviation from one output to another\nin voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since\nthe fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage\ndevices, and at the same time protects less ESD-resistant devices.\n2   Features and benefits\n•2-bit bidirectional translator for SDA and SCL lines in mixed-mode I2C-bus applications\n•Standard-mode, Fast-mode, and Fast-mode Plus I2C-bus and SMBus compatible\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n•Less than 1.5 ns maximum propagation delay to accommodate Standard-mode and Fast-mode I2C-bus\ndevices and multiple controllers\n•Allows voltage level translation between:\n–1.0 V V ref(1) and 1.8 V, 2.5 V, 3.3 V or 5 V V bias(ref)(2)\n–1.2 V V ref(1) and 1.8 V, 2.5 V, 3.3 V or 5 V V bias(ref)(2)\n–1.8 V V ref(1) and 3.3 V or 5 V V bias(ref)(2)\n–2.5 V V ref(1) and 5 V V bias(ref)(2)\n–3.3 V V ref(1) and 5 V V bias(ref)(2)\n•Provides bidirectional voltage translation with no direction pin\n•Low 3.5 Ω ON-state connection between input and output ports provides less signal distortion\n•Open-drain I2C-bus I/O ports (SCL1, SDA1, SCL2 and SDA2)\n•5 V tolerant I2C-bus I/O ports to support mixed-mode signal operation\n•High-impedance SCL1, SDA1, SCL2 and SDA2 pins for EN = LOW\n•Lock-up free operation\n•Flow through pinout for ease of printed-circuit board trace routing\n•ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101\n•Packages offered: SO8, TSSOP8, VSSOP8, XQFN8, XSON8, X2SON8\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n2 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n3   Ordering information\nPackage Type number Topside\nmarkName Description Version\nPCA9306D PCA9306 SO8 plastic small outline package; 8 leads; body width 3.9 mm SOT96-1\nPCA9306DC1[1]P06 VSSOP8 plastic very thin shrink small outline package; 8 leads;\nbody width 2.3 mmSOT765-1\nPCA9306DC1/DG[2]P06 VSSOP8 plastic very thin shrink small outline package; 8 leads;\nbody width 2.3 mmSOT765-1\nPCA9306DP 306P TSSOP8[3]plastic thin shrink small outline package; 8 leads;\nbody width 3 mmSOT505-1\nPCA9306DP1[4]306T TSSOP8 plastic thin shrink small outline package; 8 leads;\nbody width 3 mm; lead length 0.5 mmSOT505-2\nPCA9306GF[5]06 XSON8 extremely thin small outline package; no leads; 8 terminals;\nbody 1.35 x 1 x 0.5 mmSOT1089\nPCA9306JK 06 X2SON8 extremely thin small outline package; no leads; 8 terminals;\nbody 1.35 x 1 x 0.32 mmSOT2015-1\nPCA9306GM P6X[6]XQFN8 plastic extremely thin quad flat package; no leads;\n8 terminals; body 1.6 x 1.6 x 0.5 mmSOT902-2Table 1.\u2007Ordering information\n[1] Same footprint and pinout as the Texas Instruments PCA9306DCU. VSSOP8 transfers to ASEN in dark green - refer to PCN202103046A.\n[2] PCA9306DC1/DG is functionally the same (electrically and mechanically) as the PCA9306DC1 and the Texas Instruments PCA9306DCU. It is produced\nin dark green (lead-free and halogen/antimony-free) package material, with a unique orderable part number for customers who desire to order and only\nreceive dark green package material.\n[3] Also known as MSOP8.\n[4] Same footprint and pinout as the Texas Instruments PCA9306DCT.\n[5] PCA9306GF will be phased out and replaced by PCA9306JK with package version SOT2015-1.\n[6] \'X\' will change based on date code.\n3.1  Ordering options\nType number Orderable part number Package Packing method Minimum\norder\nquantityTemperature\nPCA9306D PCA9306D,118 SO8 Reel 13” Q1/T1\n*standard mark SMD2500 Tamb = -40 °C to +105 °C\nPCA9306DC1,125[1]VSSOP8 Reel 7” Q3/T4\n*standard mark3000 Tamb = -40 °C to +105 °C PCA9306DC1\nPCA9306DC1Z VSSOP8 Reel 7” Q3/T4\n*standard mark SSB\n[2]3000 Tamb = -40 °C to +105 °C\nPCA9306DC1/DG PCA9306DC1/DG,125[1]VSSOP8 Reel 7” Q3/T4\n*standard mark3000 Tamb = -40 °C to +105 °C\nPCA9306DP PCA9306DP,118 TSSOP8 Reel 13” Q1/T1\n*standard mark SMD2500 Tamb = -40 °C to +105 °C\nPCA9306DP1 PCA9306DP1,125 TSSOP8 Reel 7” Q3/T4\n*standard mark3000 Tamb = -40 °C to +105 °C\nPCA9306GF PCA9306GF,115 XSON8 Reel 7” Q1/T1\n*standard mark SMD5000 Tamb = -40 °C to +105 °C\nPCA9306JK PCA9306JKZ X2SON8 Reel 7” Q1/T1 6000 Tamb = -40 °C to +105 °CTable 2.\u2007Ordering options\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n3 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nType number Orderable part number Package Packing method Minimum\norder\nquantityTemperature\n*standard mark\nPCA9306GM PCA9306GM,125 XQFN8 Reel 7” Q3/T4\n*standard mark4000 Tamb = -40 °C to +105 °CTable 2.\u2007Ordering options ...continued\n[1] Discontinuation notice 202108009DN - move to PCA9306DC1Z.\n[2] This packing method uses a Static Shielding Bag (SSB) solution. Material should be kept in the sealed bag between uses.\n4   Functional diagram\n002aab844 SCL1\nSDA1VREF1\nGND 3 \n4 VREF2\n2 7 \n16\n5SCL2\nSDA2 8EN\nSW SW PCA9306\nFigure 1.\u2007Logic diagram of PCA9306 (positive logic)\n5   Pinning information\n5.1  Pinning\nPCA9306DP1GND EN\nVREF1 VREF2\nSCL1 SCL2\nSDA1 SDA2\n002aab8421\n2\n3\n46\n58\n7\nFigure 2.\u2007Pin configuration for TSSOP8 (DP1)PCA9306DPGND EN\nVREF1 VREF2\nSCL1 SCL2\nSDA1 SDA2\n002aac3731\n2\n3\n46\n58\n7\nFigure 3.\u2007Pin configuration for TSSOP8 (DP) (MSOP8)\nPCA9306DC1\nPCA9306DC1/DG\nGND EN\nVREF1 VREF2\nSCL1 SCL2\nSDA1 SDA2\n002aab8431\n2\n3\n46\n58\n7\nFigure 4.\u2007Pin configuration for VSSOP8 (DC1; DC1/DG)PCA9306DGND EN\nVREF1 VREF2\nSCL1 SCL2\nSDA1 SDA2\n002aac3721\n2\n3\n46\n58\n7\nFigure 5.\u2007Pin configuration for SO8\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n4 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n002aac375SCL2 VREF1VREF2EN\nSDA2GND\nSDA1SCL1\nTransparent top view3641\n58\n7\n2terminal 1 \nindex area\nPCA9306GM\nFigure 6.\u2007Pin configuration for XQFN8002aaf3934321\n5678PCA9306GF\nPCA9306JK\nTransparent top viewVREF1GND\nSCL1VREF2EN\nSCL2\nSDA1 SDA2\nFigure 7.\u2007Pin configuration for XSON8 and X2SON8 (GF;\nJK)\n5.2  Pin description\nPin Symbol\nSO8, TSSOP8 (MSOP8), TSSOP8, VSSOP8\n(DC1), XQFN8, XSON8, X2SON8Description\nGND 1 ground (0 V)\nVREF1 2 low-voltage side reference supply voltage for SCL1 and\nSDA1\nSCL1 3 serial clock, low-voltage side; connect to VREF1 through a\npull-up resistor\nSDA1 4 serial data, low-voltage side; connect to VREF1 through a\npull-up resistor\nSDA2 5 serial data, high-voltage side; connect to VREF2 through a\npull-up resistor\nSCL2 6 serial clock, high-voltage side; connect to VREF2 through a\npull-up resistor\nVREF2 7 high-voltage side reference supply voltage for SCL2 and\nSDA2\nEN 8 switch enable input; connect to VREF2 and pull-up through\na high resistorTable 3.\u2007Pin description\n6   Functional description\nRefer to Figure 1 .\n6.1  Function table\nH = HIGH level; L = LOW level.\nInput EN[1]Function\nH SCL1 = SCL2; SDA1 = SDA2Table 4.\u2007Function selection (example)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n5 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nH = HIGH level; L = LOW level.\nInput EN[1]Function\nL disconnectTable 4.\u2007Function selection (example) ...continued\n[1] EN is controlled by the V bias(ref)(2)  logic levels and should be at least 1 V higher than V ref(1) for best translator operation.\n7   Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134).\nOver operating free-air temperature range.\nSymbol Parameter Conditions Min Max Unit\nVref(1) reference voltage (1) -0.5 +6 V\nVbias(ref)(2) reference bias voltage (2) -0.5 +6 V\nVI input voltage -0.5[1]+6 V\nVI/O voltage on an input/output pin -0.5[1]+6 V\nIch channel current (DC) - 128 mA\nIIK input clamping current VI < 0 V - -50 mA\nTstg storage temperature -65 +150 °CTable 5.\u2007Limiting values\n[1] The input and input/output negative voltage ratings may be exceeded if the input and input/output clamp current ratings are observed.\n8   Recommended operating conditions\nSymbol Parameter Conditions Min Max Unit\nVI/O voltage on an input/output pin SCL1, SDA1, SCL2,\nSDA20 5 V\nVref(1)[1]reference voltage (1) VREF1 0 5 V\nVbias(ref)(2)[1]reference bias voltage (2) VREF2 0 5 V\nVI(EN) input voltage on pin EN 0 5 V\nIsw(pass) pass switch current - 64 mA\nTamb ambient temperature operating in free-air -40 +105 °CTable 6.\u2007Operating conditions\n[1] Vref(1) ≤ V bias(ref)(2)  - 1 V for best results in level shifting applications.\n9   Static characteristics\nTamb = -40 °C to +105 °C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nVIK input clamping voltage II = -18 mA; V I(EN) = 0 V - - -1.2 V\nIIH HIGH-level input current VI = 5 V; V I(EN) = 0 V - - 5 μATable 7.\u2007Static characteristics\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n6 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nTamb = -40 °C to +105 °C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nCi(EN) input capacitance on pin EN VI = 3 V or 0 V - 7.1 - pF\nCio(off) off-state input/output capacitance SCLn, SDAn; V O = 3 V or 0\nV; V I(EN) = 0 V- 4 6 pF\nCio(on) on-state input/output capacitance SCLn, SDAn; V O = 3 V or 0\nV; V I(EN) = 3 V- 9.3 12.5 pF\nSCLn, SDAn; V I = 0 V; I O =\n64 mA[3]\nVI(EN) = 4.5 V - 2.4 5.0 Ω\nVI(EN) = 3 V - 3.0 6.0 Ω\nVI(EN) = 2.3 V - 3.8 8.0 Ω\nVI(EN) = 1.5 V - 15 32 Ω\nVI(EN) = 1.5 V[4]- 32 80 Ω\nVI = 2.4 V; I O = 15 mA\nVI(EN) = 4.5 V - 4.8 7.5 Ω\nVI(EN) = 3 V - 46 80 Ω\nVI = 1.7 V; I O = 15 mARon ON-state resistance[2]\nVI(EN) = 2.3 V - 40 80 ΩTable 7.\u2007Static characteristics ...continued\n[1] All typical values are at T amb = 25 °C.\n[2] Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals at the indicated current through the switch. ON-state resistance\nis determined by the lowest voltage of the two terminals.\n[3] Guaranteed by design.\n[4] For DC, DC1 (VSSOP8) and GD1 (XSON8U) packages only.\n10   Dynamic characteristics\nTamb = -40 °C to +105 °C, unless otherwise specified. Values guaranteed by design.\nCL = 50 pF CL = 30 pF CL = 15 pF Symbol Parameter Conditions\nMin Max Min Max Min MaxUnit\nVI(EN) = 3.3 V; V IH = 3.3 V; V IL = 0 V; V M = 1.15 V (see Figure 8 )\ntPLH LOW to HIGH\npropagation delayfrom (input) SCL2 or SDA2\nto (output) SCL1 or SDA10 2.0 0 1.2 0 0.6 ns\ntPHL HIGH to LOW\npropagation delayfrom (input) SCL2 or SDA2\nto (output) SCL1 or SDA10 2.0 0 1.5 0 0.75 ns\nVI(EN) = 2.5 V; V IH = 2.5 V; V IL = 0 V; V M = 0.75 V (see Figure 8 )\ntPLH LOW to HIGH\npropagation delayfrom (input) SCL2 or SDA2\nto (output) SCL1 or SDA10 2.0 0 1.2 0 0.6 ns\ntPHL HIGH to LOW\npropagation delayfrom (input) SCL2 or SDA2\nto (output) SCL1 or SDA10 2.5 0 1.5 0 0.75 nsTable 8.\u2007Dynamic characteristics (translating down)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n7 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nTamb = -40 °C to +105 °C, unless otherwise specified. Values guaranteed by design.\nCL = 50 pF CL = 30 pF CL = 15 pF Symbol Parameter Conditions\nMin Max Min Max Min MaxUnit\nVI(EN) = 3.3 V; V IH = 2.3 V; V IL = 0 V; V TT = 3.3 V; V M = 1.15 V; R L = 300 Ω (see Figure 8 )\ntPLH LOW to HIGH\npropagation delayfrom (input) SCL1 or SDA1\nto (output) SCL2 or SDA20 1.75 0 1.0 0 0.5 ns\ntPHL HIGH to LOW\npropagation delayfrom (input) SCL1 or SDA1\nto (output) SCL2 or SDA20 2.75 0 1.65 0 0.8 ns\nVI(EN) = 2.5 V; V IH = 1.5 V; V IL = 0 V; V TT = 2.5 V; V M = 0.75 V; R L = 300 Ω (see Figure 8 )\ntPLH LOW to HIGH\npropagation delayfrom (input) SCL1 or SDA1\nto (output) SCL2 or SDA20 1.75 0 1.0 0 0.5 ns\ntPHL HIGH to LOW\npropagation delayfrom (input) SCL1 or SDA1\nto (output) SCL2 or SDA20 3.3 0 2.0 0 1.0 nsTable 9.\u2007Dynamic characteristics (translating up)\n002aab845VTT\nRL\nS1\nS2 (open)\nCLfrom output under test\na. Load circuit002aab846VIH\nVILVMVM input\noutputVOH\nVOLVMVM\nb. Timing diagram\nS1 = translating up; S2 = translating down.\nCL includes probe and jig capacitance.\nAll input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz; Z o = 50 Ω; t r ≤ 2 ns; t f ≤ 2\nns.\nThe outputs are measured one at a time, with one transition per measurement.\nFigure 8.\u2007Load circuit for outputs\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n8 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n11   Application information\n002aab847SCL1\nSDA1VREF1\nGND3\n4VREF2\n16\n5SCL2\nSDA28EN\nSWSWPCA9306\n7200 kΩ\nRPU RPUVpu(D)= 3.3 V(1)\nI2C-BUS\nDEVICESCL\nSDAVCC\nGND2= 1.8 V(1)Vref(1)\nRPU RPU\nI2C-BUS\nCONTROLLERSCL\nSDAVCC\nGND\n1.The applied voltages at V ref(1) and V pu(D) should be such that V bias(ref)(2)  is at least 1 V higher than V ref(1) for best\ntranslator operation.\nFigure 9.\u2007Typical application circuit (switch always enabled)\n002aab848SCL1\nSDA1VREF1\nGND3\n4VREF2\n16\n5SCL2\nSDA28EN\nSWSWPCA9306\n7200 k\nRPU RPUVpu(D)  = 3.3 V\nI2C-BUS\nDEVICESCL\nSDAVCC\nGND2Vref(1)  = 1.8 V(1)\nRPU RPU\nSCL\nSDAVCC\nGNDon\noff3.3 V enable signal(1)\nI2C-BUS\nCONTROLLER\n1.In the Enabled mode, the applied enable voltage and the applied voltage at V ref(1) should be such that V bias(ref)(2)  is at\nleast 1 V higher than V ref(1) for best translator operation.\nFigure 10.\u2007Typical application circuit (switch enable control)\n11.1  Bidirectional translation\nFor the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage),\nthe EN input must be connected to VREF2 and both pins pulled to HIGH side V pu(D) through a pull-up resistor\n(typically 200 kΩ). This allows VREF2 to regulate the EN input. A filter capacitor on VREF2 is recommended.\nThe I2C-bus controller output can be totem pole or open-drain (pull-up resistors may be required) and the I2C-\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n9 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nbus device output can be totem pole or open-drain (pull-up resistors are required to pull the SCL2 and SDA2\noutputs to V pu(D)). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-\nstateable and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either\ndirection. If both outputs are open-drain, no direction control is needed.\nThe reference supply voltage (V ref(1)) is connected to the processor core power supply voltage. When VREF2\nis connected through a 200 kΩ resistor to a 3.3 V to 5.5 V V pu(D) power supply, and V ref(1) is set between 1.0 V\nand (V pu(D) - 1 V), the output of each SCL1 and SDA1 has a maximum output voltage equal to VREF1, and the\noutput of each SCL2 and SDA2 has a maximum output voltage equal to V pu(D).\nRefer to Figure 9 .\nSymbol Parameter Conditions Min Typ[1]Max Unit\nVbias(ref)(2) reference bias voltage (2) Vref(1) + 0.6 2.1 5 V\nVI(EN) input voltage on pin EN Vref(1) + 0.6 2.1 5 V\nVref(1) reference voltage (1) 0 1.5 4.4 V\nIsw(pass) pass switch current - 14 - mA\nIref reference current transistor - 5 - μA\nTamb ambient temperature operating in\nfree-air-40 - +105 °CTable 10.\u2007Application operating conditions\n[1] All typical values are at T amb = 25 °C.\n11.2  How to size pull-up resistor value\nSizing the pull-up resistor on an open-drain bus is specific to the individual application and is dependent on the\nfollowing driver characteristics:\n•The driver sink current\n•The V OL of driver\n•The V IL of the driver\n•Frequency of operation\nThe following tables can be used to estimate the pull-up resistor value in different use cases so that the\nminimum resistance for the pull-up resistor can be found.\nTable 11 , Table 12  and Table 13  contain suggested minimum values of pull-up resistors for the PCA9306 and\nNVT20xx devices with typical voltage translation levels and drive currents. The calculated values assume that\nboth drive currents are the same. V OL = V IL = 0.1 × V CC and accounts for a ±5 % V CC tolerance of the supplies,\n±1 % resistor values. It should be noted that the resistor chosen in the final application should be equal to or\nlarger than the values shown in Table 11 , Table 12  and Table 13  to ensure that the pass voltage is less than 10\n% of the V CC voltage, and the external driver should be able to sink the total current from both pull-up resistors.\nWhen selecting the minimum resistor value in Table 11 , Table 12  or Table 13 , the drive current strength that\nshould be chosen should be the lowest drive current seen in the application and account for any drive strength\ncurrent scaling with output voltage. For the GTL devices, the resistance table should be recalculated to account\nfor the difference in ON resistance and bias voltage limitations between V CC(B)  and V CC(A) .\nB-side A-side\n1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V\n1.0 V Rpu(A) = 750 Ω Rpu(A) = 845 Ω Rpu(A) = 976 Ω Rpu(A) = none Rpu(A) = none Rpu(A) = noneTable 11.\u2007Pull-up resistor minimum values, 3 mA driver sink current for PCA9306 and NVT20xx\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n10 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nB-side A-side\n1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V\nRpu(B) = 750 Ω Rpu(B) = 845 Ω Rpu(B) = 976 Ω Rpu(B) = 887 Ω Rpu(B) = 1.18 kΩ Rpu(B) = 1.82 kΩ\n1.2 V Rpu(A) = 931 Ω\nRpu(B) = 931 ΩRpu(A) = 1.02 kΩ\nRpu(B) = 1.02 kΩRpu(A) = none\nRpu(B) = 887 ΩRpu(A) = none\nRpu(B) = 1.18 kΩRpu(A) = none\nRpu(B) = 1.82 kΩ\n1.5 V Rpu(A) = 1.1 kΩ\nRpu(B) = 1.1 kΩRpu(A) = none\nRpu(B) = 866 ΩRpu(A) = none\nRpu(B) = 1.18 kΩRpu(A) = none\nRpu(B) = 1.78 kΩ\n1.8 V Rpu(A) = 1.47 kΩ\nRpu(B) = 1.47 kΩRpu(A) = none\nRpu(B) = 1.15 kΩRpu(A) = none\nRpu(B) = 1.78 kΩ\n2.5 V Rpu(A) = 1.96 kΩ\nRpu(B) = 1.96 kΩRpu(A) = none\nRpu(B) = 1.78 kΩ\n3.3 V Rpu(A) = none\nRpu(B) = 1.74 kΩTable 11.\u2007Pull-up resistor minimum values, 3 mA driver sink current for PCA9306 and NVT20xx ...continued\nB-side A-side\n1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V\n1.0 V Rpu(A) = 221 Ω\nRpu(B) = 221 ΩRpu(A) = 255 Ω\nRpu(B) = 255 ΩRpu(A) = 287 Ω\nRpu(B) = 287 ΩRpu(A) = none\nRpu(B) = 267 ΩRpu(A) = none\nRpu(B) = 357 ΩRpu(A) = none\nRpu(B) = 549 Ω\n1.2 V Rpu(A) = 274 Ω\nRpu(B) = 274 ΩRpu(A) = 309 Ω\nRpu(B) = 309 ΩRpu(A) = none\nRpu(B) = 267 ΩRpu(A) = none\nRpu(B) = 357 ΩRpu(A) = none\nRpu(B) = 549 Ω\n1.5 V Rpu(A) = 332 Ω\nRpu(B) = 332 ΩRpu(A) = none\nRpu(B) = 261 ΩRpu(A) = none\nRpu(B) = 348 ΩRpu(A) = none\nRpu(B) = 536 Ω\n1.8 V Rpu(A) = 442 Ω\nRpu(B) = 442 ΩRpu(A) = none\nRpu(B) = 348 ΩRpu(A) = none\nRpu(B) = 536 Ω\n2.5 V Rpu(A) = 590 Ω\nRpu(B) = 590 ΩRpu(A) = none\nRpu(B) = 523 Ω\n3.3 V Rpu(A) = none\nRpu(B) = 523 ΩTable 12.\u2007Pull-up resistor minimum values, 10 mA driver sink current for PCA9306 and NVT20xx\nB-side A-side\n1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V\n1.0 V Rpu(A) = 147 Ω\nRpu(B) = 147 ΩRpu(A) = 169 Ω\nRpu(B) = 169 ΩRpu(A) = 191 Ω\nRpu(B) = 191 ΩRpu(A) = none\nRpu(B) = 178 ΩRpu(A) = none\nRpu(B) = 237 ΩRpu(A) = none\nRpu(B) = 365 Ω\n1.2 V Rpu(A) = 182 Ω\nRpu(B) = 182 ΩRpu(A) = 205 Ω\nRpu(B) = 205 ΩRpu(A) = none\nRpu(B) = 178 ΩRpu(A) = none\nRpu(B) = 237 ΩRpu(A) = none\nRpu(B) = 365 Ω\n1.5 V Rpu(A) = 221 Ω\nRpu(B) = 221 ΩRpu(A) = none\nRpu(B) = 174 ΩRpu(A) = none\nRpu(B) = 232 ΩRpu(A) = none\nRpu(B) = 357 Ω\n1.8 V Rpu(A) = 294 Ω Rpu(A) = none Rpu(A) = noneTable 13.\u2007Pull-up resistor minimum values, 15 mA driver sink current for PCA9306 and NVT20xx\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n11 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nB-side A-side\n1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V\nRpu(B) = 294 Ω Rpu(B) = 232 Ω Rpu(B) = 357 Ω\n2.5 V Rpu(A) = 392 Ω\nRpu(B) = 392 ΩRpu(A) = none\nRpu(B) = 357 Ω\n3.3 V Rpu(A) = none\nRpu(B) = 348 ΩTable 13.\u2007Pull-up resistor minimum values, 15 mA driver sink current for PCA9306 and NVT20xx ...continued\n11.3  How to design for maximum frequency operation\nThe maximum frequency is limited by the minimum pulse width LOW and HIGH as well as rise time and fall\ntime. See Equation 1  as an example of the maximum frequency. The rise and fall times are shown in Figure 11 .\n (1)\n002aag912tr(actual) tf(actual)\nGNDVOLVILVIHVCCtHIGH(min)\ntLOW(min)\n1 / fmax0.9 × VCC\n0.1 × VCC\nFigure 11.\u2007An example waveform for maximum frequency\nThe rise and fall times are dependent upon translation voltages, the drive strength, the total node capacitance\n(CL(tot)) and the pull-up resistors (R PU) that are present on the bus. The node capacitance is the addition of the\nPCB trace capacitance and the device capacitance that exists on the bus. Because of the dependency of the\nexternal components, PCB layout and the different device operating states the calculation of rise and fall times\nis complex and has several inflection points along the curve.\nThe main component of the rise and fall times is the RC time constant of the bus line when the device is in its\ntwo primary operating states: when device is in the ON state and it is low-impedance, the other is when the\ndevice is OFF isolating the A-side from the B-side.\nA description of the fall time applied to either An or Bn output going from HIGH to LOW is as follows. Whichever\nside is asserted first, the B-side down must discharge to the V CC(A)  voltage. The time is determined by the pull-\nup resistor, pull-down driver strength and the capacitance. As the level moves below the V CC(A)  voltage, the\nchannel resistance drops so that both A and B sides equal. The capacitance on both sides is connected to\nform the total capacitance and the pull-up resistors on both sides combine to the parallel equivalent resistance.\nThe R on of the device is small compared to the pull-up resistor values, so its effect on the pull-up resistance\ncan be neglected and the fall is determined by the driver pulling the combined capacitance and pull-up resistor\ncurrents. An estimation of the actual fall time seen by the device is equal to the time it takes for the B-side to fall\nto the V CC(A)  voltage and the time it takes for both sides to fall from the V CC(A)  voltage to the V IL level.\nA description of the rise time applied to either An or Bn output going from LOW to HIGH is as follows. When\nthe signal level is LOW, the R on is at its minimum, so the A and B sides are essentially one node. They will rise\ntogether with an RC time constant that is the sum of all the capacitance from both sides and the parallel of the\nresistance from both sides. As the signal approaches the V CC(A)  voltage, the channel resistance goes up and\nthe waveforms separate, with the B side finishing its rise with the RC time constant of the B side. The rise to\nVCC(A)  is essentially the same for both sides.\nThere are some basic guidelines to follow that will help maximize the performance of the device:\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n12 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n•Keep trace length to a minimum by placing the NVT device close to the processor.\n•The signal round trip time on trace should be shorter than the rise or fall time of signal to reduce reflections.\n•The faster the edge of the signal, the higher the chance for ringing.\n•The higher drive strength controlled by the pull-up resistor (up to 15 mA), the higher the frequency the device\ncan use.\nThe system designer must design the pull-up resistor value based on external current drive strength and\nlimit the node capacitance (minimize the wire, stub, connector and trace length) to get the desired operation\nfrequency result.\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n13 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n12   Package outline\nUNIT A \nmax. A 1 A 2 A 3 b p c D (1) E (2) (1) e H E L L p Q Z y w v θ \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm \ninches 1.75 0.25 \n0.10 1.45 \n1.25 0.25 0.49 \n0.36 0.25 \n0.19 5.0 \n4.8 4.0 \n3.8 1.27 6.2 \n5.8 1.05 0.7 \n0.6 0.7 \n0.3 8 \n0 o \no 0.25 0.1 0.25 DIMENSIONS (inch dimensions are derived from the original mm dimensions) \nNotes \n1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. \n2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.  1.0 \n0.4 \n SOT96-1 X \nw M θ A A 1 A 2 \nb p D \nH E \nL p Q \ndetail X E \nZ \ne c \nL v M A \n(A  ) 3 A \n4 5 \npin 1 index \n1 8 y \n076E03  MS-012 0.069 0.010 \n0.004 0.057 \n0.049 0.01 0.019 \n0.014 0.0100 \n0.0075 0.20 \n0.19 0.16 \n0.15 0.05 0.244 \n0.228 0.028 \n0.024 0.028 \n0.012 0.01 0.01 0.041 0.004 0.039 \n0.016 0 2.5 5 mm \nscale SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 \n99-12-27 \n03-02-18 \nFigure 12.\u2007Package outline SOT96-1 (SO8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n14 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nUNIT A1 A \nmax. A2 A3 bp L HE Lp w y v c e D(1) E(2) Z(1) θ \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm 0.15 \n0.05 0.95 \n0.80 0.45 \n0.25 0.28 \n0.15 3.1 \n2.9 3.1 \n2.9 0.65 5.1 \n4.7 0.70 \n0.35 6° \n0° 0.1 0.1 0.1 0.94 DIMENSIONS (mm are the original dimensions) \nNotes \n1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. \n2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.7 \n0.4 \n SOT505-1  99-04-09 \n03-02-18 w M bp D \nZ \ne \n0.25 1 4 8 5 \nθ A A2 A1 \nLp (A3) \ndetail X L HE E \nc \nv M A X A \ny \n2.5 5 mm 0 \nscale TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm SOT505-1 \n1.1 pin 1 index \nFigure 13.\u2007Package outline SOT505-1 (TSSOP8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n15 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nUNIT A1 A \nmax. A2 A3 bp L HE Lp w y v c e D(1) E(1) Z(1) θ \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm 0.15 \n0.00 0.95 \n0.75 0.38 \n0.22 0.18 \n0.08 3.1 \n2.9 3.1 \n2.9 0.65 4.1 \n3.9 0.70 \n0.35 8° \n0° 0.13 0.1 0.2 0.5 DIMENSIONS (mm are the original dimensions) \nNote \n1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 0.47 \n0.33 \n SOT505-2 - - -  02-01-16 w M bp D \nZ \ne \n0.25 1 4 8 5 \nθ A2 \nA1 \nLp (A3) \ndetail X A \nL HE E \nc \nv M A X A \ny \n2.5 5 mm 0 \nscale TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 \n1.1 pin 1 index \nFigure 14.\u2007Package outline SOT505-2 (TSSOP8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n16 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDEC JEITA\nSOT765-1 MO-187sot765-1_po\n07-06-02\n16-05-31Unit\nmmmax\nnom\nmin0.15 0.27 0.23 2.1\n0.50.4A\nmax.Dimensions (mm are the original dimensions)\nNote\n1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.\n2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1\nA1 A2\n0.85A3 bp c D(1)E(2)e HE L\n0.4Lp Q v w\n1 0.12 0.1 0.2 0.08y Z(1)\n3.0 0.15 2.2 0.19 0.00 0.17 0.08 1.9 0.1 0.60 0°3.2 0.40 2.4 0.21 8°θ0\nscale5 mmdetail XA\ny\neX\nv A\nbpwD\nZ\n1 48 5\nθA2\nA1Q\nLp(A3)A\nLHEE\nc\npin 1 index\nFigure 15.\u2007Package outline SOT765-1 (VSSOP8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n17 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDEC JEITA\nSOT902-2 - - - MO-255 - - -sot902-2_po\n16-07-14\n16-11-08Unit(1)\nmmmax\nnom\nmin0.5 0.05\n0.001.65\n1.60\n1.551.65\n1.60\n1.550.55 0.50.15\n0.10\n0.050.1 0.05A\n0.2kDimensions\nNote\n1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.XQFN8: plastic, extremely thin quad flat package; no leads;\n8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2\nA1 b\n0.25\n0.20\n0.15D E e e1 L\n0.35\n0.30\n0.25L1\n0.25\n0.20\n0.15L2\n0.35\n0.30\n0.25L3 v w\n0.05y y1\n0.050 1 2 mm\nscaleterminal 1\nindex areaB A D\nEX\nC\ny Cy1\nterminal 1\nindex area3\nL k\nL1L2b\ne1e\nAC B v\nC w\n2\n15\n6\n7\nmetal area\nnot for soldering8k4\nL\nL3A1A\ndetail X\nFigure 16.\u2007Package outline SOT902-2 (XQFN8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n18 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nReferences Outline \nversionEuropean \nprojectionIssue date\nIEC JEDEC JEITA\nSOT1089  MO-252  sot1089_po\n10-04-09 \n10-04-12Unit\nmmmax \nnom \nmin0.50.04 1.40 \n1.35 \n1.301.05 \n1.00 \n0.950.550.350.35 \n0.30 \n0.27A(1)Dimensions\nNote \n1. Including plating thickness. \n2. Visible depending upon used manufacturing technology.XSON8: extremely thin small outline package; no leads; \n8 terminals; body 1.35 x 1 x 0.5 mm SOT1089\nA1 b L1\n0.40 \n0.35 \n0.320.20 \n0.15 \n0.12D E e e1 L0 0.5 1 mm\nscaleterminal 1 \nindex areaE\nD\ndetail XA\nA1\nL\nL1b\ne1e\nterminal 1 \nindex area14\n85(4×)(2)\n(8×)(2)\nX\nFigure 17.\u2007Package outline SOT1089 (XSON8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n19 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDEC JEITA\nSOT996-2sot996-2_po\n07-12-21\n12-11-20Unit(1)\nmmmax\nnom\nmin0.50.05\n0.002.1\n1.93.1\n2.90.5\n0.30.15\n0.050.6\n0.40.5 1.5 0.05ADimensions (mm are the original dimensions)XSON8: plastic extremely thin small outline package; no leads;\n8 terminals; body 3 x 2 x 0.5 mm SOT996-2\nA1 b\n0.35\n0.15D E e e1 L L1 L2 v\n0.1w y\n0.05y1\n0.10 1 2 mm\nscaleC\ny Cy1\nXterminal 1\nindex areaB A D\nE\ndetail XAA1\nb\n1 4\n8 5e1\neAC B v\nC w\nL2L1\nL\nFigure 18.\u2007Package outline SOT996-2 (XSON8U)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n20 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nFigure 19.\u2007Package outline SOT2015-1 (X2SON8)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n21 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n13   Soldering of SMD packages\nThis text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can\nbe found in Application Note AN10365 “Surface mount reflow soldering description” .\n13.1  Introduction to soldering\nSoldering is one of the most common methods through which packages are attached to Printed Circuit Boards\n(PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection.\nThere is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when\nthrough-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not\nsuitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with\nincreased miniaturization.\n13.2  Wave and reflow soldering\nWave soldering is a joining technology in which the joints are made by solder coming from a standing wave of\nliquid solder. The wave soldering process is suitable for the following:\n•Through-hole components\n•Leaded or leadless SMDs, which are glued to the surface of the printed circuit board\nNot all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have\nsolder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch\nsmaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.\nThe reflow soldering process involves applying solder paste to a board, followed by component placement and\nexposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all\nreflow solderable.\nKey characteristics in both wave and reflow soldering are:\n•Board specifications, including the board finish, solder masks and vias\n•Package footprints, including solder thieves and orientation\n•The moisture sensitivity level of the packages\n•Package placement\n•Inspection and repair\n•Lead-free soldering versus SnPb soldering\n13.3  Wave soldering\nKey characteristics in wave soldering are:\n•Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave\nparameters, and the time during which components are exposed to the wave\n•Solder bath specifications, including temperature and impurities\n13.4  Reflow soldering\nKey characteristics in reflow soldering are:\n•Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak\ntemperatures (see Figure 20 ) than a SnPb process, thus reducing the process window\n•Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large\nand small components on one board\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n22 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n•Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak\ntemperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to\nmake reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low\nenough that the packages and/or boards are not damaged. The peak temperature of the package depends on\npackage thickness and volume and is classified in accordance with Table 14  and Table 15\nPackage reflow temperature (°C)\nVolume (mm³)Package thickness (mm)\n< 350 ≥ 350\n< 2.5 235 220\n≥ 2.5 220 220Table 14.\u2007SnPb eutectic process (from J-STD-020D)\nPackage reflow temperature (°C)\nVolume (mm³)Package thickness (mm)\n< 350 350 to 2000 > 2000\n< 1.6 260 260 260\n1.6 to 2.5 260 250 245\n> 2.5 250 245 245Table 15.\u2007Lead-free process (from J-STD-020D)\nMoisture sensitivity precautions, as indicated on the packing, must be respected at all times.\nStudies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20 .\n001aac844temperature\ntimeminimum peak  temperature\n= minimum soldering temperaturemaximum peak temperature\n= MSL limit, damage level\npeak\n temperature\nMSL: Moisture Sensitivity Level\nFigure 20.\u2007Temperature profiles for large and small components\nFor further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow\nsoldering description” .\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n23 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n14   Soldering: PCB footprints\nsot096-1_fr occupied areasolder lands\nDimensions in mm placement accuracy ± 0.251.300.60 (8×)\n1.27 (6×)4.006.605.50\n7.00\nFigure 21.\u2007PCB footprint for SOT96-1 (SO8); reflow soldering\nsot096-1_fwsolder resist\noccupied areasolder lands\nDimensions in mmboard direction\nplacement accurracy ± 0.254.00\n5.501.300.3 (2×) 0.60 (6×)1.20 (2×)\n1.27 (6×)7.00 6.60enlarged solder land\nFigure 22.\u2007PCB footprint for SOT96-1 (SO8); wave soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n24 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nsot505-1_fr occupied area solder lands Dimensions in mm3.200 3.600 5.7500.725\n0.6500.125\n0.450 0.6003.600\n2.950\n0.125\n1.1505.500\nFigure 23.\u2007PCB footprint for SOT505-1 (TSSOP8); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n25 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nDIMENSIONS in mm\nAy By D1 D2 Gy Hy P1 C Gx\nsot505-2_frHxSOT505-2\nsolder land\noccupied areaFootprint information for reflow soldering of TSSOP8 package\nAy By Gy\nCHyHx\nGx\nP1\nGeneric footprint pattern \nRefer to the package outline drawing for actual layoutP2\n(0.125) (0.125)\nD1 D2 (4x)\nP2\n4.4002.7000.8500.4000.5002.8003.600 4.650 3.600 0.6500.700\nFigure 24.\u2007PCB footprint for SOT505-2 (TSSOP8); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n26 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nDIMENSIONS in mm\nAy By D1 D2 Gy Hy P1\n3.500 2.000 0.750 0.300C\n0.400 2.250 1.750Gx\n3.750sot765-1_frHx\n3.075 0.500SOT765-1 Footprint information for reflow soldering of VSSOP8 package\nAy By Gy\nCHyHx\nGx\nP1\nGeneric footprint pattern\nRefer to the package outline drawing for actual layoutP2\n(0.125)(0.125)D1\nD2 (4x)\nP2\n0.550solder land\noccupied area(0.175)\nFigure 25.\u2007PCB footprint for SOT765-1 (VSSOP8); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n27 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nsot1089_frFootprint information for reflow soldering of XSON8 package SOT1089\nsolder resist\noccupied areasolder paste = solder landDimensions in mm0.15 \n(8×)\n0.35 \n(3×)0.25 \n(8×)\n0.5 \n(8×)\n0.6 \n(8×)0.7 1.4\n1.4\nFigure 26.\u2007PCB footprint for SOT1089 (XSON8); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n28 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nplacement area\noccupied areasolder lands\nsolder pasteDimensions in mm\nsot996-2_fr0.0250.025 0.2502.000\n2.0004.0003.400 \npa + oa4.250\n0.9002.400 pa + oa\n0.500 0.500\nFigure 27.\u2007PCB footprint for SOT996-2 (XSON8U); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n29 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nSOT902-2 Footprint information for reflow soldering of XQFN8  package\nsot902-2_fr Issue date15-06-19\n15-06-231.9\n0.24 0.45 (8 x)\n0.4 (8x) 0.29\n0.37\n0.65\n1.2\n1.751 1.2 0.65 1.37 1.75 1.9\n0.11\n0.320. 22 (7 x)0. 27 (8 x)\noccupied area\nsolder paste depositsolder resist\nsolder land solder land plus solder\nDimensions in mm\nFigure 28.\u2007PCB footprint for SOT902-2 (XQFN8); reflow soldering\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n30 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nFigure 29.\u2007PCB footprint for SOT2015-1 (X2SON8); reflow soldering (1 of 3)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n31 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nFigure 30.\u2007PCB footprint for SOT2015-1 (X2SON8); reflow soldering (2 of 3)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n32 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nFigure 31.\u2007PCB footprint for SOT2015-1 (X2SON8); reflow soldering (3 of 3)\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n33 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nFigure 32.\u2007PCB footprint for SOT2015-1 (X2SON8); notes\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n34 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n15   Abbreviations\nAcronym Description\nCDM Charged-Device Model\nESD ElectroStatic Discharge\nGTL Gunning Transceiver Logic\nHBM Human Body Model\nI2C-bus Inter-Integrated Circuit bus\nI/O Input/Output\nLVTTL Low Voltage Transistor-Transistor Logic\nMIPI (Obsolete) Mobile Industry Processor Interface\nPLL Phase-Locked Loop\nPRR Pulse Repetition Rate\nRC Resistor-Capacitor network\nSMBus System Management BusTable 16.\u2007Abbreviations\n16   Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPCA9306 v9.4 20230705 Product data sheet - PCA9306 v.9.3\nModifications •Table 2 : Corrected minimum order quantity for PCA9306JKZ to 6000\nPCA9306 v9.3 20221114 Product data sheet - PCA9306 v.9.2\nPCA9306 v9.2 20221025 Product data sheet - PCA9306 v.9.1\nPCA9306 v9.1 20210831 Product data sheet PCN202103046A PCA9306 v.9\nPCA9306 v.9 20191206 Product data sheet 201912004I PCA9306 v.8\nPCA9306 v.8 20140122 Product data sheet - PCA9306 v.7\nPCA9306 v.7 20130517 Product data sheet - PCA9306 v.6\nPCA9306 v.6 20101125 Product data sheet - PCA9306 v.5\nPCA9306 v.5 20100319 Product data sheet - PCA9306 v.4\nPCA9306 v.4 20091026 Product data sheet - PCA9306 v.3\nPCA9306 v.3 20080804 Product data sheet - PCA9306 v.2\nPCA9306 v.2 20070221 Product data sheet - PCA9306 v.1\nPCA9306 v.1 20061020 Product data sheet - -Table 17.\u2007Revision history\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n35 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\n17   Legal information\n17.1  Data sheet status\nDocument status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This document contains data from the objective specification for product\ndevelopment.\nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification.\nProduct [short] data sheet Production This document contains the product specification.\n[1] Please consult the most recently issued document before initiating or completing a design.\n[2] The term \'short data sheet\' is explained in section "Definitions".\n[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple\ndevices. The latest product status information is available on the Internet at URL http://www.nxp.com .\n17.2  Definitions\nDraft  — A draft status on a document indicates that the content is still\nunder internal review and subject to formal approval, which may result\nin modifications or additions. NXP Semiconductors does not give any\nrepresentations or warranties as to the accuracy or completeness of\ninformation included in a draft version of a document and shall have no\nliability for the consequences of use of such information.\nShort data sheet  — A short data sheet is an extract from a full data sheet\nwith the same product type number(s) and title. A short data sheet is\nintended for quick reference only and should not be relied upon to contain\ndetailed and full information. For detailed and full information see the\nrelevant full data sheet, which is available on request via the local NXP\nSemiconductors sales office. In case of any inconsistency or conflict with the\nshort data sheet, the full data sheet shall prevail.Product specification  — The information and data provided in a Product\ndata sheet shall define the specification of the product as agreed between\nNXP Semiconductors and its customer, unless NXP Semiconductors and\ncustomer have explicitly agreed otherwise in writing. In no event however,\nshall an agreement be valid in which the NXP Semiconductors product\nis deemed to offer functions and qualities beyond those described in the\nProduct data sheet.\n17.3  Disclaimers\n17.4  Trademarks\nNotice: All referenced brands, product names, service names, and\ntrademarks are the property of their respective owners.\nNXP — wordmark and logo are trademarks of NXP B.V.\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n36 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nTables\nTab. 1. Ordering information ..........................................3\nTab. 2. Ordering options ................................................3\nTab. 3. Pin description ...................................................5\nTab. 4. Function selection (example) ............................5\nTab. 5. Limiting values ..................................................6\nTab. 6. Operating conditions .........................................6\nTab. 7. Static characteristics .........................................6\nTab. 8. Dynamic characteristics (translating down) .......7\nTab. 9. Dynamic characteristics (translating up) ............8\nTab. 10. Application operating conditions ......................10\nTab. 11. Pull-up resistor minimum values, 3 mA\ndriver sink current for PCA9306 and\nNVT20xx ..........................................................10Tab. 12. Pull-up resistor minimum values, 10 mA\ndriver sink current for PCA9306 and\nNVT20xx ..........................................................11\nTab. 13. Pull-up resistor minimum values, 15 mA\ndriver sink current for PCA9306 and\nNVT20xx ..........................................................11\nTab. 14. SnPb eutectic process (from J-STD-020D) .....23\nTab. 15. Lead-free process (from J-STD-020D) ............23\nTab. 16. Abbreviations ...................................................35\nTab. 17. Revision history ...............................................35\nFigures\nFig. 1. Logic diagram of PCA9306 (positive logic) ........4\nFig. 2. Pin configuration for TSSOP8 (DP1) .................4\nFig. 3. Pin configuration for TSSOP8 (DP)\n(MSOP8) ............................................................4\nFig. 4. Pin configuration for VSSOP8 (DC1; DC1/\nDG) ....................................................................4\nFig. 5. Pin configuration for SO8 ..................................4\nFig. 6. Pin configuration for XQFN8 .............................5\nFig. 7. Pin configuration for XSON8 and X2SON8\n(GF; JK) ............................................................5\nFig. 8. Load circuit for outputs .....................................8\nFig. 9. Typical application circuit (switch always\nenabled) .............................................................9\nFig. 10. Typical application circuit (switch enable\ncontrol) ...............................................................9\nFig. 11. An example waveform for maximum\nfrequency .........................................................12\nFig. 12. Package outline SOT96-1 (SO8) .....................14\nFig. 13. Package outline SOT505-1 (TSSOP8) ............15\nFig. 14. Package outline SOT505-2 (TSSOP8) ............16\nFig. 15. Package outline SOT765-1 (VSSOP8) ............17\nFig. 16. Package outline SOT902-2 (XQFN8) ..............18\nFig. 17. Package outline SOT1089 (XSON8) ...............19\nFig. 18. Package outline SOT996-2 (XSON8U) ...........20\nFig. 19. Package outline SOT2015-1 (X2SON8) ..........21Fig. 20. Temperature profiles for large and small\ncomponents .....................................................23\nFig. 21. PCB footprint for SOT96-1 (SO8); reflow\nsoldering ..........................................................24\nFig. 22. PCB footprint for SOT96-1 (SO8); wave\nsoldering ..........................................................24\nFig. 23. PCB footprint for SOT505-1 (TSSOP8);\nreflow soldering ...............................................25\nFig. 24. PCB footprint for SOT505-2 (TSSOP8);\nreflow soldering ...............................................26\nFig. 25. PCB footprint for SOT765-1 (VSSOP8);\nreflow soldering ...............................................27\nFig. 26. PCB footprint for SOT1089 (XSON8);\nreflow soldering ...............................................28\nFig. 27. PCB footprint for SOT996-2 (XSON8U);\nreflow soldering ...............................................29\nFig. 28. PCB footprint for SOT902-2 (XQFN8);\nreflow soldering ...............................................30\nFig. 29. PCB footprint for SOT2015-1 (X2SON8);\nreflow soldering (1 of 3) ..................................31\nFig. 30. PCB footprint for SOT2015-1 (X2SON8);\nreflow soldering (2 of 3) ..................................32\nFig. 31. PCB footprint for SOT2015-1 (X2SON8);\nreflow soldering (3 of 3) ..................................33\nFig. 32. PCB footprint for SOT2015-1 (X2SON8);\nnotes ................................................................34\nPCA9306 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.\nProduct data sheet Rev. 9.4 — 5 July 2023\n37 / 38\nNXP SemiconductorsPCA9306\nDual bidirectional I2C-bus and SMBus voltage-level translator\nContents\n1 General description ............................................1\n2 Features and benefits .........................................1\n3 Ordering information ..........................................3\n3.1 Ordering options ................................................3\n4 Functional diagram .............................................4\n5 Pinning information ............................................4\n5.1 Pinning ...............................................................4\n5.2 Pin description ...................................................5\n6 Functional description ........................................5\n6.1 Function table ....................................................5\n7 Limiting values ....................................................6\n8 Recommended operating conditions ................6\n9 Static characteristics ..........................................6\n10 Dynamic characteristics .....................................7\n11 Application information ......................................9\n11.1 Bidirectional translation ......................................9\n11.2 How to size pull-up resistor value ....................10\n11.3 How to design for maximum frequency\noperation ..........................................................12\n12 Package outline .................................................14\n13 Soldering of SMD packages .............................22\n13.1 Introduction to soldering ..................................22\n13.2 Wave and reflow soldering ..............................22\n13.3 Wave soldering ................................................22\n13.4 Reflow soldering ..............................................22\n14 Soldering: PCB footprints ................................24\n15 Abbreviations ....................................................35\n16 Revision history ................................................35\n17 Legal information ..............................................36\nPlease be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section \'Legal information\'.\n© 2023 NXP B.V. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nDate of release: 5 July 2023\nDocument identifier: PCA9306\n'}]
!==============================================================================!
### Component Summary: PCA9306GM125

**General Description:**
The PCA9306 is a dual bidirectional I2C-bus and SMBus voltage-level translator designed to facilitate communication between devices operating at different voltage levels. It allows for seamless voltage translation without the need for a direction pin, making it suitable for mixed-mode applications.

### Key Specifications:
- **Voltage Ratings:**
  - V_ref(1): 1.0 V to 3.6 V
  - V_bias(ref)(2): 1.8 V to 5.5 V

- **Current Ratings:**
  - Maximum channel current (DC): 64 mA
  - Input clamping current: -50 mA

- **Power Consumption:**
  - Low ON-state resistance: 3.5 Ω

- **Operating Temperature Range:**
  - -40 °C to +105 °C

- **Package Type:**
  - XQFN8 (1.6 x 1.6 x 0.5 mm)

- **Special Features:**
  - Bidirectional voltage translation without a direction pin.
  - Supports Standard-mode, Fast-mode, and Fast-mode Plus I2C-bus and SMBus devices.
  - Less than 1.5 ns maximum propagation delay.
  - ESD protection exceeding 2000 V HBM and 1000 V CDM.
  - High-impedance state when EN is LOW.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

### Description:
The PCA9306 is a voltage-level translator that enables communication between I2C devices operating at different voltage levels. It features two channels (SDA and SCL) that allow for bidirectional data flow. The device is particularly useful in applications where devices with different supply voltages need to communicate, such as interfacing low-voltage microcontrollers with higher-voltage peripherals.

### Typical Applications:
- **Mixed-Mode I2C Communication:** Connecting devices operating at different voltage levels in I2C bus systems.
- **Level Shifting:** Facilitating communication between components in systems where voltage levels vary, such as in multi-voltage systems.
- **Data Acquisition Systems:** Enabling sensors and controllers with different voltage requirements to work together.
- **Consumer Electronics:** Used in devices that require communication between low-power and high-power components.

The PCA9306 is an essential component for designers looking to implement robust and flexible communication solutions in mixed-voltage environments.