# do cont_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/andre/UltimaRecDLP/0ate24funcionando/cont.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont
# -- Compiling architecture q of cont
# 
vsim work.cont(q)
# vsim work.cont(q) 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.9.0-11-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont(q)
add wave -position insertpoint  \
sim:/cont/N \
sim:/cont/clk \
sim:/cont/rst \
sim:/cont/ena \
sim:/cont/contador
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: andre  Hostname: sj-lin-labic-hskdxp1  ProcessID: 3417
#           Attempting to use alternate WLF file "./wlftl9Sukq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftl9Sukq
force -freeze sim:/cont/clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/cont/rst 1 0
force -freeze sim:/cont/ena 1 0
run
run
force -freeze sim:/cont/rst 0 0
run
run
run
run
run
run
run
force -freeze sim:/cont/rst 1 0
run
run
force -freeze sim:/cont/rst 0 0
force -freeze sim:/cont/ena 0 0
run
run
run
run
run
run
run
run
run
run
