// -------------------------------------------------------------
// 
// File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\Verilog\dsm_l2_sim_deci_cic_HDLgeneration\iSection.v
// Created: 2026-01-26 17:23:30
// 
// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: iSection
// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/iSection
// Hierarchy Level: 2
// Model version: 17.86
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module iSection
          (clk,
           reset,
           enb,
           dataInreg,
           validInreg,
           internalReset,
           integOut_re,
           integOut_im);


  input   clk;
  input   reset;
  input   enb;
  input   signed [1:0] dataInreg;  // sfix2
  input   validInreg;
  input   internalReset;
  output  signed [22:0] integOut_re;  // sfix23
  output  signed [22:0] integOut_im;  // sfix23


  wire signed [22:0] iIn_re1;  // sfix23
  wire signed [22:0] iOut_re1;  // sfix23
  wire signed [23:0] adder_1;  // sfix24
  wire signed [23:0] adder_2;  // sfix24
  wire signed [23:0] addOut_re1;  // sfix24
  reg signed [23:0] iOutreg_re1;  // sfix24
  wire signed [22:0] iOut_re2;  // sfix23
  wire signed [23:0] adder_4;  // sfix24
  wire signed [23:0] adder_5;  // sfix24
  wire signed [23:0] addOut_re2;  // sfix24
  reg signed [23:0] iOutreg_re2;  // sfix24
  wire signed [22:0] iOut_re3;  // sfix23
  wire signed [23:0] adder_7;  // sfix24
  wire signed [23:0] adder_8;  // sfix24
  wire signed [23:0] addOut_re3;  // sfix24
  reg signed [23:0] iOutreg_re3;  // sfix24
  wire signed [1:0] dtc_im;  // sfix2
  wire signed [22:0] iIn_im1;  // sfix23
  wire signed [22:0] iOut_im1;  // sfix23
  wire signed [23:0] adder_10;  // sfix24
  wire signed [23:0] adder_11;  // sfix24
  wire signed [23:0] addOut_im1;  // sfix24
  reg signed [23:0] iOutreg_im1;  // sfix24
  wire signed [22:0] iOut_im2;  // sfix23
  wire signed [23:0] adder_13;  // sfix24
  wire signed [23:0] adder_14;  // sfix24
  wire signed [23:0] addOut_im2;  // sfix24
  reg signed [23:0] iOutreg_im2;  // sfix24
  wire signed [22:0] iOut_im3;  // sfix23
  wire signed [23:0] adder_16;  // sfix24
  wire signed [23:0] adder_17;  // sfix24
  wire signed [23:0] addOut_im3;  // sfix24
  reg signed [23:0] iOutreg_im3;  // sfix24


  assign iIn_re1 = {{21{dataInreg[1]}}, dataInreg};

  assign adder_1 = {iIn_re1[22], iIn_re1};
  assign adder_2 = {iOut_re1[22], iOut_re1};
  assign addOut_re1 = adder_1 + adder_2;

  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        iOutreg_re1 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_re1 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_re1 <= addOut_re1;
            end
          end
        end
      end
    end

  assign iOut_re1 = iOutreg_re1[22:0];

  assign adder_4 = {iOut_re1[22], iOut_re1};
  assign adder_5 = {iOut_re2[22], iOut_re2};
  assign addOut_re2 = adder_4 + adder_5;

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        iOutreg_re2 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_re2 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_re2 <= addOut_re2;
            end
          end
        end
      end
    end

  assign iOut_re2 = iOutreg_re2[22:0];

  assign adder_7 = {iOut_re2[22], iOut_re2};
  assign adder_8 = {iOut_re3[22], iOut_re3};
  assign addOut_re3 = adder_7 + adder_8;

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        iOutreg_re3 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_re3 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_re3 <= addOut_re3;
            end
          end
        end
      end
    end

  assign iOut_re3 = iOutreg_re3[22:0];

  assign integOut_re = iOut_re3;

  assign dtc_im = 2'sb00;

  assign iIn_im1 = {{21{dtc_im[1]}}, dtc_im};

  assign adder_10 = {iIn_im1[22], iIn_im1};
  assign adder_11 = {iOut_im1[22], iOut_im1};
  assign addOut_im1 = adder_10 + adder_11;

  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        iOutreg_im1 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_im1 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_im1 <= addOut_im1;
            end
          end
        end
      end
    end

  assign iOut_im1 = iOutreg_im1[22:0];

  assign adder_13 = {iOut_im1[22], iOut_im1};
  assign adder_14 = {iOut_im2[22], iOut_im2};
  assign addOut_im2 = adder_13 + adder_14;

  always @(posedge clk or posedge reset)
    begin : intdelay_4_process
      if (reset == 1'b1) begin
        iOutreg_im2 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_im2 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_im2 <= addOut_im2;
            end
          end
        end
      end
    end

  assign iOut_im2 = iOutreg_im2[22:0];

  assign adder_16 = {iOut_im2[22], iOut_im2};
  assign adder_17 = {iOut_im3[22], iOut_im3};
  assign addOut_im3 = adder_16 + adder_17;

  always @(posedge clk or posedge reset)
    begin : intdelay_5_process
      if (reset == 1'b1) begin
        iOutreg_im3 <= 24'sb000000000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            iOutreg_im3 <= 24'sb000000000000000000000000;
          end
          else begin
            if (validInreg) begin
              iOutreg_im3 <= addOut_im3;
            end
          end
        end
      end
    end

  assign iOut_im3 = iOutreg_im3[22:0];

  assign integOut_im = iOut_im3;

endmodule  // iSection

