{
  "module_name": "dcn30_hubbub.h",
  "hash_id": "097c991008db256f597882d749d2a72866860f755fbce4e495e44d308ac2d353",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubbub.h",
  "human_readable_source": " \n\n#ifndef __DC_HUBBUB_DCN30_H__\n#define __DC_HUBBUB_DCN30_H__\n\n#include \"dcn21/dcn21_hubbub.h\"\n\n#define HUBBUB_REG_LIST_DCN3AG(id)\\\n\tHUBBUB_REG_LIST_DCN21()\n\n#define HUBBUB_MASK_SH_LIST_DCN3AG(mask_sh)\\\n\tHUBBUB_MASK_SH_LIST_DCN21(mask_sh)\n\n#define HUBBUB_REG_LIST_DCN30(id)\\\n\tHUBBUB_REG_LIST_DCN20_COMMON(), \\\n\tHUBBUB_SR_WATERMARK_REG_LIST(), \\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D)\n\n#define HUBBUB_MASK_SH_LIST_DCN30(mask_sh)\\\n\tHUBBUB_MASK_SH_LIST_DCN_COMMON(mask_sh), \\\n\tHUBBUB_MASK_SH_LIST_STUTTER(mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_TOP, FB_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BOT, AGP_BOT, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_TOP, AGP_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BASE, AGP_BASE, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_MSB, DCN_VM_FAULT_ADDR_MSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_LSB, DCN_VM_FAULT_ADDR_LSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_CLEAR, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_MODE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_INTERRUPT_ENABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_RANGE_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_PRQ_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_STATUS, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_VMID, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_TABLE_LEVEL, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_PIPE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_INTERRUPT_STATUS, mask_sh)\n\nvoid hubbub3_construct(struct dcn20_hubbub *hubbub3,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask);\n\nint hubbub3_init_dchub_sys_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config);\n\nbool hubbub3_dcc_support_swizzle(\n\t\tenum swizzle_mode_values swizzle,\n\t\tunsigned int bytes_per_element,\n\t\tenum segment_order *segment_order_horz,\n\t\tenum segment_order *segment_order_vert);\n\nvoid hubbub3_force_wm_propagate_to_pipes(struct hubbub *hubbub);\n\nbool hubbub3_get_dcc_compression_cap(struct hubbub *hubbub,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output);\n\nbool hubbub3_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\n\nvoid hubbub3_force_pstate_change_control(struct hubbub *hubbub,\n\t\tbool force, bool allow);\n\nvoid hubbub3_init_watermarks(struct hubbub *hubbub);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}