FIFO_for_SHIFT_reg.v,verilog,xil_defaultlib,../../../../naz_ps_helloworld.srcs/sources_1/YOLO/ip/FIFO_for_SHIFT_reg/sim/FIFO_for_SHIFT_reg.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
