###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID smdp-c2sd-08.thapar.edu)
#  Generated on:      Thu Jan 22 18:03:08 2026
#  Design:            asic_top
#  Command:           report_timing -path_type full_clock -max_paths 10 -nworst 1 > tempus_setup.rpt
###############################################################
Path 1: MET Setup Check with Pin u_core/reg_op1_reg[31]/CK 
Endpoint:   u_core/reg_op1_reg[31]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                  10.000
= Required Time                 9.928
- Arrival Time                  9.840
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.087  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.087  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.087  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.321  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.849  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.383  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    1.949  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.043  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.432  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.615  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.781  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.529  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.057  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.287  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.333  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.448  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.690  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.112  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.230  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.501  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.688  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.758  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.003  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.079  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    6.953  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.365  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.619  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.849  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    8.942  
      u_core/g213718                 B0 ^ -> Y v  AOI22X1    0.126  8.980    9.067  
      u_core/g213162                 C v -> Y ^   NAND4X1    0.174  9.155    9.242  
      u_core/g212900__2346           AN ^ -> Y ^  NAND4BXL   0.279  9.434    9.521  
      u_core/g212818__5526           B0 ^ -> Y v  AOI211X1   0.083  9.517    9.604  
      u_core/g212758__1666           A v -> Y ^   NAND4X1    0.321  9.838    9.925  
      u_core/reg_op1_reg[31]         D ^          DFFX1      0.002  9.840    9.928  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.087  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.087  
      u_core/CTS_ccl_a_buf_00049  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.087  
      u_core/reg_op1_reg[31]      CK ^        DFFX1      0.000  0.000    -0.087  
      ---------------------------------------------------------------------------
Path 2: MET Setup Check with Pin u_core/reg_op1_reg[29]/CK 
Endpoint:   u_core/reg_op1_reg[29]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                  10.000
= Required Time                 9.929
- Arrival Time                  9.823
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.106  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.106  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.106  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.340  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.868  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.402  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    1.968  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.062  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.451  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.634  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.800  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.548  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.076  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.306  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.352  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.467  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.709  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.131  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.249  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.520  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.707  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.777  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.022  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.098  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    6.972  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.385  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.638  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.868  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    8.961  
      u_core/g213705                 B0 ^ -> Y v  AOI22X1    0.131  8.985    9.091  
      u_core/g213160                 C v -> Y ^   NAND4X1    0.172  9.157    9.263  
      u_core/g212899__2883           AN ^ -> Y ^  NAND4BXL   0.322  9.479    9.585  
      u_core/g212817__8428           B0 ^ -> Y v  AOI211X1   0.064  9.543    9.649  
      u_core/g212757__2346           A v -> Y ^   NAND4X1    0.278  9.821    9.927  
      u_core/reg_op1_reg[29]         D ^          DFFX1      0.002  9.823    9.929  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.106  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.106  
      u_core/CTS_ccl_a_buf_00059  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.106  
      u_core/reg_op1_reg[29]      CK ^        DFFX1      0.000  0.000    -0.106  
      ---------------------------------------------------------------------------
Path 3: MET Setup Check with Pin u_core/reg_op1_reg[17]/CK 
Endpoint:   u_core/reg_op1_reg[17]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                  10.000
= Required Time                 9.929
- Arrival Time                  9.776
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.153  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.153  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.153  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.387  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.915  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.449  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.015  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.109  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.498  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.681  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.847  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.595  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.123  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.353  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.399  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.514  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.756  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.178  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.296  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.567  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.754  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.824  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.069  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.145  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.019  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.431  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.685  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.915  
      u_core/g220069                 B v -> Y ^   NOR2BX2    1.162  8.924    9.077  
      u_core/g213617                 A0 ^ -> Y v  AOI22X1    0.018  8.942    9.096  
      u_core/g213579                 A v -> Y ^   INVX1      0.120  9.063    9.216  
      u_core/g213187                 C0 ^ -> Y v  AOI221X1   0.053  9.115    9.269  
      u_core/g212889__8246           C v -> Y ^   NAND4BXL   0.357  9.473    9.626  
      u_core/g212807__2883           B0 ^ -> Y v  AOI211X1   0.067  9.539    9.693  
      u_core/g212748__6131           A v -> Y ^   NAND4X1    0.236  9.775    9.928  
      u_core/reg_op1_reg[17]         D ^          DFFX1      0.001  9.776    9.929  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.153  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.153  
      u_core/CTS_ccl_a_buf_00063  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.153  
      u_core/reg_op1_reg[17]      CK ^        DFFX1      0.000  0.000    -0.153  
      ---------------------------------------------------------------------------
Path 4: MET Setup Check with Pin u_core/reg_op1_reg[26]/CK 
Endpoint:   u_core/reg_op1_reg[26]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
= Required Time                 9.930
- Arrival Time                  9.766
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.163  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.163  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.163  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.397  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.925  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.459  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.025  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.119  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.509  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.691  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.857  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.605  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.133  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.363  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.410  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.524  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.766  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.189  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.307  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.577  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.764  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.834  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.079  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.155  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.029  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.442  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.696  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.925  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.018  
      u_core/g213680                 B0 ^ -> Y v  AOI22X1    0.166  9.020    9.184  
      u_core/g213157                 D v -> Y ^   NAND4X1    0.197  9.218    9.381  
      u_core/g212896__6161           AN ^ -> Y ^  NAND4BXL   0.248  9.466    9.629  
      u_core/g212814__5107           B0 ^ -> Y v  AOI211X1   0.065  9.531    9.695  
      u_core/g212754__9315           A v -> Y ^   NAND4X1    0.234  9.765    9.928  
      u_core/reg_op1_reg[26]         D ^          DFFX1      0.001  9.766    9.930  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.163  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.163  
      u_core/CTS_ccl_a_buf_00053  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.163  
      u_core/reg_op1_reg[26]      CK ^        DFFX1      0.000  0.000    -0.163  
      ---------------------------------------------------------------------------
Path 5: MET Setup Check with Pin u_core/reg_op1_reg[12]/CK 
Endpoint:   u_core/reg_op1_reg[12]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                  10.000
= Required Time                 9.929
- Arrival Time                  9.764
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.165  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.165  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.165  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.399  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.927  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.461  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.027  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.121  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.511  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.693  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.859  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.607  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.135  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.365  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.412  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.526  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.768  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.191  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.309  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.579  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.766  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.836  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.081  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.157  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.031  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.444  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.698  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.927  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.020  
      u_core/g213569                 B0 ^ -> Y v  AOI22X1    0.119  8.973    9.138  
      u_core/g213143                 D v -> Y ^   NAND4X1    0.191  9.164    9.330  
      u_core/g212885__1617           AN ^ -> Y ^  NAND4BXL   0.264  9.428    9.594  
      u_core/g212803__4733           B0 ^ -> Y v  AOI211X1   0.087  9.515    9.681  
      u_core/g212743__2802           A v -> Y ^   NAND4X1    0.247  9.762    9.928  
      u_core/reg_op1_reg[12]         D ^          DFFX1      0.001  9.764    9.929  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.165  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.165  
      u_core/CTS_ccl_a_buf_00063  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.165  
      u_core/reg_op1_reg[12]      CK ^        DFFX1      0.000  0.000    -0.165  
      ---------------------------------------------------------------------------
Path 6: MET Setup Check with Pin u_core/reg_op1_reg[19]/CK 
Endpoint:   u_core/reg_op1_reg[19]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                  10.000
= Required Time                 9.929
- Arrival Time                  9.760
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.170  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.170  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.170  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.403  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.931  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.465  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.031  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.126  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.515  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.698  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.863  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.611  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.140  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.369  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.416  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.530  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.772  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.195  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.313  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.583  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.770  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.841  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.085  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.161  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.036  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.448  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.702  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.931  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.024  
      u_core/g213633                 B0 ^ -> Y v  AOI22X1    0.123  8.977    9.147  
      u_core/g213150                 C v -> Y ^   NAND4X1    0.168  9.145    9.315  
      u_core/g212891__6131           AN ^ -> Y ^  NAND4BXL   0.277  9.422    9.592  
      u_core/g212809__1666           B0 ^ -> Y v  AOI211X1   0.075  9.497    9.666  
      u_core/g212749__1881           A v -> Y ^   NAND4X1    0.262  9.758    9.928  
      u_core/reg_op1_reg[19]         D ^          DFFX1      0.001  9.760    9.929  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.170  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.170  
      u_core/CTS_ccl_a_buf_00059  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.170  
      u_core/reg_op1_reg[19]      CK ^        DFFX1      0.000  0.000    -0.170  
      ---------------------------------------------------------------------------
Path 7: MET Setup Check with Pin u_core/reg_op1_reg[28]/CK 
Endpoint:   u_core/reg_op1_reg[28]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
= Required Time                 9.930
- Arrival Time                  9.757
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.173  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.173  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.173  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.406  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.935  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.469  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.034  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.129  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.518  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.701  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.866  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.614  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.143  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.372  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.419  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.534  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.775  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.198  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.316  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.586  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.773  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.844  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.089  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.164  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.039  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.451  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.705  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.934  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.027  
      u_core/g213695                 B0 ^ -> Y v  AOI22X1    0.132  8.987    9.159  
      u_core/g213159                 D v -> Y ^   NAND4X1    0.186  9.172    9.345  
      u_core/g212898__9945           AN ^ -> Y ^  NAND4BXL   0.284  9.457    9.629  
      u_core/g212816__4319           B0 ^ -> Y v  AOI211X1   0.069  9.526    9.698  
      u_core/g212756__2883           A v -> Y ^   NAND4X1    0.230  9.756    9.929  
      u_core/reg_op1_reg[28]         D ^          DFFX1      0.001  9.757    9.930  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.173  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.173  
      u_core/CTS_ccl_a_buf_00059  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.173  
      u_core/reg_op1_reg[28]      CK ^        DFFX1      0.000  0.000    -0.173  
      ---------------------------------------------------------------------------
Path 8: MET Setup Check with Pin u_core/reg_op1_reg[15]/CK 
Endpoint:   u_core/reg_op1_reg[15]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
= Required Time                 9.930
- Arrival Time                  9.756
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.174  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.174  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.174  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.408  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.936  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.470  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.036  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.130  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.519  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.702  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.868  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.616  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.144  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.373  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.420  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.535  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.777  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.199  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.317  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.588  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.775  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.845  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.090  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.166  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.040  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.452  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.706  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.936  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.028  
      u_core/g213606                 B0 ^ -> Y v  AOI22X1    0.124  8.979    9.153  
      u_core/g213146                 C v -> Y ^   NAND4X1    0.179  9.158    9.332  
      u_core/g212887__1705           AN ^ -> Y ^  NAND4BXL   0.295  9.452    9.626  
      u_core/g212805__9315           B0 ^ -> Y v  AOI211X1   0.071  9.524    9.698  
      u_core/g212745__5122           A v -> Y ^   NAND4X1    0.231  9.754    9.928  
      u_core/reg_op1_reg[15]         D ^          DFFX1      0.001  9.756    9.930  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.174  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.174  
      u_core/CTS_ccl_a_buf_00063  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.174  
      u_core/reg_op1_reg[15]      CK ^        DFFX1      0.000  0.000    -0.174  
      ---------------------------------------------------------------------------
Path 9: MET Setup Check with Pin u_core/reg_op1_reg[21]/CK 
Endpoint:   u_core/reg_op1_reg[21]/D    (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
= Required Time                 9.930
- Arrival Time                  9.745
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.185  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.185  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.185  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.418  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.947  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.481  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.046  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.141  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.530  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.713  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.878  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.626  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.155  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.384  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.431  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.546  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.787  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.210  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.328  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.599  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.785  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.856  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.101  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.177  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.051  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.463  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.717  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.947  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.039  
      u_core/g213647                 B0 ^ -> Y v  AOI22X1    0.139  8.993    9.178  
      u_core/g213152                 C v -> Y ^   NAND4X1    0.174  9.167    9.352  
      u_core/g212892__1881           AN ^ -> Y ^  NAND4BXL   0.282  9.449    9.634  
      u_core/g212810__7410           B0 ^ -> Y v  AOI211X1   0.065  9.514    9.698  
      u_core/g212750__5115           A v -> Y ^   NAND4X1    0.231  9.744    9.929  
      u_core/reg_op1_reg[21]         D ^          DFFX1      0.001  9.745    9.930  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.185  
      u_core/CTS_ccl_a_buf_00070  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.185  
      u_core/CTS_ccl_a_buf_00053  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.185  
      u_core/reg_op1_reg[21]      CK ^        DFFX1      0.000  0.000    -0.185  
      ---------------------------------------------------------------------------
Path 10: MET Setup Check with Pin u_core/reg_op1_reg[9]/CK 
Endpoint:   u_core/reg_op1_reg[9]/D     (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/latched_branch_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
= Required Time                 9.930
- Arrival Time                  9.732
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              clk ^        -          -      0.000    0.198  
      u_core/CTS_ccl_a_buf_00068     A ^ -> Y ^   CLKBUFX20  0.000  0.000    0.198  
      u_core/CTS_ccl_a_buf_00035     A ^ -> Y ^   CLKBUFX12  0.000  0.000    0.198  
      u_core/latched_branch_reg      CK ^ -> Q ^  DFFTRX1    0.233  0.234    0.431  
      u_core/FE_OFC7_latched_branch  A ^ -> Y ^   BUFX3      0.528  0.762    0.959  
      u_core/g97256__5477            A ^ -> Y v   NAND2X2    0.534  1.296    1.493  
      u_core/FE_OFC43_n_4652         A v -> Y ^   CLKINVX3   0.566  1.862    2.059  
      u_core/g97185__2883            B ^ -> Y v   NAND2XL    0.094  1.956    2.154  
      u_core/g97039__2346            A0 v -> Y ^  AOI211X1   0.389  2.345    2.543  
      u_core/g96901__1617            B ^ -> Y v   NAND3BX1   0.183  2.528    2.726  
      u_core/g96871__5115            AN v -> Y v  NAND2BX1   0.166  2.694    2.891  
      u_core/g96868__7098            B0 v -> Y ^  OAI2BB1X1  0.748  3.442    3.639  
      u_core/g219166                 A ^ -> Y v   CLKINVX3   0.528  3.970    4.167  
      u_core/g96851__6417            A v -> Y ^   NAND2X1    0.230  4.199    4.397  
      u_core/g96845__9315            B0 ^ -> Y v  OAI2BB1X1  0.047  4.246    4.444  
      u_core/g96830__7098            A0 v -> Y ^  AOI22X1    0.115  4.361    4.558  
      u_core/g96760__7482            B0 ^ -> Y v  OAI21XL    0.242  4.602    4.800  
      u_core/g96730__5107            B v -> Y ^   NAND2X1    0.423  5.025    5.223  
      u_core/g96727__2398            A ^ -> Y ^   AND2X2     0.118  5.143    5.341  
      u_core/g96725__5477            A0 ^ -> Y v  OAI221XL   0.271  5.414    5.611  
      u_core/g218373                 A v -> Y ^   NAND2X1    0.187  5.601    5.798  
      u_core/g217950                 A ^ -> Y v   NAND2X1    0.070  5.671    5.869  
      u_core/g217492                 A v -> Y ^   NOR3X1     0.245  5.916    6.113  
      u_core/g220075                 B ^ -> Y v   NOR3BX1    0.076  5.992    6.189  
      u_core/FE_OFC40_n_28           A v -> Y v   CLKBUFX2   0.874  6.866    7.063  
      u_core/g215505                 A v -> Y ^   NOR2X1     0.412  7.278    7.476  
      u_core/g215221                 AN ^ -> Y ^  NOR2BX1    0.254  7.532    7.730  
      u_core/g215058                 A ^ -> Y v   NAND3X1    0.229  7.762    7.959  
      u_core/g214894                 A v -> Y ^   NOR2X2     1.093  8.854    9.052  
      u_core/g213552                 B0 ^ -> Y v  AOI22X1    0.108  8.962    9.160  
      u_core/g213140                 C v -> Y ^   NAND4X1    0.179  9.141    9.339  
      u_core/g212882__5526           AN ^ -> Y ^  NAND4BXL   0.249  9.390    9.587  
      u_core/g212800__1881           B0 ^ -> Y v  AOI211X1   0.077  9.467    9.665  
      u_core/g212740__6783           A v -> Y ^   NAND4X1    0.264  9.731    9.929  
      u_core/reg_op1_reg[9]          D ^          DFFX1      0.001  9.732    9.930  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    -0.198  
      u_core/CTS_ccl_a_buf_00068  A ^ -> Y ^  CLKBUFX20  0.000  0.000    -0.198  
      u_core/CTS_ccl_a_buf_00045  A ^ -> Y ^  CLKBUFX12  0.000  0.000    -0.198  
      u_core/reg_op1_reg[9]       CK ^        DFFX1      0.000  0.000    -0.198  
      ---------------------------------------------------------------------------

