

================================================================
== Vitis HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Mon Apr 28 18:18:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.296 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       30|       31|  0.900 us|  0.930 us|   30|   30|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln135 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 4 'br' 'br_ln135' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split_ifconv, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index19 = phi i5 0, void %entry, i5 %w_index, void %MultLoop.split_ifconv, i5 0, void %Result"   --->   Operation 6 'phi' 'w_index19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w18, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 8 'read' 'data_5_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 9 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 11 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 12 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 13 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.61ns)   --->   "%br_ln135 = br void %MultLoop.split_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 14 'br' 'br_ln135' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %w_index19" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 15 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%outidx_82_addr = getelementptr i3 %outidx_82, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 16 'getelementptr' 'outidx_82_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.15ns)   --->   "%out_index = load i5 %outidx_82_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 17 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 30> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%w18_addr = getelementptr i5 %w18, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 18 'getelementptr' 'w18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%w = load i5 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 19 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 30> <ROM>
ST_2 : Operation 20 [1/1] (1.86ns)   --->   "%w_index = add i5 %w_index19, i5 1" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 20 'add' 'w_index' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.86ns)   --->   "%icmp_ln135 = icmp_eq  i5 %w_index19, i5 29" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 22 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln166 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 23 'br' 'br_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.2>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_0_val23_rewind = phi i6 0, void %entry, i6 %data_0_val23_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 24 'phi' 'data_0_val23_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_val24_rewind = phi i6 0, void %entry, i6 %data_1_val24_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 25 'phi' 'data_1_val24_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_val25_rewind = phi i6 0, void %entry, i6 %data_2_val25_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 26 'phi' 'data_2_val25_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_val26_rewind = phi i6 0, void %entry, i6 %data_3_val26_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 27 'phi' 'data_3_val26_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_4_val27_rewind = phi i6 0, void %entry, i6 %data_4_val27_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 28 'phi' 'data_4_val27_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_5_val28_rewind = phi i6 0, void %entry, i6 %data_5_val28_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 29 'phi' 'data_5_val28_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_index20 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split_ifconv, i32 0, void %Result"   --->   Operation 30 'phi' 'in_index20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc17 = phi i16 0, void %entry, i16 %acc, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 31 'phi' 'acc17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%acc_715 = phi i16 0, void %entry, i16 %acc_6, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 32 'phi' 'acc_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%acc_813 = phi i16 0, void %entry, i16 %acc_7, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 33 'phi' 'acc_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%acc_911 = phi i16 0, void %entry, i16 %acc_8, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 34 'phi' 'acc_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%acc_1010 = phi i16 0, void %entry, i16 %acc_9, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 35 'phi' 'acc_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split_ifconv, void %rewind_init"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_0_val23_phi = phi i6 %data_0_val_read, void %rewind_init, i6 %data_0_val23_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 37 'phi' 'data_0_val23_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_val24_phi = phi i6 %data_1_val_read, void %rewind_init, i6 %data_1_val24_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 38 'phi' 'data_1_val24_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_2_val25_phi = phi i6 %data_2_val_read, void %rewind_init, i6 %data_2_val25_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 39 'phi' 'data_2_val25_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_3_val26_phi = phi i6 %data_3_val_read, void %rewind_init, i6 %data_3_val26_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 40 'phi' 'data_3_val26_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_4_val27_phi = phi i6 %data_4_val_read, void %rewind_init, i6 %data_4_val27_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 41 'phi' 'data_4_val27_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_5_val28_phi = phi i6 %data_5_val_read, void %rewind_init, i6 %data_5_val28_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 42 'phi' 'data_5_val28_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %in_index20" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 43 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 44 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [firmware/nnet_utils/nnet_dense_resource.h:110]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 46 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_index = load i5 %outidx_82_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 47 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 30> <ROM>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.6i6.i6.i3, i3 0, i6 %data_0_val23_phi, i3 1, i6 %data_1_val24_phi, i3 2, i6 %data_2_val25_phi, i3 3, i6 %data_3_val26_phi, i3 4, i6 %data_4_val27_phi, i3 5, i6 %data_5_val28_phi, i6 0, i3 %trunc_ln135" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 48 'sparsemux' 'a' <Predicate = true> <Delay = 1.73> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %a" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i5 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 30> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.36ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln73 = mul i11 %zext_ln145, i11 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (1.70ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %acc17, i3 1, i16 %acc_715, i3 2, i16 %acc_813, i3 3, i16 %acc_911, i3 4, i16 %acc_1010, i16 0, i3 %out_index" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 53 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i16 %tmp" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 54 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln144_2 = sext i11 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 55 'sext' 'sext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln144, i17 %sext_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 56 'add' 'add_ln144' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (1.68ns)   --->   "%icmp_ln144 = icmp_eq  i3 %out_index, i3 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 57 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.68ns)   --->   "%icmp_ln144_1 = icmp_eq  i3 %out_index, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 58 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.68ns)   --->   "%icmp_ln144_2 = icmp_eq  i3 %out_index, i3 2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 59 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.68ns)   --->   "%icmp_ln144_3 = icmp_eq  i3 %out_index, i3 3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 60 'icmp' 'icmp_ln144_3' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.18ns)   --->   "%icmp_ln144_4 = icmp_ne  i17 %add_ln144, i17 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 61 'icmp' 'icmp_ln144_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144 = or i1 %icmp_ln144, i1 %icmp_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 62 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln144_1 = or i1 %icmp_ln144_2, i1 %icmp_ln144_3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 63 'or' 'or_ln144_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_2 = or i1 %or_ln144_1, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 64 'or' 'or_ln144_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_3 = or i1 %or_ln144_2, i1 %or_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 65 'or' 'or_ln144_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.29ns) (out node of the LUT)   --->   "%acc_10 = select i1 %or_ln144_3, i16 %acc_1010, i16 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 66 'select' 'acc_10' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%acc_11 = trunc i17 %add_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 67 'trunc' 'acc_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_4 = or i1 %icmp_ln144, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 68 'or' 'or_ln144_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_5 = or i1 %or_ln144_1, i1 %or_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 69 'or' 'or_ln144_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.29ns) (out node of the LUT)   --->   "%acc_9 = select i1 %or_ln144_5, i16 %acc_10, i16 %acc_11" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 70 'select' 'acc_9' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.29ns)   --->   "%acc_8 = select i1 %icmp_ln144_3, i16 %acc_11, i16 %acc_911" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 71 'select' 'acc_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.29ns)   --->   "%acc_7 = select i1 %icmp_ln144_2, i16 %acc_11, i16 %acc_813" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 72 'select' 'acc_7' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.29ns)   --->   "%acc_6 = select i1 %icmp_ln144_1, i16 %acc_11, i16 %acc_715" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 73 'select' 'acc_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%acc = select i1 %icmp_ln144, i16 %acc_11, i16 %acc17" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 74 'select' 'acc' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (2.70ns)   --->   "%in_index_2 = add i32 %in_index20, i32 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 75 'add' 'in_index_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.70ns)   --->   "%icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 5" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 76 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 77 'select' 'in_index' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %acc" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %acc_6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %acc_7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %acc_8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 81 'insertvalue' 'mrv_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %acc_9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 82 'insertvalue' 'mrv_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%return_ln166 = return void @_ssdm_op_Return, i80 %mrv_4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 83 'return' 'return_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('do_init') [11]  (1.610 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	'phi' operation 5 bit ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:135) [19]  (0.000 ns)
	'getelementptr' operation 5 bit ('w18_addr', firmware/nnet_utils/nnet_dense_resource.h:145) [51]  (0.000 ns)
	'load' operation 5 bit ('w', firmware/nnet_utils/nnet_dense_resource.h:145) on array 'w18' [52]  (3.257 ns)

 <State 3>: 15.296ns
The critical path consists of the following:
	'phi' operation 6 bit ('data_0_val23_rewind', firmware/nnet_utils/nnet_dense_resource.h:135) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:135) [12]  (0.000 ns)
	multiplexor before 'phi' operation 6 bit ('data_0_val23_phi', firmware/nnet_utils/nnet_dense_resource.h:135) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:135) [36]  (1.610 ns)
	'phi' operation 6 bit ('data_0_val23_phi', firmware/nnet_utils/nnet_dense_resource.h:135) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:135) [36]  (0.000 ns)
	'sparsemux' operation 6 bit ('a', firmware/nnet_utils/nnet_dense_resource.h:135) [49]  (1.740 ns)
	'mul' operation 11 bit of DSP[58] ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [54]  (3.360 ns)
	'add' operation 17 bit of DSP[58] ('add_ln144', firmware/nnet_utils/nnet_dense_resource.h:144) [58]  (3.820 ns)
	'icmp' operation 1 bit ('icmp_ln144_4', firmware/nnet_utils/nnet_dense_resource.h:144) [63]  (2.181 ns)
	'or' operation 1 bit ('or_ln144', firmware/nnet_utils/nnet_dense_resource.h:144) [64]  (0.000 ns)
	'or' operation 1 bit ('or_ln144_3', firmware/nnet_utils/nnet_dense_resource.h:144) [67]  (0.000 ns)
	'select' operation 16 bit ('acc', firmware/nnet_utils/nnet_dense_resource.h:144) [68]  (1.293 ns)
	'select' operation 16 bit ('acc_9', firmware/nnet_utils/nnet_dense_resource.h:144) [72]  (1.293 ns)
	'insertvalue' operation 80 bit ('mrv_4', firmware/nnet_utils/nnet_dense_resource.h:166) [88]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
